{
    "devname": "Q1_S1",
    "freq_MHz": 1000.0,
    "wlgroup": "TTSIM",
    "wlname": "sdxl_complete_pipeline",
    "wlinstance": "sdxl_micro",
    "batch": 1,
    "operatorstats": [
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 0,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.image",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 56064,
            "outElems": 4194304,
            "inBytes": 56064,
            "outBytes": 4194304,
            "instrs": {
                "mac": 113246208
            },
            "inParamCount": 6912,
            "inActCount": 49152,
            "outActCount": 4194304,
            "instr_count": 113246208,
            "compute_cycles": 720.0,
            "mem_rd_cycles": 51.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3916.0,
            "msecs": 0.003916
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 1,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding.param",
                "sdxl_complete_pipeline.prompt"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8192,
            "outElems": 8192,
            "inBytes": 8192,
            "outBytes": 8192,
            "instrs": {
                "mov": 8192
            },
            "inParamCount": 12648448,
            "inActCount": 32,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 2,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding.param",
                "sdxl_complete_pipeline.text_encoder.position_ids"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8192,
            "outElems": 8192,
            "inBytes": 8192,
            "outBytes": 8192,
            "instrs": {
                "mov": 8192
            },
            "inParamCount": 8192,
            "inActCount": 32,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 3,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding.param",
                "sdxl_complete_pipeline.prompt"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8192,
            "outElems": 8192,
            "inBytes": 8192,
            "outBytes": 8192,
            "instrs": {
                "mov": 8192
            },
            "inParamCount": 12648448,
            "inActCount": 32,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 4,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Gather",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding.param",
                "sdxl_complete_pipeline.text_encoder.position_ids"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gather",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8192,
            "outElems": 8192,
            "inBytes": 8192,
            "outBytes": 8192,
            "instrs": {
                "mov": 8192
            },
            "inParamCount": 8192,
            "inActCount": 32,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 5,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.linear_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.sinusoidal_concat.out",
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 25680,
            "outElems": 320,
            "inBytes": 25680,
            "outBytes": 320,
            "instrs": {
                "mac": 25600
            },
            "inParamCount": 25600,
            "inActCount": 80,
            "outActCount": 320,
            "instr_count": 25600,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 24.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 75.0,
            "msecs": 0.000075
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 6,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_in.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194816,
            "outElems": 4194304,
            "inBytes": 4194816,
            "outBytes": 4194304,
            "instrs": {
                "add": 8388640,
                "sub": 4194304,
                "mul": 8388608,
                "div": 64,
                "mac": 4194304,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 25165952,
            "compute_cycles": 2564.0,
            "mem_rd_cycles": 3816.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7681.0,
            "msecs": 0.007681
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 7,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.token_embedding.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.position_embedding.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 8,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.token_embedding.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.position_embedding.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 9,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.act.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.act.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 320,
            "outElems": 320,
            "inBytes": 320,
            "outBytes": 320,
            "instrs": {
                "cmp": 320,
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 640,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 10,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_in.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_in.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_in.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194304,
            "outElems": 4194304,
            "inBytes": 4194304,
            "outBytes": 4194304,
            "instrs": {
                "mul": 25165824,
                "add": 8388608,
                "tanh": 4194304
            },
            "inParamCount": 0,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 37748736,
            "compute_cycles": 3841.0,
            "mem_rd_cycles": 3815.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7680.0,
            "msecs": 0.007679999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 11,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 12,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 13,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.act.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_1.out",
                "sdxl_complete_pipeline.unet.time_embedding.act.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.act.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 640,
            "outElems": 320,
            "inBytes": 640,
            "outBytes": 320,
            "instrs": {
                "mul": 320
            },
            "inParamCount": 0,
            "inActCount": 640,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 14,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_in.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4784128,
            "outElems": 4194304,
            "inBytes": 4784128,
            "outBytes": 4194304,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 589824,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 4352.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 15,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 73728,
            "outElems": 8192,
            "inBytes": 73728,
            "outBytes": 8192,
            "instrs": {
                "mac": 2097152
            },
            "inParamCount": 65536,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 2097152,
            "compute_cycles": 14.0,
            "mem_rd_cycles": 68.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 126.0,
            "msecs": 0.000126
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 16,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 73728,
            "outElems": 8192,
            "inBytes": 73728,
            "outBytes": 8192,
            "instrs": {
                "mac": 2097152
            },
            "inParamCount": 65536,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 2097152,
            "compute_cycles": 14.0,
            "mem_rd_cycles": 68.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 126.0,
            "msecs": 0.000126
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 17,
            "opname": "sdxl_complete_pipeline.unet.time_embedding.linear_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.act.mul.out",
                "sdxl_complete_pipeline.unet.time_embedding.linear_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 18,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194816,
            "outElems": 4194304,
            "inBytes": 4194816,
            "outBytes": 4194304,
            "instrs": {
                "add": 8388640,
                "sub": 4194304,
                "mul": 8388608,
                "div": 64,
                "mac": 4194304,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 25165952,
            "compute_cycles": 2564.0,
            "mem_rd_cycles": 3816.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7681.0,
            "msecs": 0.007681
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 19,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 20,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 21,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194304,
            "outElems": 4194304,
            "inBytes": 4194304,
            "outBytes": 4194304,
            "instrs": {
                "mul": 25165824,
                "add": 8388608,
                "tanh": 4194304
            },
            "inParamCount": 0,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 37748736,
            "compute_cycles": 3841.0,
            "mem_rd_cycles": 3815.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7680.0,
            "msecs": 0.007679999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 22,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 23,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 24,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4784128,
            "outElems": 4194304,
            "inBytes": 4784128,
            "outBytes": 4194304,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 589824,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 4352.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 25,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 26,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 27,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv1_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194816,
            "outElems": 4194304,
            "inBytes": 4194816,
            "outBytes": 4194304,
            "instrs": {
                "add": 8388640,
                "sub": 4194304,
                "mul": 8388608,
                "div": 64,
                "mac": 4194304,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 25165952,
            "compute_cycles": 2564.0,
            "mem_rd_cycles": 3816.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7681.0,
            "msecs": 0.007681
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 28,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 270336,
            "outElems": 32768,
            "inBytes": 270336,
            "outBytes": 32768,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 8192,
            "outActCount": 32768,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 246.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 326.0,
            "msecs": 0.000326
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 29,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 270336,
            "outElems": 32768,
            "inBytes": 270336,
            "outBytes": 32768,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 8192,
            "outActCount": 32768,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 246.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 326.0,
            "msecs": 0.000326
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 30,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm1_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4194304,
            "outElems": 4194304,
            "inBytes": 4194304,
            "outBytes": 4194304,
            "instrs": {
                "mul": 25165824,
                "add": 8388608,
                "tanh": 4194304
            },
            "inParamCount": 0,
            "inActCount": 4194304,
            "outActCount": 4194304,
            "instr_count": 37748736,
            "compute_cycles": 3841.0,
            "mem_rd_cycles": 3815.0,
            "mem_wr_cycles": 3815.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7680.0,
            "msecs": 0.007679999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 31,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul",
            "inElems": 33792,
            "outElems": 32768,
            "inBytes": 33792,
            "outBytes": 32768,
            "instrs": {
                "add": 32768
            },
            "inParamCount": 1024,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 32768,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 31.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 32,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul",
            "inElems": 33792,
            "outElems": 32768,
            "inBytes": 33792,
            "outBytes": 32768,
            "instrs": {
                "add": 32768
            },
            "inParamCount": 1024,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 32768,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 31.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 33,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.down1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act1_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5373952,
            "outElems": 2097152,
            "inBytes": 5373952,
            "outBytes": 2097152,
            "instrs": {
                "mac": 19327352832
            },
            "inParamCount": 1179648,
            "inActCount": 4194304,
            "outActCount": 2097152,
            "instr_count": 19327352832,
            "compute_cycles": 122880.0,
            "mem_rd_cycles": 4888.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 122930.0,
            "msecs": 0.12293000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 34,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.0.matmul",
            "inElems": 32768,
            "outElems": 32768,
            "inBytes": 32768,
            "outBytes": 32768,
            "instrs": {
                "mul": 196608,
                "add": 65536,
                "tanh": 32768
            },
            "inParamCount": 0,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 294912,
            "compute_cycles": 31.0,
            "mem_rd_cycles": 30.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 35,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.0.matmul",
            "inElems": 32768,
            "outElems": 32768,
            "inBytes": 32768,
            "outBytes": 32768,
            "instrs": {
                "mul": 196608,
                "add": 65536,
                "tanh": 32768
            },
            "inParamCount": 0,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 294912,
            "compute_cycles": 31.0,
            "mem_rd_cycles": 30.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 36,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2098176,
            "outElems": 2097152,
            "inBytes": 2098176,
            "outBytes": 2097152,
            "instrs": {
                "add": 4194336,
                "sub": 2097152,
                "mul": 4194304,
                "div": 64,
                "mac": 2097152,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 12583040,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 1909.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3867.0,
            "msecs": 0.0038669999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 37,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 294912,
            "outElems": 8192,
            "inBytes": 294912,
            "outBytes": 8192,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 32768,
            "outActCount": 8192,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 269.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 327.0,
            "msecs": 0.00032700000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 38,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.0.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 294912,
            "outElems": 8192,
            "inBytes": 294912,
            "outBytes": 8192,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 32768,
            "outActCount": 8192,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 269.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 327.0,
            "msecs": 0.00032700000000000003
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 39,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2097152,
            "outElems": 2097152,
            "inBytes": 2097152,
            "outBytes": 2097152,
            "instrs": {
                "mul": 12582912,
                "add": 4194304,
                "tanh": 2097152
            },
            "inParamCount": 0,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 18874368,
            "compute_cycles": 1921.0,
            "mem_rd_cycles": 1908.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3866.0,
            "msecs": 0.003866
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 40,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 41,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 42,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4456448,
            "outElems": 2097152,
            "inBytes": 4456448,
            "outBytes": 2097152,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 2359296,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 4054.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 43,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 44,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.0.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 45,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2098176,
            "outElems": 2097152,
            "inBytes": 2098176,
            "outBytes": 2097152,
            "instrs": {
                "add": 4194336,
                "sub": 2097152,
                "mul": 4194304,
                "div": 64,
                "mac": 2097152,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 12583040,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 1909.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3867.0,
            "msecs": 0.0038669999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 46,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 47,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 48,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2097152,
            "outElems": 2097152,
            "inBytes": 2097152,
            "outBytes": 2097152,
            "instrs": {
                "mul": 12582912,
                "add": 4194304,
                "tanh": 2097152
            },
            "inParamCount": 0,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 18874368,
            "compute_cycles": 1921.0,
            "mem_rd_cycles": 1908.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3866.0,
            "msecs": 0.003866
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 49,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 73728,
            "outElems": 8192,
            "inBytes": 73728,
            "outBytes": 8192,
            "instrs": {
                "mac": 2097152
            },
            "inParamCount": 65536,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 2097152,
            "compute_cycles": 14.0,
            "mem_rd_cycles": 68.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 126.0,
            "msecs": 0.000126
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 50,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 73728,
            "outElems": 8192,
            "inBytes": 73728,
            "outBytes": 8192,
            "instrs": {
                "mac": 2097152
            },
            "inParamCount": 65536,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 2097152,
            "compute_cycles": 14.0,
            "mem_rd_cycles": 68.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 126.0,
            "msecs": 0.000126
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 51,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4456448,
            "outElems": 2097152,
            "inBytes": 4456448,
            "outBytes": 2097152,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 2359296,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 4054.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 52,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 53,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 54,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv2_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2098176,
            "outElems": 2097152,
            "inBytes": 2098176,
            "outBytes": 2097152,
            "instrs": {
                "add": 4194336,
                "sub": 2097152,
                "mul": 4194304,
                "div": 64,
                "mac": 2097152,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 12583040,
            "compute_cycles": 1284.0,
            "mem_rd_cycles": 1909.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3867.0,
            "msecs": 0.0038669999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 55,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 56,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 57,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm2_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2097152,
            "outElems": 2097152,
            "inBytes": 2097152,
            "outBytes": 2097152,
            "instrs": {
                "mul": 12582912,
                "add": 4194304,
                "tanh": 2097152
            },
            "inParamCount": 0,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 18874368,
            "compute_cycles": 1921.0,
            "mem_rd_cycles": 1908.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3866.0,
            "msecs": 0.003866
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 58,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 59,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 60,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.down2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act2_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6815744,
            "outElems": 1048576,
            "inBytes": 6815744,
            "outBytes": 1048576,
            "instrs": {
                "mac": 19327352832
            },
            "inParamCount": 4718592,
            "inActCount": 2097152,
            "outActCount": 1048576,
            "instr_count": 19327352832,
            "compute_cycles": 122880.0,
            "mem_rd_cycles": 6199.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 122930.0,
            "msecs": 0.12293000000000001
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 61,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 270336,
            "outElems": 32768,
            "inBytes": 270336,
            "outBytes": 32768,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 8192,
            "outActCount": 32768,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 246.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 326.0,
            "msecs": 0.000326
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 62,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 270336,
            "outElems": 32768,
            "inBytes": 270336,
            "outBytes": 32768,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 8192,
            "outActCount": 32768,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 246.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 326.0,
            "msecs": 0.000326
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 63,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1050624,
            "outElems": 1048576,
            "inBytes": 1050624,
            "outBytes": 1048576,
            "instrs": {
                "add": 2097184,
                "sub": 1048576,
                "mul": 2097152,
                "div": 64,
                "mac": 1048576,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 6291584,
            "compute_cycles": 644.0,
            "mem_rd_cycles": 956.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1960.0,
            "msecs": 0.00196
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 64,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul",
            "inElems": 33792,
            "outElems": 32768,
            "inBytes": 33792,
            "outBytes": 32768,
            "instrs": {
                "add": 32768
            },
            "inParamCount": 1024,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 32768,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 31.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 65,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul",
            "inElems": 33792,
            "outElems": 32768,
            "inBytes": 33792,
            "outBytes": 32768,
            "instrs": {
                "add": 32768
            },
            "inParamCount": 1024,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 32768,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 31.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 66,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1048576,
            "outElems": 1048576,
            "inBytes": 1048576,
            "outBytes": 1048576,
            "instrs": {
                "mul": 6291456,
                "add": 2097152,
                "tanh": 1048576
            },
            "inParamCount": 0,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9437184,
            "compute_cycles": 961.0,
            "mem_rd_cycles": 954.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1958.0,
            "msecs": 0.001958
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 67,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.1.matmul",
            "inElems": 32768,
            "outElems": 32768,
            "inBytes": 32768,
            "outBytes": 32768,
            "instrs": {
                "mul": 196608,
                "add": 65536,
                "tanh": 32768
            },
            "inParamCount": 0,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 294912,
            "compute_cycles": 31.0,
            "mem_rd_cycles": 30.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 68,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.1.matmul",
            "inElems": 32768,
            "outElems": 32768,
            "inBytes": 32768,
            "outBytes": 32768,
            "instrs": {
                "mul": 196608,
                "add": 65536,
                "tanh": 32768
            },
            "inParamCount": 0,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 294912,
            "compute_cycles": 31.0,
            "mem_rd_cycles": 30.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 69,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 1048576,
            "inBytes": 10485760,
            "outBytes": 1048576,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 9437184,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 70,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 294912,
            "outElems": 8192,
            "inBytes": 294912,
            "outBytes": 8192,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 32768,
            "outActCount": 8192,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 269.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 327.0,
            "msecs": 0.00032700000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 71,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.1.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 294912,
            "outElems": 8192,
            "inBytes": 294912,
            "outBytes": 8192,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 32768,
            "outActCount": 8192,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 269.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 327.0,
            "msecs": 0.00032700000000000003
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 72,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1050624,
            "outElems": 1048576,
            "inBytes": 1050624,
            "outBytes": 1048576,
            "instrs": {
                "add": 2097184,
                "sub": 1048576,
                "mul": 2097152,
                "div": 64,
                "mac": 1048576,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 6291584,
            "compute_cycles": 644.0,
            "mem_rd_cycles": 956.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1960.0,
            "msecs": 0.00196
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 73,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 74,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 75,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1048576,
            "outElems": 1048576,
            "inBytes": 1048576,
            "outBytes": 1048576,
            "instrs": {
                "mul": 6291456,
                "add": 2097152,
                "tanh": 1048576
            },
            "inParamCount": 0,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9437184,
            "compute_cycles": 961.0,
            "mem_rd_cycles": 954.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1958.0,
            "msecs": 0.001958
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 76,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 77,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.3.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.1.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 78,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 1048576,
            "inBytes": 10485760,
            "outBytes": 1048576,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 9437184,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 79,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 80,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 81,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv3_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1050624,
            "outElems": 1048576,
            "inBytes": 1050624,
            "outBytes": 1048576,
            "instrs": {
                "add": 2097184,
                "sub": 1048576,
                "mul": 2097152,
                "div": 64,
                "mac": 1048576,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 6291584,
            "compute_cycles": 644.0,
            "mem_rd_cycles": 956.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1960.0,
            "msecs": 0.00196
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 82,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attn_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 73728,
            "outElems": 8192,
            "inBytes": 73728,
            "outBytes": 8192,
            "instrs": {
                "mac": 2097152
            },
            "inParamCount": 65536,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 2097152,
            "compute_cycles": 14.0,
            "mem_rd_cycles": 68.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 126.0,
            "msecs": 0.000126
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 83,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attn_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 73728,
            "outElems": 8192,
            "inBytes": 73728,
            "outBytes": 8192,
            "instrs": {
                "mac": 2097152
            },
            "inParamCount": 65536,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 2097152,
            "compute_cycles": 14.0,
            "mem_rd_cycles": 68.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 126.0,
            "msecs": 0.000126
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 84,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm3_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1048576,
            "outElems": 1048576,
            "inBytes": 1048576,
            "outBytes": 1048576,
            "instrs": {
                "mul": 6291456,
                "add": 2097152,
                "tanh": 1048576
            },
            "inParamCount": 0,
            "inActCount": 1048576,
            "outActCount": 1048576,
            "instr_count": 9437184,
            "compute_cycles": 961.0,
            "mem_rd_cycles": 954.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1958.0,
            "msecs": 0.001958
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 85,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 86,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 87,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.down3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act3_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down3.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 262144,
            "inBytes": 10485760,
            "outBytes": 262144,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 9437184,
            "inActCount": 1048576,
            "outActCount": 262144,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 61490.0,
            "msecs": 0.06149
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 88,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.attention.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 89,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.4.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.attention.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 90,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.down3.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 264192,
            "outElems": 262144,
            "inBytes": 264192,
            "outBytes": 262144,
            "instrs": {
                "add": 524320,
                "sub": 262144,
                "mul": 524288,
                "div": 64,
                "mac": 262144,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 1572992,
            "compute_cycles": 164.0,
            "mem_rd_cycles": 241.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 530.0,
            "msecs": 0.00053
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 91,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 92,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 66.0,
            "msecs": 0.000066
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 93,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down3.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm_down3.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down3.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 262144,
            "outElems": 262144,
            "inBytes": 262144,
            "outBytes": 262144,
            "instrs": {
                "mul": 1572864,
                "add": 524288,
                "tanh": 262144
            },
            "inParamCount": 0,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 2359296,
            "compute_cycles": 241.0,
            "mem_rd_cycles": 239.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 528.0,
            "msecs": 0.000528
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 94,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 270336,
            "outElems": 32768,
            "inBytes": 270336,
            "outBytes": 32768,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 8192,
            "outActCount": 32768,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 246.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 326.0,
            "msecs": 0.000326
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 95,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff_ln.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 270336,
            "outElems": 32768,
            "inBytes": 270336,
            "outBytes": 32768,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 8192,
            "outActCount": 32768,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 246.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 326.0,
            "msecs": 0.000326
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 96,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act_down3.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 9699328,
            "outElems": 262144,
            "inBytes": 9699328,
            "outBytes": 262144,
            "instrs": {
                "mac": 2415919104
            },
            "inParamCount": 9437184,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 2415919104,
            "compute_cycles": 15360.0,
            "mem_rd_cycles": 8822.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 15410.0,
            "msecs": 0.01541
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 97,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul",
            "inElems": 33792,
            "outElems": 32768,
            "inBytes": 33792,
            "outBytes": 32768,
            "instrs": {
                "add": 32768
            },
            "inParamCount": 1024,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 32768,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 31.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 98,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul",
            "inElems": 33792,
            "outElems": 32768,
            "inBytes": 33792,
            "outBytes": 32768,
            "instrs": {
                "add": 32768
            },
            "inParamCount": 1024,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 32768,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 31.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 99,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 264192,
            "outElems": 262144,
            "inBytes": 264192,
            "outBytes": 262144,
            "instrs": {
                "add": 524320,
                "sub": 262144,
                "mul": 524288,
                "div": 64,
                "mac": 262144,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 1572992,
            "compute_cycles": 164.0,
            "mem_rd_cycles": 241.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 530.0,
            "msecs": 0.00053
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 100,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff1.2.matmul",
            "inElems": 32768,
            "outElems": 32768,
            "inBytes": 32768,
            "outBytes": 32768,
            "instrs": {
                "mul": 196608,
                "add": 65536,
                "tanh": 32768
            },
            "inParamCount": 0,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 294912,
            "compute_cycles": 31.0,
            "mem_rd_cycles": 30.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 101,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.2",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff1.2.matmul",
            "inElems": 32768,
            "outElems": 32768,
            "inBytes": 32768,
            "outBytes": 32768,
            "instrs": {
                "mul": 196608,
                "add": 65536,
                "tanh": 32768
            },
            "inParamCount": 0,
            "inActCount": 32768,
            "outActCount": 32768,
            "instr_count": 294912,
            "compute_cycles": 31.0,
            "mem_rd_cycles": 30.0,
            "mem_wr_cycles": 30.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 102,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 262144,
            "outElems": 262144,
            "inBytes": 262144,
            "outBytes": 262144,
            "instrs": {
                "mul": 1572864,
                "add": 524288,
                "tanh": 262144
            },
            "inParamCount": 0,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 2359296,
            "compute_cycles": 241.0,
            "mem_rd_cycles": 239.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 528.0,
            "msecs": 0.000528
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 103,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.gelu.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 294912,
            "outElems": 8192,
            "inBytes": 294912,
            "outBytes": 8192,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 32768,
            "outActCount": 8192,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 269.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 327.0,
            "msecs": 0.00032700000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 104,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.gelu.2.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 294912,
            "outElems": 8192,
            "inBytes": 294912,
            "outBytes": 8192,
            "instrs": {
                "mac": 8388608
            },
            "inParamCount": 262144,
            "inActCount": 32768,
            "outActCount": 8192,
            "instr_count": 8388608,
            "compute_cycles": 54.0,
            "mem_rd_cycles": 269.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 327.0,
            "msecs": 0.00032700000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 105,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 9699328,
            "outElems": 262144,
            "inBytes": 9699328,
            "outBytes": 262144,
            "instrs": {
                "mac": 2415919104
            },
            "inParamCount": 9437184,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 2415919104,
            "compute_cycles": 15360.0,
            "mem_rd_cycles": 8822.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 15410.0,
            "msecs": 0.01541
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 106,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 107,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.matmul",
            "inElems": 8448,
            "outElems": 8192,
            "inBytes": 8448,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 256,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 108,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv4_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 264192,
            "outElems": 262144,
            "inBytes": 264192,
            "outBytes": 262144,
            "instrs": {
                "add": 524320,
                "sub": 262144,
                "mul": 524288,
                "div": 64,
                "mac": 262144,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 1572992,
            "compute_cycles": 164.0,
            "mem_rd_cycles": 241.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 530.0,
            "msecs": 0.00053
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 109,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.ff2.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 110,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.5.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.ff2.2.add_bias.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 8192,
            "inBytes": 16384,
            "outBytes": 8192,
            "instrs": {
                "add": 8192
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 8192,
            "instr_count": 8192,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 73.0,
            "msecs": 0.000073
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 111,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.norm4_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 262144,
            "outElems": 262144,
            "inBytes": 262144,
            "outBytes": 262144,
            "instrs": {
                "mul": 1572864,
                "add": 524288,
                "tanh": 262144
            },
            "inParamCount": 0,
            "inActCount": 262144,
            "outActCount": 262144,
            "instr_count": 2359296,
            "compute_cycles": 241.0,
            "mem_rd_cycles": 239.0,
            "mem_wr_cycles": 239.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 528.0,
            "msecs": 0.000528
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 112,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_1.add.6",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 113,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.scale",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.add.6",
            "inElems": 8704,
            "outElems": 8192,
            "inBytes": 8704,
            "outBytes": 8192,
            "instrs": {
                "add": 16416,
                "sub": 8192,
                "mul": 16384,
                "div": 64,
                "mac": 8192,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 8192,
            "outActCount": 8192,
            "instr_count": 49280,
            "compute_cycles": 8.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 8.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 114,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.act4_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 335872,
            "outElems": 2048,
            "inBytes": 335872,
            "outBytes": 2048,
            "instrs": {
                "mac": 18874368
            },
            "inParamCount": 73728,
            "inActCount": 262144,
            "outActCount": 2048,
            "instr_count": 18874368,
            "compute_cycles": 120.0,
            "mem_rd_cycles": 306.0,
            "mem_wr_cycles": 2.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 358.0,
            "msecs": 0.000358
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 115,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Slice",
            "op_rpt_count": 1,
            "attrs": {
                "out_shape": [
                    1,
                    1,
                    256
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.starts",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.ends",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.axes"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Slice",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8201,
            "outElems": 256,
            "inBytes": 8201,
            "outBytes": 256,
            "instrs": {
                "mov": 256
            },
            "inParamCount": 0,
            "inActCount": 8201,
            "outActCount": 256,
            "instr_count": 256,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 8.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 59.0,
            "msecs": 0.000059
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 116,
            "opname": "sdxl_complete_pipeline.text_encoder.concat_embeds",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_1.final_ln.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.final_ln.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16384,
            "outElems": 16384,
            "inBytes": 16384,
            "outBytes": 16384,
            "instrs": {
                "mov": 16384
            },
            "inParamCount": 0,
            "inActCount": 16384,
            "outActCount": 16384,
            "instr_count": 16384,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 15.0,
            "mem_wr_cycles": 15.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 80.0,
            "msecs": 0.00008
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 117,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.sampler.slice",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Slice",
            "op_rpt_count": 1,
            "attrs": {
                "out_shape": [
                    1,
                    4,
                    512,
                    512
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.encoder.conv_out.out",
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.starts",
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.ends",
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.axes"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Slice",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2060,
            "outElems": 1048576,
            "inBytes": 2060,
            "outBytes": 1048576,
            "instrs": {
                "mov": 1048576
            },
            "inParamCount": 0,
            "inActCount": 2060,
            "outActCount": 1048576,
            "instr_count": 1048576,
            "compute_cycles": 107.0,
            "mem_rd_cycles": 2.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1006.0,
            "msecs": 0.001006
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 118,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_slice.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 258,
            "outElems": 256,
            "inBytes": 258,
            "outBytes": 256,
            "instrs": {
                "mov": 256
            },
            "inParamCount": 0,
            "inActCount": 258,
            "outActCount": 256,
            "instr_count": 256,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 119,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98304,
            "outElems": 5120,
            "inBytes": 98304,
            "outBytes": 5120,
            "instrs": {
                "mac": 2621440
            },
            "inParamCount": 81920,
            "inActCount": 16384,
            "outActCount": 5120,
            "instr_count": 2621440,
            "compute_cycles": 17.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 120,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 180224,
            "outElems": 10240,
            "inBytes": 180224,
            "outBytes": 10240,
            "instrs": {
                "mac": 5242880
            },
            "inParamCount": 163840,
            "inActCount": 16384,
            "outActCount": 10240,
            "instr_count": 5242880,
            "compute_cycles": 34.0,
            "mem_rd_cycles": 164.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 224.0,
            "msecs": 0.000224
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 121,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 344064,
            "outElems": 20480,
            "inBytes": 344064,
            "outBytes": 20480,
            "instrs": {
                "mac": 10485760
            },
            "inParamCount": 327680,
            "inActCount": 16384,
            "outActCount": 20480,
            "instr_count": 10485760,
            "compute_cycles": 67.0,
            "mem_rd_cycles": 313.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 382.0,
            "msecs": 0.000382
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 122,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 344064,
            "outElems": 20480,
            "inBytes": 344064,
            "outBytes": 20480,
            "instrs": {
                "mac": 10485760
            },
            "inParamCount": 327680,
            "inActCount": 16384,
            "outActCount": 20480,
            "instr_count": 10485760,
            "compute_cycles": 67.0,
            "mem_rd_cycles": 313.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 382.0,
            "msecs": 0.000382
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 123,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 344064,
            "outElems": 20480,
            "inBytes": 344064,
            "outBytes": 20480,
            "instrs": {
                "mac": 10485760
            },
            "inParamCount": 327680,
            "inActCount": 16384,
            "outActCount": 20480,
            "instr_count": 10485760,
            "compute_cycles": 67.0,
            "mem_rd_cycles": 313.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 382.0,
            "msecs": 0.000382
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 124,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 344064,
            "outElems": 20480,
            "inBytes": 344064,
            "outBytes": 20480,
            "instrs": {
                "mac": 10485760
            },
            "inParamCount": 327680,
            "inActCount": 16384,
            "outActCount": 20480,
            "instr_count": 10485760,
            "compute_cycles": 67.0,
            "mem_rd_cycles": 313.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 382.0,
            "msecs": 0.000382
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 125,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 180224,
            "outElems": 10240,
            "inBytes": 180224,
            "outBytes": 10240,
            "instrs": {
                "mac": 5242880
            },
            "inParamCount": 163840,
            "inActCount": 16384,
            "outActCount": 10240,
            "instr_count": 5242880,
            "compute_cycles": 34.0,
            "mem_rd_cycles": 164.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 224.0,
            "msecs": 0.000224
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 126,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 180224,
            "outElems": 10240,
            "inBytes": 180224,
            "outBytes": 10240,
            "instrs": {
                "mac": 5242880
            },
            "inParamCount": 163840,
            "inActCount": 16384,
            "outActCount": 10240,
            "instr_count": 5242880,
            "compute_cycles": 34.0,
            "mem_rd_cycles": 164.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 224.0,
            "msecs": 0.000224
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 127,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98304,
            "outElems": 5120,
            "inBytes": 98304,
            "outBytes": 5120,
            "instrs": {
                "mac": 2621440
            },
            "inParamCount": 81920,
            "inActCount": 16384,
            "outActCount": 5120,
            "instr_count": 2621440,
            "compute_cycles": 17.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 128,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.concat_embeds.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 98304,
            "outElems": 5120,
            "inBytes": 98304,
            "outBytes": 5120,
            "instrs": {
                "mac": 2621440
            },
            "inParamCount": 81920,
            "inActCount": 16384,
            "outActCount": 5120,
            "instr_count": 2621440,
            "compute_cycles": 17.0,
            "mem_rd_cycles": 90.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 129,
            "opname": "sdxl_complete_pipeline.unet.conv_in",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.sampler.slice.out",
                "sdxl_complete_pipeline.unet.conv_in.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_in.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1051456,
            "outElems": 20971520,
            "inBytes": 1051456,
            "outBytes": 20971520,
            "instrs": {
                "mac": 754974720
            },
            "inParamCount": 2880,
            "inActCount": 1048576,
            "outActCount": 20971520,
            "instr_count": 754974720,
            "compute_cycles": 4800.0,
            "mem_rd_cycles": 957.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 20081.0,
            "msecs": 0.020080999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 130,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.pooling_reshape.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.weight"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 65792,
            "outElems": 256,
            "inBytes": 65792,
            "outBytes": 256,
            "instrs": {
                "mac": 65536
            },
            "inParamCount": 65536,
            "inActCount": 256,
            "outActCount": 256,
            "instr_count": 65536,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 60.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 111.0,
            "msecs": 0.000111
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 131,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 5120,
            "inBytes": 2,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5122,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 132,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 10240,
            "inBytes": 2,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10242,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 61.0,
            "msecs": 0.000061
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 133,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 20480,
            "inBytes": 2,
            "outBytes": 20480,
            "instrs": {
                "mov": 20480
            },
            "inParamCount": 0,
            "inActCount": 20482,
            "outActCount": 20480,
            "instr_count": 20480,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 134,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 20480,
            "inBytes": 2,
            "outBytes": 20480,
            "instrs": {
                "mov": 20480
            },
            "inParamCount": 0,
            "inActCount": 20482,
            "outActCount": 20480,
            "instr_count": 20480,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 135,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 20480,
            "inBytes": 2,
            "outBytes": 20480,
            "instrs": {
                "mov": 20480
            },
            "inParamCount": 0,
            "inActCount": 20482,
            "outActCount": 20480,
            "instr_count": 20480,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 136,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 20480,
            "inBytes": 2,
            "outBytes": 20480,
            "instrs": {
                "mov": 20480
            },
            "inParamCount": 0,
            "inActCount": 20482,
            "outActCount": 20480,
            "instr_count": 20480,
            "compute_cycles": 3.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 19.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 137,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 10240,
            "inBytes": 2,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10242,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 61.0,
            "msecs": 0.000061
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 138,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 10240,
            "inBytes": 2,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10242,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 61.0,
            "msecs": 0.000061
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 139,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 5120,
            "inBytes": 2,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5122,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 140,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.kv.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_1"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2,
            "outElems": 5120,
            "inBytes": 2,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5122,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 141,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.conv_in.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943056,
                "sub": 20971520,
                "mul": 41943040,
                "div": 32,
                "mac": 20971520,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829184,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 142,
            "opname": "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.add_bias",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul.out",
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.add_bias.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.matmul",
            "inElems": 512,
            "outElems": 256,
            "inBytes": 512,
            "outBytes": 256,
            "instrs": {
                "add": 256
            },
            "inParamCount": 256,
            "inActCount": 256,
            "outActCount": 256,
            "instr_count": 256,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 143,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2564,
            "outElems": 2560,
            "inBytes": 2564,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2564,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 144,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2564,
            "outElems": 2560,
            "inBytes": 2564,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2564,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 145,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5124,
            "outElems": 5120,
            "inBytes": 5124,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5124,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 60.0,
            "msecs": 0.000059999999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 146,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5124,
            "outElems": 5120,
            "inBytes": 5124,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5124,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 60.0,
            "msecs": 0.000059999999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 147,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 148,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 149,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 150,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_kv_split_1_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 151,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 152,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 153,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 154,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_kv_split_1_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10244,
            "outElems": 10240,
            "inBytes": 10244,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10244,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 70.0,
            "msecs": 0.00007000000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 155,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5124,
            "outElems": 5120,
            "inBytes": 5124,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5124,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 60.0,
            "msecs": 0.000059999999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 156,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5124,
            "outElems": 5120,
            "inBytes": 5124,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5124,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 60.0,
            "msecs": 0.000059999999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 157,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5124,
            "outElems": 5120,
            "inBytes": 5124,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5124,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 60.0,
            "msecs": 0.000059999999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 158,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_kv_split_1_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5124,
            "outElems": 5120,
            "inBytes": 5124,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5124,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 60.0,
            "msecs": 0.000059999999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 159,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2564,
            "outElems": 2560,
            "inBytes": 2564,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2564,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 160,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2564,
            "outElems": 2560,
            "inBytes": 2564,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2564,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 161,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2564,
            "outElems": 2560,
            "inBytes": 2564,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2564,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 162,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_kv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2564,
            "outElems": 2560,
            "inBytes": 2564,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2564,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 163,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 164,
            "opname": "sdxl_complete_pipeline.unet.text_time_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.text_encoder.text_encoder_2.text_projection.add_bias.out",
                "sdxl_complete_pipeline.unet.time_embed_direct.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.text_time_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1792,
            "outElems": 1792,
            "inBytes": 1792,
            "outBytes": 1792,
            "instrs": {
                "mov": 1792
            },
            "inParamCount": 0,
            "inActCount": 1792,
            "outActCount": 1792,
            "instr_count": 1792,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 2.0,
            "mem_wr_cycles": 2.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 54.0,
            "msecs": 0.000054
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 165,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_reshape_0",
            "inElems": 2560,
            "outElems": 2560,
            "inBytes": 2560,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2560,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 166,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_reshape_0",
            "inElems": 5120,
            "outElems": 5120,
            "inBytes": 5120,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5120,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 167,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_0",
            "inElems": 10240,
            "outElems": 10240,
            "inBytes": 10240,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10240,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 168,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_reshape_1",
            "inElems": 10240,
            "outElems": 10240,
            "inBytes": 10240,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10240,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 169,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_0",
            "inElems": 10240,
            "outElems": 10240,
            "inBytes": 10240,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10240,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 170,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_reshape_1",
            "inElems": 10240,
            "outElems": 10240,
            "inBytes": 10240,
            "outBytes": 10240,
            "instrs": {
                "mov": 10240
            },
            "inParamCount": 0,
            "inActCount": 10240,
            "outActCount": 10240,
            "instr_count": 10240,
            "compute_cycles": 2.0,
            "mem_rd_cycles": 10.0,
            "mem_wr_cycles": 10.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 171,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_0",
            "inElems": 5120,
            "outElems": 5120,
            "inBytes": 5120,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5120,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 172,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_reshape_1",
            "inElems": 5120,
            "outElems": 5120,
            "inBytes": 5120,
            "outBytes": 5120,
            "instrs": {
                "mov": 5120
            },
            "inParamCount": 0,
            "inActCount": 5120,
            "outActCount": 5120,
            "instr_count": 5120,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 5.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 173,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_reshape_0",
            "inElems": 2560,
            "outElems": 2560,
            "inBytes": 2560,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2560,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 174,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_reshape_0",
            "inElems": 2560,
            "outElems": 2560,
            "inBytes": 2560,
            "outBytes": 2560,
            "instrs": {
                "mov": 2560
            },
            "inParamCount": 0,
            "inActCount": 2560,
            "outActCount": 2560,
            "instr_count": 2560,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 3.0,
            "mem_wr_cycles": 3.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 175,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 176,
            "opname": "sdxl_complete_pipeline.unet.add_embedding.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.text_time_concat.out",
                "sdxl_complete_pipeline.unet.add_embedding.norm1.scale",
                "sdxl_complete_pipeline.unet.add_embedding.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.add_embedding.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5376,
            "outElems": 1792,
            "inBytes": 5376,
            "outBytes": 1792,
            "instrs": {
                "add": 3585,
                "sub": 1792,
                "mul": 3584,
                "div": 2,
                "mac": 1792,
                "rsqrt": 1
            },
            "inParamCount": 3584,
            "inActCount": 1792,
            "outActCount": 1792,
            "instr_count": 10756,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 5.0,
            "mem_wr_cycles": 2.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57.0,
            "msecs": 0.000057
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 177,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21029120,
            "outElems": 20971520,
            "inBytes": 21029120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 57600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19126.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 178,
            "opname": "sdxl_complete_pipeline.unet.add_embedding.proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.add_embedding.norm1.out",
                "sdxl_complete_pipeline.unet.add_embedding.proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.add_embedding.proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 575232,
            "outElems": 320,
            "inBytes": 575232,
            "outBytes": 320,
            "instrs": {
                "mac": 573440
            },
            "inParamCount": 573440,
            "inActCount": 1792,
            "outActCount": 320,
            "instr_count": 573440,
            "compute_cycles": 4.0,
            "mem_rd_cycles": 524.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 575.0,
            "msecs": 0.000575
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 179,
            "opname": "sdxl_complete_pipeline.unet.add_embedding.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.add_embedding.proj.out",
                "sdxl_complete_pipeline.unet.add_embedding.norm2.scale",
                "sdxl_complete_pipeline.unet.add_embedding.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.add_embedding.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 960,
            "outElems": 320,
            "inBytes": 960,
            "outBytes": 320,
            "instrs": {
                "add": 641,
                "sub": 320,
                "mul": 640,
                "div": 2,
                "mac": 320,
                "rsqrt": 1
            },
            "inParamCount": 640,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 1924,
            "compute_cycles": 6.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 56.0,
            "msecs": 0.000056
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 180,
            "opname": "sdxl_complete_pipeline.unet.time_combine",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_embedding.linear_2.out",
                "sdxl_complete_pipeline.unet.add_embedding.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.time_combine.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.time_embedding.linear_2",
            "inElems": 640,
            "outElems": 320,
            "inBytes": 640,
            "outBytes": 320,
            "instrs": {
                "add": 320
            },
            "inParamCount": 0,
            "inActCount": 640,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 181,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 25920,
            "outElems": 80,
            "inBytes": 25920,
            "outBytes": 80,
            "instrs": {
                "mac": 25600
            },
            "inParamCount": 25600,
            "inActCount": 320,
            "outActCount": 80,
            "instr_count": 25600,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 24.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 75.0,
            "msecs": 0.000075
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 182,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 25920,
            "outElems": 80,
            "inBytes": 25920,
            "outBytes": 80,
            "instrs": {
                "mac": 25600
            },
            "inParamCount": 25600,
            "inActCount": 320,
            "outActCount": 80,
            "instr_count": 25600,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 24.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 75.0,
            "msecs": 0.000075
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 183,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 51520,
            "outElems": 160,
            "inBytes": 51520,
            "outBytes": 160,
            "instrs": {
                "mac": 51200
            },
            "inParamCount": 51200,
            "inActCount": 320,
            "outActCount": 160,
            "instr_count": 51200,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 47.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 98.0,
            "msecs": 0.00009800000000000001
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 184,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 51520,
            "outElems": 160,
            "inBytes": 51520,
            "outBytes": 160,
            "instrs": {
                "mac": 51200
            },
            "inParamCount": 51200,
            "inActCount": 320,
            "outActCount": 160,
            "instr_count": 51200,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 47.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 98.0,
            "msecs": 0.00009800000000000001
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 185,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 186,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 187,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 188,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 189,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 190,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 191,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 192,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 102720,
            "outElems": 320,
            "inBytes": 102720,
            "outBytes": 320,
            "instrs": {
                "mac": 102400
            },
            "inParamCount": 102400,
            "inActCount": 320,
            "outActCount": 320,
            "instr_count": 102400,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 94.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 145.0,
            "msecs": 0.000145
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 193,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 51520,
            "outElems": 160,
            "inBytes": 51520,
            "outBytes": 160,
            "instrs": {
                "mac": 51200
            },
            "inParamCount": 51200,
            "inActCount": 320,
            "outActCount": 160,
            "instr_count": 51200,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 47.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 98.0,
            "msecs": 0.00009800000000000001
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 194,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 51520,
            "outElems": 160,
            "inBytes": 51520,
            "outBytes": 160,
            "instrs": {
                "mac": 51200
            },
            "inParamCount": 51200,
            "inActCount": 320,
            "outActCount": 160,
            "instr_count": 51200,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 47.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 98.0,
            "msecs": 0.00009800000000000001
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 195,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 25920,
            "outElems": 80,
            "inBytes": 25920,
            "outBytes": 80,
            "instrs": {
                "mac": 25600
            },
            "inParamCount": 25600,
            "inActCount": 320,
            "outActCount": 80,
            "instr_count": 25600,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 24.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 75.0,
            "msecs": 0.000075
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 196,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 25920,
            "outElems": 80,
            "inBytes": 25920,
            "outBytes": 80,
            "instrs": {
                "mac": 25600
            },
            "inParamCount": 25600,
            "inActCount": 320,
            "outActCount": 80,
            "instr_count": 25600,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 24.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 75.0,
            "msecs": 0.000075
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 197,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 25920,
            "outElems": 80,
            "inBytes": 25920,
            "outBytes": 80,
            "instrs": {
                "mac": 25600
            },
            "inParamCount": 25600,
            "inActCount": 320,
            "outActCount": 80,
            "instr_count": 25600,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 24.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 75.0,
            "msecs": 0.000075
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 198,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.time_combine.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 25920,
            "outElems": 80,
            "inBytes": 25920,
            "outBytes": 80,
            "instrs": {
                "mac": 25600
            },
            "inParamCount": 25600,
            "inActCount": 320,
            "outActCount": 80,
            "instr_count": 25600,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 24.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 75.0,
            "msecs": 0.000075
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 199,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84,
            "outElems": 80,
            "inBytes": 84,
            "outBytes": 80,
            "instrs": {
                "mov": 80
            },
            "inParamCount": 0,
            "inActCount": 84,
            "outActCount": 80,
            "instr_count": 80,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 200,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84,
            "outElems": 80,
            "inBytes": 84,
            "outBytes": 80,
            "instrs": {
                "mov": 80
            },
            "inParamCount": 0,
            "inActCount": 84,
            "outActCount": 80,
            "instr_count": 80,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 201,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 202,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 203,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 204,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 205,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 206,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 207,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 208,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 209,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 210,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 324,
            "outElems": 320,
            "inBytes": 324,
            "outBytes": 320,
            "instrs": {
                "mov": 320
            },
            "inParamCount": 0,
            "inActCount": 324,
            "outActCount": 320,
            "instr_count": 320,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 211,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 212,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 164,
            "outElems": 160,
            "inBytes": 164,
            "outBytes": 160,
            "instrs": {
                "mov": 160
            },
            "inParamCount": 0,
            "inActCount": 164,
            "outActCount": 160,
            "instr_count": 160,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 213,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84,
            "outElems": 80,
            "inBytes": 84,
            "outBytes": 80,
            "instrs": {
                "mov": 80
            },
            "inParamCount": 0,
            "inActCount": 84,
            "outActCount": 80,
            "instr_count": 80,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 214,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84,
            "outElems": 80,
            "inBytes": 84,
            "outBytes": 80,
            "instrs": {
                "mov": 80
            },
            "inParamCount": 0,
            "inActCount": 84,
            "outActCount": 80,
            "instr_count": 80,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 215,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84,
            "outElems": 80,
            "inBytes": 84,
            "outBytes": 80,
            "instrs": {
                "mov": 80
            },
            "inParamCount": 0,
            "inActCount": 84,
            "outActCount": 80,
            "instr_count": 80,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 216,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_emb_proj.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 84,
            "outElems": 80,
            "inBytes": 84,
            "outBytes": 80,
            "instrs": {
                "mov": 80
            },
            "inParamCount": 0,
            "inActCount": 84,
            "outActCount": 80,
            "instr_count": 80,
            "compute_cycles": 1.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 1.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 52.0,
            "msecs": 0.000052
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 217,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971600,
            "outElems": 20971520,
            "inBytes": 20971600,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971600,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 218,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943056,
                "sub": 20971520,
                "mul": 41943040,
                "div": 32,
                "mac": 20971520,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829184,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 219,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 220,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 221,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21029120,
            "outElems": 20971520,
            "inBytes": 21029120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 57600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19126.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 222,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.conv_in.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 223,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943056,
                "sub": 20971520,
                "mul": 41943040,
                "div": 32,
                "mac": 20971520,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829184,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 224,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 225,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 226,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21029120,
            "outElems": 20971520,
            "inBytes": 21029120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 57600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19126.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 227,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971600,
            "outElems": 20971520,
            "inBytes": 20971600,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971600,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 228,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943056,
                "sub": 20971520,
                "mul": 41943040,
                "div": 32,
                "mac": 20971520,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829184,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 229,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 230,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 231,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21029120,
            "outElems": 20971520,
            "inBytes": 21029120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 57600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19126.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 232,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 233,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 234,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 42205184,
                "sub": 20971520,
                "mul": 41943040,
                "div": 524288,
                "mac": 20971520,
                "rsqrt": 262144
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126877696,
            "compute_cycles": 12910.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 235,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20990720,
            "outElems": 62914560,
            "inBytes": 20990720,
            "outBytes": 62914560,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 19200,
            "inActCount": 20971520,
            "outActCount": 62914560,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 19091.0,
            "mem_wr_cycles": 57221.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76362.0,
            "msecs": 0.076362
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 236,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 62914560,
            "inBytes": 3,
            "outBytes": 62914560,
            "instrs": {
                "mov": 62914560
            },
            "inParamCount": 0,
            "inActCount": 62914563,
            "outActCount": 62914560,
            "instr_count": 62914560,
            "compute_cycles": 6400.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 57221.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57272.0,
            "msecs": 0.057271999999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 237,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 238,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 239,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 240,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_reshape_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 241,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 274877906944,
            "inBytes": 41943040,
            "outBytes": 274877906944,
            "instrs": {
                "mac": 5497558138880
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 274877906944,
            "instr_count": 5497558138880,
            "compute_cycles": 34952534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 250038197.0,
            "msecs": 250.038197
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 242,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0",
            "inElems": 274877906945,
            "outElems": 274877906944,
            "inBytes": 274877906945,
            "outBytes": 274877906944,
            "instrs": {
                "mul": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906945,
            "outActCount": 274877906944,
            "instr_count": 274877906944,
            "compute_cycles": 27962027.0,
            "mem_rd_cycles": 250000001.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 243,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_scores_0",
            "inElems": 274877906944,
            "outElems": 274877906944,
            "inBytes": 274877906944,
            "outBytes": 274877906944,
            "instrs": {
                "cmp": 274877906944,
                "sub": 274877906944,
                "exp": 274877906944,
                "add": 274877906944,
                "div": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906944,
            "outActCount": 274877906944,
            "instr_count": 1374389534720,
            "compute_cycles": 139810135.0,
            "mem_rd_cycles": 250000000.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 244,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 274898878464,
            "outElems": 20971520,
            "inBytes": 274898878464,
            "outBytes": 20971520,
            "instrs": {
                "mac": 5497558138880
            },
            "inParamCount": 0,
            "inActCount": 274898878464,
            "outActCount": 20971520,
            "instr_count": 5497558138880,
            "compute_cycles": 34952534.0,
            "mem_rd_cycles": 250019074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 250038198.0,
            "msecs": 250.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 245,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 246,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_0",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 247,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20977920,
            "outElems": 20971520,
            "inBytes": 20977920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 6400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19080.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38204.0,
            "msecs": 0.038204
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 248,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.self_attn.out",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 249,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 42205184,
                "sub": 20971520,
                "mul": 41943040,
                "div": 524288,
                "mac": 20971520,
                "rsqrt": 262144
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126877696,
            "compute_cycles": 12910.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 250,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20977920,
            "outElems": 20971520,
            "inBytes": 20977920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 6400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19080.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38204.0,
            "msecs": 0.038204
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 251,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 252,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20974080,
            "outElems": 33554432,
            "inBytes": 20974080,
            "outBytes": 33554432,
            "instrs": {
                "mac": 671088640
            },
            "inParamCount": 0,
            "inActCount": 20974080,
            "outActCount": 33554432,
            "instr_count": 671088640,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 19076.0,
            "mem_wr_cycles": 30518.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 49644.0,
            "msecs": 0.049644
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 253,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0",
            "inElems": 33554433,
            "outElems": 33554432,
            "inBytes": 33554433,
            "outBytes": 33554432,
            "instrs": {
                "mul": 33554432
            },
            "inParamCount": 0,
            "inActCount": 33554433,
            "outActCount": 33554432,
            "instr_count": 33554432,
            "compute_cycles": 3414.0,
            "mem_rd_cycles": 30518.0,
            "mem_wr_cycles": 30518.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 254,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_scores_0",
            "inElems": 33554432,
            "outElems": 33554432,
            "inBytes": 33554432,
            "outBytes": 33554432,
            "instrs": {
                "cmp": 33554432,
                "sub": 33554432,
                "exp": 33554432,
                "add": 33554432,
                "div": 33554432
            },
            "inParamCount": 0,
            "inActCount": 33554432,
            "outActCount": 33554432,
            "instr_count": 167772160,
            "compute_cycles": 17070.0,
            "mem_rd_cycles": 30518.0,
            "mem_wr_cycles": 30518.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 255,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 33556992,
            "outElems": 20971520,
            "inBytes": 33556992,
            "outBytes": 20971520,
            "instrs": {
                "mac": 671088640
            },
            "inParamCount": 0,
            "inActCount": 33556992,
            "outActCount": 20971520,
            "instr_count": 671088640,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 30520.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 49644.0,
            "msecs": 0.049644
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 256,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 257,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_0",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 258,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20977920,
            "outElems": 20971520,
            "inBytes": 20977920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 6400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19080.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38204.0,
            "msecs": 0.038204
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 259,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.cross_attn.out",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 260,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 42205184,
                "sub": 20971520,
                "mul": 41943040,
                "div": 524288,
                "mac": 20971520,
                "rsqrt": 262144
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126877696,
            "compute_cycles": 12910.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 261,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20997120,
            "outElems": 83886080,
            "inBytes": 20997120,
            "outBytes": 83886080,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 20971520,
            "outActCount": 83886080,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19097.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 95441.0,
            "msecs": 0.095441
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 262,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 83886080,
            "inBytes": 83886080,
            "outBytes": 83886080,
            "instrs": {
                "mul": 503316480,
                "add": 167772160,
                "tanh": 83886080
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 754974720,
            "compute_cycles": 76801.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152638.0,
            "msecs": 0.152638
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 263,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83911680,
            "outElems": 20971520,
            "inBytes": 83911680,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 83886080,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 76318.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 95442.0,
            "msecs": 0.095442
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 264,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.layer_0.ff.linear2",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 265,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 266,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.0.downsampler",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21029120,
            "outElems": 5242880,
            "inBytes": 21029120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 57600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19126.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 267,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243040,
            "outElems": 5242880,
            "inBytes": 5243040,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485776,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32,
                "mac": 5242880,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457344,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 268,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5255680,
            "outElems": 10485760,
            "inBytes": 5255680,
            "outBytes": 10485760,
            "instrs": {
                "mac": 838860800
            },
            "inParamCount": 12800,
            "inActCount": 5242880,
            "outActCount": 10485760,
            "instr_count": 838860800,
            "compute_cycles": 5334.0,
            "mem_rd_cycles": 4781.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14368.0,
            "msecs": 0.014368
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 269,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 270,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 271,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5358080,
            "outElems": 10485760,
            "inBytes": 5358080,
            "outBytes": 10485760,
            "instrs": {
                "mac": 7549747200
            },
            "inParamCount": 115200,
            "inActCount": 5242880,
            "outActCount": 10485760,
            "instr_count": 7549747200,
            "compute_cycles": 48000.0,
            "mem_rd_cycles": 4874.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 48050.0,
            "msecs": 0.048049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 272,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485920,
            "outElems": 10485760,
            "inBytes": 10485920,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485920,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 273,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 274,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 275,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 276,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10716160,
            "outElems": 10485760,
            "inBytes": 10716160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 230400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 9747.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 277,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 278,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 279,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 280,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 281,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10716160,
            "outElems": 10485760,
            "inBytes": 10716160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 230400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 9747.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 282,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485920,
            "outElems": 10485760,
            "inBytes": 10485920,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485920,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 283,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 284,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 285,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 286,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10716160,
            "outElems": 10485760,
            "inBytes": 10716160,
            "outBytes": 10485760,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 230400,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 9747.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 287,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 288,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 289,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 21037056,
                "sub": 10485760,
                "mul": 20971520,
                "div": 131072,
                "mac": 10485760,
                "rsqrt": 65536
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 63176704,
            "compute_cycles": 6429.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 290,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10562560,
            "outElems": 31457280,
            "inBytes": 10562560,
            "outBytes": 31457280,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 76800,
            "inActCount": 10485760,
            "outActCount": 31457280,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 9607.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38268.0,
            "msecs": 0.038268
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 291,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 31457280,
            "inBytes": 3,
            "outBytes": 31457280,
            "instrs": {
                "mov": 31457280
            },
            "inParamCount": 0,
            "inActCount": 31457283,
            "outActCount": 31457280,
            "instr_count": 31457280,
            "compute_cycles": 3200.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 28611.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28662.0,
            "msecs": 0.028662
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 292,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 293,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 294,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 295,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_reshape_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 296,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 34359738368,
            "inBytes": 20971520,
            "outBytes": 34359738368,
            "instrs": {
                "mac": 687194767360
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 34359738368,
            "instr_count": 687194767360,
            "compute_cycles": 4369067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 31269124.0,
            "msecs": 31.269124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 297,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0",
            "inElems": 34359738369,
            "outElems": 34359738368,
            "inBytes": 34359738369,
            "outBytes": 34359738368,
            "instrs": {
                "mul": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738369,
            "outActCount": 34359738368,
            "instr_count": 34359738368,
            "compute_cycles": 3495254.0,
            "mem_rd_cycles": 31250001.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 298,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_scores_0",
            "inElems": 34359738368,
            "outElems": 34359738368,
            "inBytes": 34359738368,
            "outBytes": 34359738368,
            "instrs": {
                "cmp": 34359738368,
                "sub": 34359738368,
                "exp": 34359738368,
                "add": 34359738368,
                "div": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738368,
            "outActCount": 34359738368,
            "instr_count": 171798691840,
            "compute_cycles": 17476270.0,
            "mem_rd_cycles": 31250000.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 299,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 34370224128,
            "outElems": 10485760,
            "inBytes": 34370224128,
            "outBytes": 10485760,
            "instrs": {
                "mac": 687194767360
            },
            "inParamCount": 0,
            "inActCount": 34370224128,
            "outActCount": 10485760,
            "instr_count": 687194767360,
            "compute_cycles": 4369067.0,
            "mem_rd_cycles": 31259537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 31269124.0,
            "msecs": 31.269124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 300,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 301,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_0",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 302,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10511360,
            "outElems": 10485760,
            "inBytes": 10511360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9561.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19148.0,
            "msecs": 0.019148
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 303,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.self_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 304,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 21037056,
                "sub": 10485760,
                "mul": 20971520,
                "div": 131072,
                "mac": 10485760,
                "rsqrt": 65536
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 63176704,
            "compute_cycles": 6429.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 305,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10511360,
            "outElems": 10485760,
            "inBytes": 10511360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9561.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19148.0,
            "msecs": 0.019148
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 306,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 307,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10490880,
            "outElems": 16777216,
            "inBytes": 10490880,
            "outBytes": 16777216,
            "instrs": {
                "mac": 335544320
            },
            "inParamCount": 0,
            "inActCount": 10490880,
            "outActCount": 16777216,
            "instr_count": 335544320,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9542.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 24851.0,
            "msecs": 0.024850999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 308,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0",
            "inElems": 16777217,
            "outElems": 16777216,
            "inBytes": 16777217,
            "outBytes": 16777216,
            "instrs": {
                "mul": 16777216
            },
            "inParamCount": 0,
            "inActCount": 16777217,
            "outActCount": 16777216,
            "instr_count": 16777216,
            "compute_cycles": 1707.0,
            "mem_rd_cycles": 15259.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 309,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_scores_0",
            "inElems": 16777216,
            "outElems": 16777216,
            "inBytes": 16777216,
            "outBytes": 16777216,
            "instrs": {
                "cmp": 16777216,
                "sub": 16777216,
                "exp": 16777216,
                "add": 16777216,
                "div": 16777216
            },
            "inParamCount": 0,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 83886080,
            "compute_cycles": 8535.0,
            "mem_rd_cycles": 15259.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 310,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16782336,
            "outElems": 10485760,
            "inBytes": 16782336,
            "outBytes": 10485760,
            "instrs": {
                "mac": 335544320
            },
            "inParamCount": 0,
            "inActCount": 16782336,
            "outActCount": 10485760,
            "instr_count": 335544320,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 15264.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 24851.0,
            "msecs": 0.024850999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 311,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 312,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_0",
            "inElems": 10485763,
            "outElems": 10485760,
            "inBytes": 10485763,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485763,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 313,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10511360,
            "outElems": 10485760,
            "inBytes": 10511360,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9561.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19148.0,
            "msecs": 0.019148
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 314,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.cross_attn.out",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 315,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 21037056,
                "sub": 10485760,
                "mul": 20971520,
                "div": 131072,
                "mac": 10485760,
                "rsqrt": 65536
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 63176704,
            "compute_cycles": 6429.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 316,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10588160,
            "outElems": 41943040,
            "inBytes": 10588160,
            "outBytes": 41943040,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 10485760,
            "outActCount": 41943040,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 9630.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 47827.0,
            "msecs": 0.047827
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 317,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mul": 251658240,
                "add": 83886080,
                "tanh": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 377487360,
            "compute_cycles": 38401.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 318,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42045440,
            "outElems": 10485760,
            "inBytes": 42045440,
            "outBytes": 10485760,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 102400,
            "inActCount": 41943040,
            "outActCount": 10485760,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 38241.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 47828.0,
            "msecs": 0.047828
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 319,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.layer_0.ff.linear2",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "add": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 320,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485764,
            "outElems": 10485760,
            "inBytes": 10485764,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485764,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 321,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.1.downsampler",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10716160,
            "outElems": 2621440,
            "inBytes": 10716160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 230400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 9747.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 322,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 323,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2672640,
            "outElems": 5242880,
            "inBytes": 2672640,
            "outBytes": 5242880,
            "instrs": {
                "mac": 838860800
            },
            "inParamCount": 51200,
            "inActCount": 2621440,
            "outActCount": 5242880,
            "instr_count": 838860800,
            "compute_cycles": 5334.0,
            "mem_rd_cycles": 2431.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7250.0,
            "msecs": 0.00725
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 324,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 325,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 326,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3082240,
            "outElems": 5242880,
            "inBytes": 3082240,
            "outBytes": 5242880,
            "instrs": {
                "mac": 7549747200
            },
            "inParamCount": 460800,
            "inActCount": 2621440,
            "outActCount": 5242880,
            "instr_count": 7549747200,
            "compute_cycles": 48000.0,
            "mem_rd_cycles": 2804.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 48050.0,
            "msecs": 0.048049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 327,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243200,
            "outElems": 5242880,
            "inBytes": 5243200,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5243200,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 328,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 329,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 330,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 331,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6164480,
            "outElems": 5242880,
            "inBytes": 6164480,
            "outBytes": 5242880,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 921600,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5607.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 332,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 333,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 334,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 335,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 336,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6164480,
            "outElems": 5242880,
            "inBytes": 6164480,
            "outBytes": 5242880,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 921600,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5607.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 337,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243200,
            "outElems": 5242880,
            "inBytes": 5243200,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5243200,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 338,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 339,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 340,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 341,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6164480,
            "outElems": 5242880,
            "inBytes": 6164480,
            "outBytes": 5242880,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 921600,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5607.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 342,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 343,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 344,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 345,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5550080,
            "outElems": 15728640,
            "inBytes": 5550080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 307200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 5048.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 346,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 347,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 348,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 349,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 350,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 351,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 4294967296,
            "inBytes": 10485760,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 4294967296,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915837.0,
            "msecs": 3.915837
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 352,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 353,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_0",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 354,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4300210176,
            "outElems": 5242880,
            "inBytes": 4300210176,
            "outBytes": 5242880,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 4300210176,
            "outActCount": 5242880,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 3911019.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915838.0,
            "msecs": 3.9158380000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 355,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 356,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_0",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 357,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 358,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 359,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 360,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 361,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 362,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5253120,
            "outElems": 8388608,
            "inBytes": 5253120,
            "outBytes": 8388608,
            "instrs": {
                "mac": 167772160
            },
            "inParamCount": 0,
            "inActCount": 5253120,
            "outActCount": 8388608,
            "instr_count": 167772160,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 4778.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12458.0,
            "msecs": 0.012458
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 363,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0",
            "inElems": 8388609,
            "outElems": 8388608,
            "inBytes": 8388609,
            "outBytes": 8388608,
            "instrs": {
                "mul": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388609,
            "outActCount": 8388608,
            "instr_count": 8388608,
            "compute_cycles": 854.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 364,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_0",
            "inElems": 8388608,
            "outElems": 8388608,
            "inBytes": 8388608,
            "outBytes": 8388608,
            "instrs": {
                "cmp": 8388608,
                "sub": 8388608,
                "exp": 8388608,
                "add": 8388608,
                "div": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 41943040,
            "compute_cycles": 4270.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 365,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8398848,
            "outElems": 5242880,
            "inBytes": 8398848,
            "outBytes": 5242880,
            "instrs": {
                "mac": 167772160
            },
            "inParamCount": 0,
            "inActCount": 8398848,
            "outActCount": 5242880,
            "instr_count": 167772160,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 7639.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12458.0,
            "msecs": 0.012458
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 366,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 367,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_0",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 368,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 369,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 370,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 371,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 20971520,
            "inBytes": 5652480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 372,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 373,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43305.0,
            "msecs": 0.043304999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 374,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_0.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 375,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 376,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5550080,
            "outElems": 15728640,
            "inBytes": 5550080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 307200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 5048.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 32050.0,
            "msecs": 0.032049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 377,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 378,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 379,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 380,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_qkv_split_1_2",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 381,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_reshape_1",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 382,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 4294967296,
            "inBytes": 10485760,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 4294967296,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915837.0,
            "msecs": 3.915837
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 383,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 384,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_scores_1",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 385,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_softmax_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4300210176,
            "outElems": 5242880,
            "inBytes": 4300210176,
            "outBytes": 5242880,
            "instrs": {
                "mac": 85899345920
            },
            "inParamCount": 0,
            "inActCount": 4300210176,
            "outActCount": 5242880,
            "instr_count": 85899345920,
            "compute_cycles": 546134.0,
            "mem_rd_cycles": 3911019.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3915838.0,
            "msecs": 3.9158380000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 386,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 387,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_1",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 388,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_context_merge_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 389,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 390,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 391,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 392,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 393,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5253120,
            "outElems": 8388608,
            "inBytes": 5253120,
            "outBytes": 8388608,
            "instrs": {
                "mac": 167772160
            },
            "inParamCount": 0,
            "inActCount": 5253120,
            "outActCount": 8388608,
            "instr_count": 167772160,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 4778.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12458.0,
            "msecs": 0.012458
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 394,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1",
            "inElems": 8388609,
            "outElems": 8388608,
            "inBytes": 8388609,
            "outBytes": 8388608,
            "instrs": {
                "mul": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388609,
            "outActCount": 8388608,
            "instr_count": 8388608,
            "compute_cycles": 854.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 395,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_scores_1",
            "inElems": 8388608,
            "outElems": 8388608,
            "inBytes": 8388608,
            "outBytes": 8388608,
            "instrs": {
                "cmp": 8388608,
                "sub": 8388608,
                "exp": 8388608,
                "add": 8388608,
                "div": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 41943040,
            "compute_cycles": 4270.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 396,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_softmax_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8398848,
            "outElems": 5242880,
            "inBytes": 8398848,
            "outBytes": 5242880,
            "instrs": {
                "mac": 167772160
            },
            "inParamCount": 0,
            "inActCount": 8398848,
            "outActCount": 5242880,
            "instr_count": 167772160,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 7639.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12458.0,
            "msecs": 0.012458
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 397,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 398,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_1",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 399,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_context_merge_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5345280,
            "outElems": 5242880,
            "inBytes": 5345280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4862.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 11305.0,
            "msecs": 0.011304999999999999
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 400,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 401,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.scale",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10502144,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32768,
                "mac": 5242880,
                "rsqrt": 16384
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31522816,
            "compute_cycles": 3210.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 402,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.norm3.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 20971520,
            "inBytes": 5652480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 42717.0,
            "msecs": 0.042717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 403,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 404,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.act.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21381120,
            "outElems": 5242880,
            "inBytes": 21381120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 409600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19447.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 43305.0,
            "msecs": 0.043304999999999996
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 405,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.layer_1.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 406,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 407,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.2.downsampler",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    2,
                    2
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 6164480,
            "outElems": 1310720,
            "inBytes": 6164480,
            "outBytes": 1310720,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 921600,
            "inActCount": 5242880,
            "outActCount": 1310720,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 5607.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 408,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 409,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 410,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 411,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 412,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311040,
            "outElems": 1310720,
            "inBytes": 1311040,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1311040,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 413,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 414,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 415,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 416,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 417,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 418,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 419,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 420,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 421,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 422,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311040,
            "outElems": 1310720,
            "inBytes": 1311040,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1311040,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 423,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 424,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 425,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 426,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 427,
            "opname": "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 428,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 429,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 430,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 431,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act1.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 432,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311040,
            "outElems": 1310720,
            "inBytes": 1311040,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1311040,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 433,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.time_inject.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 434,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 435,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 436,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.act2.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 437,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 438,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_1.residual.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310723,
            "outElems": 1310720,
            "inBytes": 1310723,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310723,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 439,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2625536,
                "sub": 1310720,
                "mul": 2621440,
                "div": 8192,
                "mac": 1310720,
                "rsqrt": 4096
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7880704,
            "compute_cycles": 805.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 440,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1617920,
            "outElems": 3932160,
            "inBytes": 1617920,
            "outBytes": 3932160,
            "instrs": {
                "mac": 1258291200
            },
            "inParamCount": 307200,
            "inActCount": 1310720,
            "outActCount": 3932160,
            "instr_count": 1258291200,
            "compute_cycles": 8000.0,
            "mem_rd_cycles": 1472.0,
            "mem_wr_cycles": 3577.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 8050.0,
            "msecs": 0.00805
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 441,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 3932160,
            "inBytes": 3,
            "outBytes": 3932160,
            "instrs": {
                "mov": 3932160
            },
            "inParamCount": 0,
            "inActCount": 3932163,
            "outActCount": 3932160,
            "instr_count": 3932160,
            "compute_cycles": 400.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 3577.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 442,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 443,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 444,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 445,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_0",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 446,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 268435456,
            "inBytes": 2621440,
            "outBytes": 268435456,
            "instrs": {
                "mac": 5368709120
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 268435456,
            "instr_count": 5368709120,
            "compute_cycles": 34134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 246576.0,
            "msecs": 0.246576
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 447,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 448,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_0",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 449,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 269746176,
            "outElems": 1310720,
            "inBytes": 269746176,
            "outBytes": 1310720,
            "instrs": {
                "mac": 5368709120
            },
            "inParamCount": 0,
            "inActCount": 269746176,
            "outActCount": 1310720,
            "instr_count": 5368709120,
            "compute_cycles": 34134.0,
            "mem_rd_cycles": 245333.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 246576.0,
            "msecs": 0.246576
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 450,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 451,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_0",
            "inElems": 1310723,
            "outElems": 1310720,
            "inBytes": 1310723,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310723,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 452,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1413120,
            "outElems": 1310720,
            "inBytes": 1413120,
            "outBytes": 1310720,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 102400,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 1286.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 2865.0,
            "msecs": 0.0028650000000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 453,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.self_attn.out",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 454,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2625536,
                "sub": 1310720,
                "mul": 2621440,
                "div": 8192,
                "mac": 1310720,
                "rsqrt": 4096
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7880704,
            "compute_cycles": 805.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 455,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1413120,
            "outElems": 1310720,
            "inBytes": 1413120,
            "outBytes": 1310720,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 102400,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 1286.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 2717.0,
            "msecs": 0.0027170000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 456,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 457,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1320960,
            "outElems": 2097152,
            "inBytes": 1320960,
            "outBytes": 2097152,
            "instrs": {
                "mac": 41943040
            },
            "inParamCount": 0,
            "inActCount": 1320960,
            "outActCount": 2097152,
            "instr_count": 41943040,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 1202.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3160.0,
            "msecs": 0.00316
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 458,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0",
            "inElems": 2097153,
            "outElems": 2097152,
            "inBytes": 2097153,
            "outBytes": 2097152,
            "instrs": {
                "mul": 2097152
            },
            "inParamCount": 0,
            "inActCount": 2097153,
            "outActCount": 2097152,
            "instr_count": 2097152,
            "compute_cycles": 214.0,
            "mem_rd_cycles": 1908.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 459,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_0",
            "inElems": 2097152,
            "outElems": 2097152,
            "inBytes": 2097152,
            "outBytes": 2097152,
            "instrs": {
                "cmp": 2097152,
                "sub": 2097152,
                "exp": 2097152,
                "add": 2097152,
                "div": 2097152
            },
            "inParamCount": 0,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 10485760,
            "compute_cycles": 1070.0,
            "mem_rd_cycles": 1908.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 460,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2107392,
            "outElems": 1310720,
            "inBytes": 2107392,
            "outBytes": 1310720,
            "instrs": {
                "mac": 41943040
            },
            "inParamCount": 0,
            "inActCount": 2107392,
            "outActCount": 1310720,
            "instr_count": 41943040,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 1917.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3160.0,
            "msecs": 0.00316
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 461,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 462,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_0",
            "inElems": 1310723,
            "outElems": 1310720,
            "inBytes": 1310723,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310723,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 463,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1413120,
            "outElems": 1310720,
            "inBytes": 1413120,
            "outBytes": 1310720,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 102400,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 1286.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 2865.0,
            "msecs": 0.0028650000000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 464,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.cross_attn.out",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 465,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2625536,
                "sub": 1310720,
                "mul": 2621440,
                "div": 8192,
                "mac": 1310720,
                "rsqrt": 4096
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7880704,
            "compute_cycles": 805.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 466,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1720320,
            "outElems": 5242880,
            "inBytes": 1720320,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 1310720,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 1565.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 467,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mul": 31457280,
                "add": 10485760,
                "tanh": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 47185920,
            "compute_cycles": 4801.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 468,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 1310720,
            "inBytes": 5652480,
            "outBytes": 1310720,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 1310720,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10865.0,
            "msecs": 0.010865
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 469,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_0.ff.linear2",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 470,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2625536,
                "sub": 1310720,
                "mul": 2621440,
                "div": 8192,
                "mac": 1310720,
                "rsqrt": 4096
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7880704,
            "compute_cycles": 805.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 471,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1617920,
            "outElems": 3932160,
            "inBytes": 1617920,
            "outBytes": 3932160,
            "instrs": {
                "mac": 1258291200
            },
            "inParamCount": 307200,
            "inActCount": 1310720,
            "outActCount": 3932160,
            "instr_count": 1258291200,
            "compute_cycles": 8000.0,
            "mem_rd_cycles": 1472.0,
            "mem_wr_cycles": 3577.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 8050.0,
            "msecs": 0.00805
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 472,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 3932160,
            "inBytes": 3,
            "outBytes": 3932160,
            "instrs": {
                "mov": 3932160
            },
            "inParamCount": 0,
            "inActCount": 3932163,
            "outActCount": 3932160,
            "instr_count": 3932160,
            "compute_cycles": 400.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 3577.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 473,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 474,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 475,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_qkv_split_1_2",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 476,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_reshape_1",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 477,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 268435456,
            "inBytes": 2621440,
            "outBytes": 268435456,
            "instrs": {
                "mac": 5368709120
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 268435456,
            "instr_count": 5368709120,
            "compute_cycles": 34134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 246576.0,
            "msecs": 0.246576
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 478,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1",
            "inElems": 268435457,
            "outElems": 268435456,
            "inBytes": 268435457,
            "outBytes": 268435456,
            "instrs": {
                "mul": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435457,
            "outActCount": 268435456,
            "instr_count": 268435456,
            "compute_cycles": 27307.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 479,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_scores_1",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "cmp": 268435456,
                "sub": 268435456,
                "exp": 268435456,
                "add": 268435456,
                "div": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1342177280,
            "compute_cycles": 136535.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 480,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_softmax_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 269746176,
            "outElems": 1310720,
            "inBytes": 269746176,
            "outBytes": 1310720,
            "instrs": {
                "mac": 5368709120
            },
            "inParamCount": 0,
            "inActCount": 269746176,
            "outActCount": 1310720,
            "instr_count": 5368709120,
            "compute_cycles": 34134.0,
            "mem_rd_cycles": 245333.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 246576.0,
            "msecs": 0.246576
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 481,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 482,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_1",
            "inElems": 1310723,
            "outElems": 1310720,
            "inBytes": 1310723,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310723,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 483,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_context_merge_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1413120,
            "outElems": 1310720,
            "inBytes": 1413120,
            "outBytes": 1310720,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 102400,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 1286.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 2865.0,
            "msecs": 0.0028650000000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 484,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.self_attn.out",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 485,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2625536,
                "sub": 1310720,
                "mul": 2621440,
                "div": 8192,
                "mac": 1310720,
                "rsqrt": 4096
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7880704,
            "compute_cycles": 805.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 486,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1413120,
            "outElems": 1310720,
            "inBytes": 1413120,
            "outBytes": 1310720,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 102400,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 1286.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 2717.0,
            "msecs": 0.0027170000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 487,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 488,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1320960,
            "outElems": 2097152,
            "inBytes": 1320960,
            "outBytes": 2097152,
            "instrs": {
                "mac": 41943040
            },
            "inParamCount": 0,
            "inActCount": 1320960,
            "outActCount": 2097152,
            "instr_count": 41943040,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 1202.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3160.0,
            "msecs": 0.00316
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 489,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1",
            "inElems": 2097153,
            "outElems": 2097152,
            "inBytes": 2097153,
            "outBytes": 2097152,
            "instrs": {
                "mul": 2097152
            },
            "inParamCount": 0,
            "inActCount": 2097153,
            "outActCount": 2097152,
            "instr_count": 2097152,
            "compute_cycles": 214.0,
            "mem_rd_cycles": 1908.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 490,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_scores_1",
            "inElems": 2097152,
            "outElems": 2097152,
            "inBytes": 2097152,
            "outBytes": 2097152,
            "instrs": {
                "cmp": 2097152,
                "sub": 2097152,
                "exp": 2097152,
                "add": 2097152,
                "div": 2097152
            },
            "inParamCount": 0,
            "inActCount": 2097152,
            "outActCount": 2097152,
            "instr_count": 10485760,
            "compute_cycles": 1070.0,
            "mem_rd_cycles": 1908.0,
            "mem_wr_cycles": 1908.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 491,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_softmax_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2107392,
            "outElems": 1310720,
            "inBytes": 2107392,
            "outBytes": 1310720,
            "instrs": {
                "mac": 41943040
            },
            "inParamCount": 0,
            "inActCount": 2107392,
            "outActCount": 1310720,
            "instr_count": 41943040,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 1917.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3160.0,
            "msecs": 0.00316
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 492,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 493,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_1",
            "inElems": 1310723,
            "outElems": 1310720,
            "inBytes": 1310723,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310723,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 494,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_context_merge_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1413120,
            "outElems": 1310720,
            "inBytes": 1413120,
            "outBytes": 1310720,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 102400,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 1286.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 2865.0,
            "msecs": 0.0028650000000000004
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 495,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.cross_attn.out",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 496,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.scale",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2625536,
                "sub": 1310720,
                "mul": 2621440,
                "div": 8192,
                "mac": 1310720,
                "rsqrt": 4096
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7880704,
            "compute_cycles": 805.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 497,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.norm3.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1720320,
            "outElems": 5242880,
            "inBytes": 1720320,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 1310720,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 1565.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10717.0,
            "msecs": 0.010717
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 498,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mul": 31457280,
                "add": 10485760,
                "tanh": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 47185920,
            "compute_cycles": 4801.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 499,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.act.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5652480,
            "outElems": 1310720,
            "inBytes": 5652480,
            "outBytes": 1310720,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 409600,
            "inActCount": 5242880,
            "outActCount": 1310720,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 5141.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 10865.0,
            "msecs": 0.010865
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 500,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.mid_block.attentions.layer_1.ff.linear2",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 501,
            "opname": "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310724,
            "outElems": 1310720,
            "inBytes": 1310724,
            "outBytes": 1310720,
            "instrs": {
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310724,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 502,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 503,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 504,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 505,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act1.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 506,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv1.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311040,
            "outElems": 1310720,
            "inBytes": 1311040,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1311040,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 507,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.time_inject.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.scale",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 508,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 509,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.norm2.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 510,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.act2.mul.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 511,
            "opname": "sdxl_complete_pipeline.unet.mid_block.resnet_2.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 512,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.mid_block.resnet_2.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.3.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 513,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 514,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2826240,
            "outElems": 1310720,
            "inBytes": 2826240,
            "outBytes": 1310720,
            "instrs": {
                "mac": 838860800
            },
            "inParamCount": 204800,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 838860800,
            "compute_cycles": 5334.0,
            "mem_rd_cycles": 2571.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 5384.0,
            "msecs": 0.005384000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 515,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 516,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 517,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4464640,
            "outElems": 1310720,
            "inBytes": 4464640,
            "outBytes": 1310720,
            "instrs": {
                "mac": 7549747200
            },
            "inParamCount": 1843200,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 7549747200,
            "compute_cycles": 48000.0,
            "mem_rd_cycles": 4061.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 48050.0,
            "msecs": 0.048049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 518,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311040,
            "outElems": 1310720,
            "inBytes": 1311040,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1311040,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 519,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 520,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 521,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 522,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 523,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 524,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.downsampler.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 525,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2622720,
            "outElems": 2621440,
            "inBytes": 2622720,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2386.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4821.0,
            "msecs": 0.004821
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 526,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2826240,
            "outElems": 1310720,
            "inBytes": 2826240,
            "outBytes": 1310720,
            "instrs": {
                "mac": 838860800
            },
            "inParamCount": 204800,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 838860800,
            "compute_cycles": 5334.0,
            "mem_rd_cycles": 2571.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 5384.0,
            "msecs": 0.005384000000000001
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 527,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 528,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 529,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4464640,
            "outElems": 1310720,
            "inBytes": 4464640,
            "outBytes": 1310720,
            "instrs": {
                "mac": 7549747200
            },
            "inParamCount": 1843200,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 7549747200,
            "compute_cycles": 48000.0,
            "mem_rd_cycles": 4061.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 48050.0,
            "msecs": 0.048049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 530,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311040,
            "outElems": 1310720,
            "inBytes": 1311040,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1311040,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 531,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1311360,
            "outElems": 1310720,
            "inBytes": 1311360,
            "outBytes": 1310720,
            "instrs": {
                "add": 2621472,
                "sub": 1310720,
                "mul": 2621440,
                "div": 64,
                "mac": 1310720,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 7864448,
            "compute_cycles": 804.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 532,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 1310720,
            "inBytes": 1310720,
            "outBytes": 1310720,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 2436.0,
            "msecs": 0.002436
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 533,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "mul": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 534,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2232320,
            "outElems": 1310720,
            "inBytes": 2232320,
            "outBytes": 1310720,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 921600,
            "inActCount": 1310720,
            "outActCount": 1310720,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2031.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 535,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 1310720,
            "inBytes": 2621440,
            "outBytes": 1310720,
            "instrs": {
                "add": 1310720
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 1310720,
            "instr_count": 1310720,
            "compute_cycles": 134.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 1193.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3628.0,
            "msecs": 0.003628
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 536,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.upsample",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.0.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.roi",
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1310720,
            "outElems": 5242880,
            "inBytes": 1310720,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 1310720,
                "mov": 1310720
            },
            "inParamCount": 0,
            "inActCount": 1310722,
            "outActCount": 5242880,
            "instr_count": 2621440,
            "compute_cycles": 268.0,
            "mem_rd_cycles": 1193.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 6012.0,
            "msecs": 0.006012
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 537,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.upsample.out",
                "sdxl_complete_pipeline.unet.down_blocks.2.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 538,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10487040,
            "outElems": 10485760,
            "inBytes": 10487040,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 1280,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 539,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10588160,
            "outElems": 2621440,
            "inBytes": 10588160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9630.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12065.0,
            "msecs": 0.012065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 540,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 541,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 542,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 11407360,
            "outElems": 2621440,
            "inBytes": 11407360,
            "outBytes": 2621440,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 921600,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 10375.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 543,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621600,
            "outElems": 2621440,
            "inBytes": 2621600,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621600,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 544,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 545,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 546,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 547,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2851840,
            "outElems": 2621440,
            "inBytes": 2851840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 230400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2594.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 548,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 549,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.downsampler.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 550,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243520,
            "outElems": 5242880,
            "inBytes": 5243520,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485792,
                "sub": 5242880,
                "mul": 10485760,
                "div": 64,
                "mac": 5242880,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457408,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 551,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5294080,
            "outElems": 2621440,
            "inBytes": 5294080,
            "outBytes": 2621440,
            "instrs": {
                "mac": 838860800
            },
            "inParamCount": 51200,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 838860800,
            "compute_cycles": 5334.0,
            "mem_rd_cycles": 4815.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7250.0,
            "msecs": 0.00725
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 552,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 553,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 554,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5703680,
            "outElems": 2621440,
            "inBytes": 5703680,
            "outBytes": 2621440,
            "instrs": {
                "mac": 7549747200
            },
            "inParamCount": 460800,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 7549747200,
            "compute_cycles": 48000.0,
            "mem_rd_cycles": 5188.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 48050.0,
            "msecs": 0.048049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 555,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621600,
            "outElems": 2621440,
            "inBytes": 2621600,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621600,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 556,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5242912,
                "sub": 2621440,
                "mul": 5242880,
                "div": 64,
                "mac": 2621440,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15728768,
            "compute_cycles": 1604.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 557,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 558,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "mul": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 559,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2851840,
            "outElems": 2621440,
            "inBytes": 2851840,
            "outBytes": 2621440,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 230400,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 2594.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 560,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 561,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 562,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5259264,
                "sub": 2621440,
                "mul": 5242880,
                "div": 32768,
                "mac": 2621440,
                "rsqrt": 16384
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15794176,
            "compute_cycles": 1609.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 563,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2698240,
            "outElems": 7864320,
            "inBytes": 2698240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 1258291200
            },
            "inParamCount": 76800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 1258291200,
            "compute_cycles": 8000.0,
            "mem_rd_cycles": 2455.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9658.0,
            "msecs": 0.009658
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 564,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 565,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 566,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 567,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 568,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_0",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 569,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 4294967296,
            "inBytes": 5242880,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 42949672960
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 4294967296,
            "instr_count": 42949672960,
            "compute_cycles": 273067.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3911069.0,
            "msecs": 3.911069
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 570,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 571,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_0",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 572,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4297588736,
            "outElems": 2621440,
            "inBytes": 4297588736,
            "outBytes": 2621440,
            "instrs": {
                "mac": 42949672960
            },
            "inParamCount": 0,
            "inActCount": 4297588736,
            "outActCount": 2621440,
            "instr_count": 42949672960,
            "compute_cycles": 273067.0,
            "mem_rd_cycles": 3908635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3911070.0,
            "msecs": 3.91107
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 573,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 574,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_0",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 575,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2647040,
            "outElems": 2621440,
            "inBytes": 2647040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 25600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 2408.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4843.0,
            "msecs": 0.004843
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 576,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 577,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5259264,
                "sub": 2621440,
                "mul": 5242880,
                "div": 32768,
                "mac": 2621440,
                "rsqrt": 16384
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15794176,
            "compute_cycles": 1609.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 578,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2647040,
            "outElems": 2621440,
            "inBytes": 2647040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 25600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 2408.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4843.0,
            "msecs": 0.004843
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 579,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 580,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2626560,
            "outElems": 8388608,
            "inBytes": 2626560,
            "outBytes": 8388608,
            "instrs": {
                "mac": 83886080
            },
            "inParamCount": 0,
            "inActCount": 2626560,
            "outActCount": 8388608,
            "instr_count": 83886080,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2389.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 10069.0,
            "msecs": 0.010069000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 581,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0",
            "inElems": 8388609,
            "outElems": 8388608,
            "inBytes": 8388609,
            "outBytes": 8388608,
            "instrs": {
                "mul": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388609,
            "outActCount": 8388608,
            "instr_count": 8388608,
            "compute_cycles": 854.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 582,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_0",
            "inElems": 8388608,
            "outElems": 8388608,
            "inBytes": 8388608,
            "outBytes": 8388608,
            "instrs": {
                "cmp": 8388608,
                "sub": 8388608,
                "exp": 8388608,
                "add": 8388608,
                "div": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 41943040,
            "compute_cycles": 4270.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 583,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8393728,
            "outElems": 2621440,
            "inBytes": 8393728,
            "outBytes": 2621440,
            "instrs": {
                "mac": 83886080
            },
            "inParamCount": 0,
            "inActCount": 8393728,
            "outActCount": 2621440,
            "instr_count": 83886080,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 7635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 10070.0,
            "msecs": 0.01007
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 584,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 585,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_0",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 586,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2647040,
            "outElems": 2621440,
            "inBytes": 2647040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 25600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 2408.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4843.0,
            "msecs": 0.004843
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 587,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 588,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5259264,
                "sub": 2621440,
                "mul": 5242880,
                "div": 32768,
                "mac": 2621440,
                "rsqrt": 16384
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15794176,
            "compute_cycles": 1609.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 589,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2723840,
            "outElems": 10485760,
            "inBytes": 2723840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2478.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12065.0,
            "msecs": 0.012065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 590,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 591,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10588160,
            "outElems": 2621440,
            "inBytes": 10588160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9630.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12065.0,
            "msecs": 0.012065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 592,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_0.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 593,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5259264,
                "sub": 2621440,
                "mul": 5242880,
                "div": 32768,
                "mac": 2621440,
                "rsqrt": 16384
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15794176,
            "compute_cycles": 1609.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 594,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2698240,
            "outElems": 7864320,
            "inBytes": 2698240,
            "outBytes": 7864320,
            "instrs": {
                "mac": 1258291200
            },
            "inParamCount": 76800,
            "inActCount": 2621440,
            "outActCount": 7864320,
            "instr_count": 1258291200,
            "compute_cycles": 8000.0,
            "mem_rd_cycles": 2455.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9658.0,
            "msecs": 0.009658
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 595,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 7864320,
            "inBytes": 3,
            "outBytes": 7864320,
            "instrs": {
                "mov": 7864320
            },
            "inParamCount": 0,
            "inActCount": 7864323,
            "outActCount": 7864320,
            "instr_count": 7864320,
            "compute_cycles": 800.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 7153.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7204.0,
            "msecs": 0.0072039999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 596,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_0",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 597,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_1",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 598,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_qkv_split_1_2",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 599,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_reshape_1",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 600,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 4294967296,
            "inBytes": 5242880,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 42949672960
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 4294967296,
            "instr_count": 42949672960,
            "compute_cycles": 273067.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3911069.0,
            "msecs": 3.911069
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 601,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1",
            "inElems": 4294967297,
            "outElems": 4294967296,
            "inBytes": 4294967297,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967297,
            "outActCount": 4294967296,
            "instr_count": 4294967296,
            "compute_cycles": 436907.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 602,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_scores_1",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 4294967296,
                "sub": 4294967296,
                "exp": 4294967296,
                "add": 4294967296,
                "div": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 21474836480,
            "compute_cycles": 2184535.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 603,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_softmax_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4297588736,
            "outElems": 2621440,
            "inBytes": 4297588736,
            "outBytes": 2621440,
            "instrs": {
                "mac": 42949672960
            },
            "inParamCount": 0,
            "inActCount": 4297588736,
            "outActCount": 2621440,
            "instr_count": 42949672960,
            "compute_cycles": 273067.0,
            "mem_rd_cycles": 3908635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3911070.0,
            "msecs": 3.91107
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 604,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 605,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_1",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 606,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_context_merge_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2647040,
            "outElems": 2621440,
            "inBytes": 2647040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 25600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 2408.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4843.0,
            "msecs": 0.004843
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 607,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.self_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 608,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5259264,
                "sub": 2621440,
                "mul": 5242880,
                "div": 32768,
                "mac": 2621440,
                "rsqrt": 16384
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15794176,
            "compute_cycles": 1609.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 609,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2647040,
            "outElems": 2621440,
            "inBytes": 2647040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 25600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 2408.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4843.0,
            "msecs": 0.004843
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 610,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 611,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_q_reshape_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_k_transpose_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2626560,
            "outElems": 8388608,
            "inBytes": 2626560,
            "outBytes": 8388608,
            "instrs": {
                "mac": 83886080
            },
            "inParamCount": 0,
            "inActCount": 2626560,
            "outActCount": 8388608,
            "instr_count": 83886080,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2389.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 10069.0,
            "msecs": 0.010069000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 612,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1",
            "inElems": 8388609,
            "outElems": 8388608,
            "inBytes": 8388609,
            "outBytes": 8388608,
            "instrs": {
                "mul": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388609,
            "outActCount": 8388608,
            "instr_count": 8388608,
            "compute_cycles": 854.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 613,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scale_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_scores_1",
            "inElems": 8388608,
            "outElems": 8388608,
            "inBytes": 8388608,
            "outBytes": 8388608,
            "instrs": {
                "cmp": 8388608,
                "sub": 8388608,
                "exp": 8388608,
                "add": 8388608,
                "div": 8388608
            },
            "inParamCount": 0,
            "inActCount": 8388608,
            "outActCount": 8388608,
            "instr_count": 41943040,
            "compute_cycles": 4270.0,
            "mem_rd_cycles": 7630.0,
            "mem_wr_cycles": 7630.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 614,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_softmax_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_v_reshape_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8393728,
            "outElems": 2621440,
            "inBytes": 8393728,
            "outBytes": 2621440,
            "instrs": {
                "mac": 83886080
            },
            "inParamCount": 0,
            "inActCount": 8393728,
            "outActCount": 2621440,
            "instr_count": 83886080,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 7635.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 10070.0,
            "msecs": 0.01007
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 615,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1",
            "inElems": 2621440,
            "outElems": 2621440,
            "inBytes": 2621440,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 616,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_transpose_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_1",
            "inElems": 2621443,
            "outElems": 2621440,
            "inBytes": 2621443,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621443,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 617,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_context_merge_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2647040,
            "outElems": 2621440,
            "inBytes": 2647040,
            "outBytes": 2621440,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 25600,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 2408.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4843.0,
            "msecs": 0.004843
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 618,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.self_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.cross_attn.out",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 619,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621760,
            "outElems": 2621440,
            "inBytes": 2621760,
            "outBytes": 2621440,
            "instrs": {
                "add": 5259264,
                "sub": 2621440,
                "mul": 5242880,
                "div": 32768,
                "mac": 2621440,
                "rsqrt": 16384
            },
            "inParamCount": 320,
            "inActCount": 2621440,
            "outActCount": 2621440,
            "instr_count": 15794176,
            "compute_cycles": 1609.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 620,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2723840,
            "outElems": 10485760,
            "inBytes": 2723840,
            "outBytes": 10485760,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 2621440,
            "outActCount": 10485760,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 2478.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12065.0,
            "msecs": 0.012065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 621,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mul": 62914560,
                "add": 20971520,
                "tanh": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 94371840,
            "compute_cycles": 9601.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 622,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10588160,
            "outElems": 2621440,
            "inBytes": 10588160,
            "outBytes": 2621440,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 102400,
            "inActCount": 10485760,
            "outActCount": 2621440,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 9630.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 12065.0,
            "msecs": 0.012065
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 623,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_1",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.cross_attn_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.layer_1.ff.linear2",
            "inElems": 5242880,
            "outElems": 2621440,
            "inBytes": 5242880,
            "outBytes": 2621440,
            "instrs": {
                "add": 2621440
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 624,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.ff_residual_1.out",
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621444,
            "outElems": 2621440,
            "inBytes": 2621444,
            "outBytes": 2621440,
            "instrs": {
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621444,
            "outActCount": 2621440,
            "instr_count": 2621440,
            "compute_cycles": 267.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 2385.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4820.0,
            "msecs": 0.0048200000000000005
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 625,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.upsample",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.1.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.roi",
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2621440,
            "outElems": 10485760,
            "inBytes": 2621440,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 2621440,
                "mov": 2621440
            },
            "inParamCount": 0,
            "inActCount": 2621442,
            "outActCount": 10485760,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 2385.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 11972.0,
            "msecs": 0.011972
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 626,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.upsample.out",
                "sdxl_complete_pipeline.unet.down_blocks.1.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 627,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20972160,
            "outElems": 20971520,
            "inBytes": 20972160,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943072,
                "sub": 20971520,
                "mul": 41943040,
                "div": 64,
                "mac": 20971520,
                "rsqrt": 32
            },
            "inParamCount": 640,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829248,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19075.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38199.0,
            "msecs": 0.038199
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 628,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20997120,
            "outElems": 5242880,
            "inBytes": 20997120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19097.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23916.0,
            "msecs": 0.023916
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 629,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 630,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 631,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21201920,
            "outElems": 5242880,
            "inBytes": 21201920,
            "outBytes": 5242880,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 230400,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19284.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 632,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242960,
            "outElems": 5242880,
            "inBytes": 5242960,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242960,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 633,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243040,
            "outElems": 5242880,
            "inBytes": 5243040,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485776,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32,
                "mac": 5242880,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457344,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 634,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 635,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 636,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5300480,
            "outElems": 5242880,
            "inBytes": 5300480,
            "outBytes": 5242880,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 57600,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 4821.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 637,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 638,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.downsampler.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 639,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10486080,
            "outElems": 10485760,
            "inBytes": 10486080,
            "outBytes": 10485760,
            "instrs": {
                "add": 20971552,
                "sub": 10485760,
                "mul": 20971520,
                "div": 64,
                "mac": 10485760,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 62914688,
            "compute_cycles": 6404.0,
            "mem_rd_cycles": 9538.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19125.0,
            "msecs": 0.019125
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 640,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10498560,
            "outElems": 5242880,
            "inBytes": 10498560,
            "outBytes": 5242880,
            "instrs": {
                "mac": 838860800
            },
            "inParamCount": 12800,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 838860800,
            "compute_cycles": 5334.0,
            "mem_rd_cycles": 9549.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14368.0,
            "msecs": 0.014368
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 641,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 10485760,
            "inBytes": 10485760,
            "outBytes": 10485760,
            "instrs": {
                "cmp": 10485760,
                "mov": 10485760
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 10485760,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19124.0,
            "msecs": 0.019124
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 642,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 10485760,
            "inBytes": 20971520,
            "outBytes": 10485760,
            "instrs": {
                "mul": 10485760
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 10485760,
            "instr_count": 10485760,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 9537.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 28661.0,
            "msecs": 0.028661000000000002
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 643,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10600960,
            "outElems": 5242880,
            "inBytes": 10600960,
            "outBytes": 5242880,
            "instrs": {
                "mac": 7549747200
            },
            "inParamCount": 115200,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 7549747200,
            "compute_cycles": 48000.0,
            "mem_rd_cycles": 9642.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 48050.0,
            "msecs": 0.048049999999999995
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 644,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242960,
            "outElems": 5242880,
            "inBytes": 5242960,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242960,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 645,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243040,
            "outElems": 5242880,
            "inBytes": 5243040,
            "outBytes": 5242880,
            "instrs": {
                "add": 10485776,
                "sub": 5242880,
                "mul": 10485760,
                "div": 32,
                "mac": 5242880,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31457344,
            "compute_cycles": 3204.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 646,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 647,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "mul": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 648,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5300480,
            "outElems": 5242880,
            "inBytes": 5300480,
            "outBytes": 5242880,
            "instrs": {
                "mac": 3774873600
            },
            "inParamCount": 57600,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 3774873600,
            "compute_cycles": 24000.0,
            "mem_rd_cycles": 4821.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 24050.0,
            "msecs": 0.024050000000000002
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 649,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14356.0,
            "msecs": 0.014356
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 650,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 651,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243040,
            "outElems": 5242880,
            "inBytes": 5243040,
            "outBytes": 5242880,
            "instrs": {
                "add": 10551296,
                "sub": 5242880,
                "mul": 10485760,
                "div": 131072,
                "mac": 5242880,
                "rsqrt": 65536
            },
            "inParamCount": 160,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31719424,
            "compute_cycles": 3230.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 652,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5262080,
            "outElems": 15728640,
            "inBytes": 5262080,
            "outBytes": 15728640,
            "instrs": {
                "mac": 1258291200
            },
            "inParamCount": 19200,
            "inActCount": 5242880,
            "outActCount": 15728640,
            "instr_count": 1258291200,
            "compute_cycles": 8000.0,
            "mem_rd_cycles": 4786.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 19142.0,
            "msecs": 0.019142
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 653,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 15728640,
            "inBytes": 3,
            "outBytes": 15728640,
            "instrs": {
                "mov": 15728640
            },
            "inParamCount": 0,
            "inActCount": 15728643,
            "outActCount": 15728640,
            "instr_count": 15728640,
            "compute_cycles": 1600.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 14306.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 14357.0,
            "msecs": 0.014357
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 654,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 655,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 656,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 657,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_reshape_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 658,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 10485760,
            "outElems": 34359738368,
            "inBytes": 10485760,
            "outBytes": 34359738368,
            "instrs": {
                "mac": 343597383680
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 34359738368,
            "instr_count": 343597383680,
            "compute_cycles": 2184534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 31259587.0,
            "msecs": 31.259587
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 659,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0",
            "inElems": 34359738369,
            "outElems": 34359738368,
            "inBytes": 34359738369,
            "outBytes": 34359738368,
            "instrs": {
                "mul": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738369,
            "outActCount": 34359738368,
            "instr_count": 34359738368,
            "compute_cycles": 3495254.0,
            "mem_rd_cycles": 31250001.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 660,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_scores_0",
            "inElems": 34359738368,
            "outElems": 34359738368,
            "inBytes": 34359738368,
            "outBytes": 34359738368,
            "instrs": {
                "cmp": 34359738368,
                "sub": 34359738368,
                "exp": 34359738368,
                "add": 34359738368,
                "div": 34359738368
            },
            "inParamCount": 0,
            "inActCount": 34359738368,
            "outActCount": 34359738368,
            "instr_count": 171798691840,
            "compute_cycles": 17476270.0,
            "mem_rd_cycles": 31250000.0,
            "mem_wr_cycles": 31250000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 661,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 34364981248,
            "outElems": 5242880,
            "inBytes": 34364981248,
            "outBytes": 5242880,
            "instrs": {
                "mac": 343597383680
            },
            "inParamCount": 0,
            "inActCount": 34364981248,
            "outActCount": 5242880,
            "instr_count": 343597383680,
            "compute_cycles": 2184534.0,
            "mem_rd_cycles": 31254769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 31259588.0,
            "msecs": 31.259588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 662,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 663,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_0",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 664,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5249280,
            "outElems": 5242880,
            "inBytes": 5249280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 6400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 4775.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9594.0,
            "msecs": 0.009594
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 665,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.self_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 666,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243040,
            "outElems": 5242880,
            "inBytes": 5243040,
            "outBytes": 5242880,
            "instrs": {
                "add": 10551296,
                "sub": 5242880,
                "mul": 10485760,
                "div": 131072,
                "mac": 5242880,
                "rsqrt": 65536
            },
            "inParamCount": 160,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31719424,
            "compute_cycles": 3230.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 667,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5249280,
            "outElems": 5242880,
            "inBytes": 5249280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 6400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 4775.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9594.0,
            "msecs": 0.009594
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 668,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 669,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5245440,
            "outElems": 16777216,
            "inBytes": 5245440,
            "outBytes": 16777216,
            "instrs": {
                "mac": 167772160
            },
            "inParamCount": 0,
            "inActCount": 5245440,
            "outActCount": 16777216,
            "instr_count": 167772160,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 4771.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 20080.0,
            "msecs": 0.020079999999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 670,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0",
            "inElems": 16777217,
            "outElems": 16777216,
            "inBytes": 16777217,
            "outBytes": 16777216,
            "instrs": {
                "mul": 16777216
            },
            "inParamCount": 0,
            "inActCount": 16777217,
            "outActCount": 16777216,
            "instr_count": 16777216,
            "compute_cycles": 1707.0,
            "mem_rd_cycles": 15259.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 671,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_scores_0",
            "inElems": 16777216,
            "outElems": 16777216,
            "inBytes": 16777216,
            "outBytes": 16777216,
            "instrs": {
                "cmp": 16777216,
                "sub": 16777216,
                "exp": 16777216,
                "add": 16777216,
                "div": 16777216
            },
            "inParamCount": 0,
            "inActCount": 16777216,
            "outActCount": 16777216,
            "instr_count": 83886080,
            "compute_cycles": 8535.0,
            "mem_rd_cycles": 15259.0,
            "mem_wr_cycles": 15259.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 672,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 16779776,
            "outElems": 5242880,
            "inBytes": 16779776,
            "outBytes": 5242880,
            "instrs": {
                "mac": 167772160
            },
            "inParamCount": 0,
            "inActCount": 16779776,
            "outActCount": 5242880,
            "instr_count": 167772160,
            "compute_cycles": 1067.0,
            "mem_rd_cycles": 15262.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 20081.0,
            "msecs": 0.020080999999999998
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 673,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0",
            "inElems": 5242880,
            "outElems": 5242880,
            "inBytes": 5242880,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 674,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_0",
            "inElems": 5242883,
            "outElems": 5242880,
            "inBytes": 5242883,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242883,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 675,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5249280,
            "outElems": 5242880,
            "inBytes": 5249280,
            "outBytes": 5242880,
            "instrs": {
                "mac": 419430400
            },
            "inParamCount": 6400,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 419430400,
            "compute_cycles": 2667.0,
            "mem_rd_cycles": 4775.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9594.0,
            "msecs": 0.009594
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 676,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.cross_attn.out",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 677,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5243040,
            "outElems": 5242880,
            "inBytes": 5243040,
            "outBytes": 5242880,
            "instrs": {
                "add": 10551296,
                "sub": 5242880,
                "mul": 10485760,
                "div": 131072,
                "mac": 5242880,
                "rsqrt": 65536
            },
            "inParamCount": 160,
            "inActCount": 5242880,
            "outActCount": 5242880,
            "instr_count": 31719424,
            "compute_cycles": 3230.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 678,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5268480,
            "outElems": 20971520,
            "inBytes": 5268480,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 5242880,
            "outActCount": 20971520,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 4792.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23916.0,
            "msecs": 0.023916
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 679,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mul": 125829120,
                "add": 41943040,
                "tanh": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 188743680,
            "compute_cycles": 19201.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 680,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20997120,
            "outElems": 5242880,
            "inBytes": 20997120,
            "outBytes": 5242880,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 25600,
            "inActCount": 20971520,
            "outActCount": 5242880,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19097.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23916.0,
            "msecs": 0.023916
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 681,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.layer_0.ff.linear2",
            "inElems": 10485760,
            "outElems": 5242880,
            "inBytes": 10485760,
            "outBytes": 5242880,
            "instrs": {
                "add": 5242880
            },
            "inParamCount": 0,
            "inActCount": 10485760,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 9537.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 682,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242884,
            "outElems": 5242880,
            "inBytes": 5242884,
            "outBytes": 5242880,
            "instrs": {
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242884,
            "outActCount": 5242880,
            "instr_count": 5242880,
            "compute_cycles": 534.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 4769.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9588.0,
            "msecs": 0.009588
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 683,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.upsample",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.2.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.roi",
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 5242880,
            "outElems": 20971520,
            "inBytes": 5242880,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 5242880,
                "mov": 5242880
            },
            "inParamCount": 0,
            "inActCount": 5242882,
            "outActCount": 20971520,
            "instr_count": 10485760,
            "compute_cycles": 1068.0,
            "mem_rd_cycles": 4769.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 23893.0,
            "msecs": 0.023893
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 684,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.upsample.out",
                "sdxl_complete_pipeline.unet.down_blocks.0.resnets.0.residual.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 685,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 686,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_0.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41955840,
            "outElems": 20971520,
            "inBytes": 41955840,
            "outBytes": 20971520,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 12800,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 38159.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57283.0,
            "msecs": 0.057283
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 687,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 688,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 689,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42058240,
            "outElems": 20971520,
            "inBytes": 42058240,
            "outBytes": 20971520,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 115200,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 38252.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 690,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971600,
            "outElems": 20971520,
            "inBytes": 20971600,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971600,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 691,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943056,
                "sub": 20971520,
                "mul": 41943040,
                "div": 32,
                "mac": 20971520,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829184,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 692,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 693,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 694,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21029120,
            "outElems": 20971520,
            "inBytes": 21029120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 57600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19126.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 695,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 696,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Concat",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 1
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.0.residual.out",
                "sdxl_complete_pipeline.unet.conv_in.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Concat",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 697,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943360,
            "outElems": 41943040,
            "inBytes": 41943360,
            "outBytes": 41943040,
            "instrs": {
                "add": 83886112,
                "sub": 41943040,
                "mul": 83886080,
                "div": 64,
                "mac": 41943040,
                "rsqrt": 32
            },
            "inParamCount": 320,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 251658368,
            "compute_cycles": 25604.0,
            "mem_rd_cycles": 38148.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76345.0,
            "msecs": 0.076345
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 698,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    0,
                    0,
                    0,
                    0
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnet_1.skip_concat.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41955840,
            "outElems": 20971520,
            "inBytes": 41955840,
            "outBytes": 20971520,
            "instrs": {
                "mac": 3355443200
            },
            "inParamCount": 12800,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 3355443200,
            "compute_cycles": 21334.0,
            "mem_rd_cycles": 38159.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57283.0,
            "msecs": 0.057283
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 699,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 41943040,
            "inBytes": 41943040,
            "outBytes": 41943040,
            "instrs": {
                "cmp": 41943040,
                "mov": 41943040
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 41943040,
            "instr_count": 83886080,
            "compute_cycles": 8534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76344.0,
            "msecs": 0.076344
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 700,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 41943040,
            "inBytes": 83886080,
            "outBytes": 41943040,
            "instrs": {
                "mul": 41943040
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 41943040,
            "instr_count": 41943040,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 38147.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 114491.0,
            "msecs": 0.114491
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 701,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act1.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 42058240,
            "outElems": 20971520,
            "inBytes": 42058240,
            "outBytes": 20971520,
            "instrs": {
                "mac": 30198988800
            },
            "inParamCount": 115200,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 30198988800,
            "compute_cycles": 192000.0,
            "mem_rd_cycles": 38252.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 192050.0,
            "msecs": 0.19205
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 702,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_inject",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_reshape.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_inject.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971600,
            "outElems": 20971520,
            "inBytes": 20971600,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971600,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 703,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.time_inject.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943056,
                "sub": 20971520,
                "mul": 41943040,
                "div": 32,
                "mac": 20971520,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829184,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 704,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 705,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 706,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.act2.mul.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 21029120,
            "outElems": 20971520,
            "inBytes": 21029120,
            "outBytes": 20971520,
            "instrs": {
                "mac": 15099494400
            },
            "inParamCount": 57600,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 15099494400,
            "compute_cycles": 96000.0,
            "mem_rd_cycles": 19126.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 96050.0,
            "msecs": 0.09605
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 707,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.residual",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv_shortcut.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.conv2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.residual.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 708,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.resnets.1.residual.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 709,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 42205184,
                "sub": 20971520,
                "mul": 41943040,
                "div": 524288,
                "mac": 20971520,
                "rsqrt": 262144
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126877696,
            "compute_cycles": 12910.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 710,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm1.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20990720,
            "outElems": 62914560,
            "inBytes": 20990720,
            "outBytes": 62914560,
            "instrs": {
                "mac": 5033164800
            },
            "inParamCount": 19200,
            "inActCount": 20971520,
            "outActCount": 62914560,
            "instr_count": 5033164800,
            "compute_cycles": 32000.0,
            "mem_rd_cycles": 19091.0,
            "mem_wr_cycles": 57221.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 76362.0,
            "msecs": 0.076362
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 711,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Split",
            "op_rpt_count": 1,
            "attrs": {
                "axis": 2
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.qkv.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0.in2"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_2"
            ],
            "domain": "ttsim.common",
            "opclass": "Split",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 3,
            "outElems": 62914560,
            "inBytes": 3,
            "outBytes": 62914560,
            "instrs": {
                "mov": 62914560
            },
            "inParamCount": 0,
            "inActCount": 62914563,
            "outActCount": 62914560,
            "instr_count": 62914560,
            "compute_cycles": 6400.0,
            "mem_rd_cycles": 1.0,
            "mem_wr_cycles": 57221.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57272.0,
            "msecs": 0.057271999999999997
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 712,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_0",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 713,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_1",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 714,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_qkv_split_0_2",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 715,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    1,
                    3,
                    2
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_reshape_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 716,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 274877906944,
            "inBytes": 41943040,
            "outBytes": 274877906944,
            "instrs": {
                "mac": 5497558138880
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 274877906944,
            "instr_count": 5497558138880,
            "compute_cycles": 34952534.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 250038197.0,
            "msecs": 250.038197
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 717,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0",
            "inElems": 274877906945,
            "outElems": 274877906944,
            "inBytes": 274877906945,
            "outBytes": 274877906944,
            "instrs": {
                "mul": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906945,
            "outActCount": 274877906944,
            "instr_count": 274877906944,
            "compute_cycles": 27962027.0,
            "mem_rd_cycles": 250000001.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 718,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_scores_0",
            "inElems": 274877906944,
            "outElems": 274877906944,
            "inBytes": 274877906944,
            "outBytes": 274877906944,
            "instrs": {
                "cmp": 274877906944,
                "sub": 274877906944,
                "exp": 274877906944,
                "add": 274877906944,
                "div": 274877906944
            },
            "inParamCount": 0,
            "inActCount": 274877906944,
            "outActCount": 274877906944,
            "instr_count": 1374389534720,
            "compute_cycles": 139810135.0,
            "mem_rd_cycles": 250000000.0,
            "mem_wr_cycles": 250000000.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 719,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 274898878464,
            "outElems": 20971520,
            "inBytes": 274898878464,
            "outBytes": 20971520,
            "instrs": {
                "mac": 5497558138880
            },
            "inParamCount": 0,
            "inActCount": 274898878464,
            "outActCount": 20971520,
            "instr_count": 5497558138880,
            "compute_cycles": 34952534.0,
            "mem_rd_cycles": 250019074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 250038198.0,
            "msecs": 250.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 720,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 721,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_0",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 722,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20977920,
            "outElems": 20971520,
            "inBytes": 20977920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 6400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19080.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38204.0,
            "msecs": 0.038204
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 723,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_seq.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.self_attn.out",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 724,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 42205184,
                "sub": 20971520,
                "mul": 41943040,
                "div": 524288,
                "mac": 20971520,
                "rsqrt": 262144
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126877696,
            "compute_cycles": 12910.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 725,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm2.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20977920,
            "outElems": 20971520,
            "inBytes": 20977920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 6400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19080.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38204.0,
            "msecs": 0.038204
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 726,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.q.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 727,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_q_reshape_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_k_transpose_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20974080,
            "outElems": 33554432,
            "inBytes": 20974080,
            "outBytes": 33554432,
            "instrs": {
                "mac": 671088640
            },
            "inParamCount": 0,
            "inActCount": 20974080,
            "outActCount": 33554432,
            "instr_count": 671088640,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 19076.0,
            "mem_wr_cycles": 30518.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 49644.0,
            "msecs": 0.049644
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 728,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0",
            "inElems": 33554433,
            "outElems": 33554432,
            "inBytes": 33554433,
            "outBytes": 33554432,
            "instrs": {
                "mul": 33554432
            },
            "inParamCount": 0,
            "inActCount": 33554433,
            "outActCount": 33554432,
            "instr_count": 33554432,
            "compute_cycles": 3414.0,
            "mem_rd_cycles": 30518.0,
            "mem_wr_cycles": 30518.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 729,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_softmax_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Softmax",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scale_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_softmax_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Softmax",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_scores_0",
            "inElems": 33554432,
            "outElems": 33554432,
            "inBytes": 33554432,
            "outBytes": 33554432,
            "instrs": {
                "cmp": 33554432,
                "sub": 33554432,
                "exp": 33554432,
                "add": 33554432,
                "div": 33554432
            },
            "inParamCount": 0,
            "inActCount": 33554432,
            "outActCount": 33554432,
            "instr_count": 167772160,
            "compute_cycles": 17070.0,
            "mem_rd_cycles": 30518.0,
            "mem_wr_cycles": 30518.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 730,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_softmax_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_v_reshape_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 33556992,
            "outElems": 20971520,
            "inBytes": 33556992,
            "outBytes": 20971520,
            "instrs": {
                "mac": 671088640
            },
            "inParamCount": 0,
            "inActCount": 33556992,
            "outActCount": 20971520,
            "instr_count": 671088640,
            "compute_cycles": 4267.0,
            "mem_rd_cycles": 30520.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 49644.0,
            "msecs": 0.049644
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 731,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_transpose_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Transpose",
            "op_rpt_count": 1,
            "attrs": {
                "perm": [
                    0,
                    2,
                    1,
                    3
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_transpose_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Transpose",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 732,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_transpose_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_0",
            "inElems": 20971523,
            "outElems": 20971520,
            "inBytes": 20971523,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971523,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 733,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_context_merge_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20977920,
            "outElems": 20971520,
            "inBytes": 20977920,
            "outBytes": 20971520,
            "instrs": {
                "mac": 1677721600
            },
            "inParamCount": 6400,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 1677721600,
            "compute_cycles": 10667.0,
            "mem_rd_cycles": 19080.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38204.0,
            "msecs": 0.038204
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 734,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.self_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.cross_attn.out",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 735,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "LayerNormalization",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.scale",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "LayerNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 42205184,
                "sub": 20971520,
                "mul": 41943040,
                "div": 524288,
                "mac": 20971520,
                "rsqrt": 262144
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 126877696,
            "compute_cycles": 12910.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 736,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.norm3.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20997120,
            "outElems": 83886080,
            "inBytes": 20997120,
            "outBytes": 83886080,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 20971520,
            "outActCount": 83886080,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 19097.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 95441.0,
            "msecs": 0.095441
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 737,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.act",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear1.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.act.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83886080,
            "outElems": 83886080,
            "inBytes": 83886080,
            "outBytes": 83886080,
            "instrs": {
                "mul": 503316480,
                "add": 167772160,
                "tanh": 83886080
            },
            "inParamCount": 0,
            "inActCount": 83886080,
            "outActCount": 83886080,
            "instr_count": 754974720,
            "compute_cycles": 76801.0,
            "mem_rd_cycles": 76294.0,
            "mem_wr_cycles": 76294.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 152638.0,
            "msecs": 0.152638
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 738,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "MatMul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.act.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Matmul",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 83911680,
            "outElems": 20971520,
            "inBytes": 83911680,
            "outBytes": 20971520,
            "instrs": {
                "mac": 6710886400
            },
            "inParamCount": 25600,
            "inActCount": 83886080,
            "outActCount": 20971520,
            "instr_count": 6710886400,
            "compute_cycles": 42667.0,
            "mem_rd_cycles": 76318.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 95442.0,
            "msecs": 0.095442
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 739,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.ff_residual_0",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Add",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.cross_attn_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.ff_residual_0.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": true,
            "fused_with_op": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.layer_0.ff.linear2",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "add": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "NA",
            "cycles": 0.0,
            "msecs": 0.0
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 740,
            "opname": "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Reshape",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.ff_residual_0.out",
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial.fixshape"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Reshape",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971524,
            "outElems": 20971520,
            "inBytes": 20971524,
            "outBytes": 20971520,
            "instrs": {
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971524,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 741,
            "opname": "sdxl_complete_pipeline.unet.conv_norm_out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 0.00001,
                "num_groups": 16
            },
            "inList": [
                "sdxl_complete_pipeline.unet.up_blocks.3.attentions.to_spatial.out",
                "sdxl_complete_pipeline.unet.conv_norm_out.scale",
                "sdxl_complete_pipeline.unet.conv_norm_out.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_norm_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971680,
            "outElems": 20971520,
            "inBytes": 20971680,
            "outBytes": 20971520,
            "instrs": {
                "add": 41943056,
                "sub": 20971520,
                "mul": 41943040,
                "div": 32,
                "mac": 20971520,
                "rsqrt": 16
            },
            "inParamCount": 160,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 125829184,
            "compute_cycles": 12804.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 742,
            "opname": "sdxl_complete_pipeline.unet.conv_act.sig",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Sigmoid",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.conv_norm_out.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_act.sig.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Sigmoid",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20971520,
            "outElems": 20971520,
            "inBytes": 20971520,
            "outBytes": 20971520,
            "instrs": {
                "cmp": 20971520,
                "mov": 20971520
            },
            "inParamCount": 0,
            "inActCount": 20971520,
            "outActCount": 20971520,
            "instr_count": 41943040,
            "compute_cycles": 4268.0,
            "mem_rd_cycles": 19074.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 38198.0,
            "msecs": 0.038198
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 743,
            "opname": "sdxl_complete_pipeline.unet.conv_act.mul",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Mul",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.unet.conv_norm_out.out",
                "sdxl_complete_pipeline.unet.conv_act.sig.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_act.mul.out"
            ],
            "domain": "ttsim.common",
            "opclass": "EltwiseBinary",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 41943040,
            "outElems": 20971520,
            "inBytes": 41943040,
            "outBytes": 20971520,
            "instrs": {
                "mul": 20971520
            },
            "inParamCount": 0,
            "inActCount": 41943040,
            "outActCount": 20971520,
            "instr_count": 20971520,
            "compute_cycles": 2134.0,
            "mem_rd_cycles": 38147.0,
            "mem_wr_cycles": 19074.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 57271.0,
            "msecs": 0.057271
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 744,
            "opname": "sdxl_complete_pipeline.unet.conv_out",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.conv_act.mul.out",
                "sdxl_complete_pipeline.unet.conv_out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.unet.conv_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 20974400,
            "outElems": 1048576,
            "inBytes": 20974400,
            "outBytes": 1048576,
            "instrs": {
                "mac": 754974720
            },
            "inParamCount": 2880,
            "inActCount": 20971520,
            "outActCount": 1048576,
            "instr_count": 754974720,
            "compute_cycles": 4800.0,
            "mem_rd_cycles": 19077.0,
            "mem_wr_cycles": 954.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 20081.0,
            "msecs": 0.020080999999999998
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 745,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.unet.conv_out.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1085440,
            "outElems": 268435456,
            "inBytes": 1085440,
            "outBytes": 268435456,
            "instrs": {
                "mac": 9663676416
            },
            "inParamCount": 36864,
            "inActCount": 1048576,
            "outActCount": 268435456,
            "instr_count": 9663676416,
            "compute_cycles": 61440.0,
            "mem_rd_cycles": 988.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 245179.0,
            "msecs": 0.245179
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 746,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_in.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268437504,
            "outElems": 268435456,
            "inBytes": 268437504,
            "outBytes": 268435456,
            "instrs": {
                "add": 536870944,
                "sub": 268435456,
                "mul": 536870912,
                "div": 64,
                "mac": 268435456,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1610612864,
            "compute_cycles": 163844.0,
            "mem_rd_cycles": 244143.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488334.0,
            "msecs": 0.488334
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 747,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_in.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_in.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_in.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "mul": 1610612736,
                "add": 536870912,
                "tanh": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2415919104,
            "compute_cycles": 245761.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488332.0,
            "msecs": 0.488332
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 748,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_in.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 277872640,
            "outElems": 268435456,
            "inBytes": 277872640,
            "outBytes": 268435456,
            "instrs": {
                "mac": 2473901162496
            },
            "inParamCount": 9437184,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2473901162496,
            "compute_cycles": 15728640.0,
            "mem_rd_cycles": 252724.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 15728690.0,
            "msecs": 15.72869
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 749,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268437504,
            "outElems": 268435456,
            "inBytes": 268437504,
            "outBytes": 268435456,
            "instrs": {
                "add": 536870944,
                "sub": 268435456,
                "mul": 536870912,
                "div": 64,
                "mac": 268435456,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1610612864,
            "compute_cycles": 163844.0,
            "mem_rd_cycles": 244143.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488334.0,
            "msecs": 0.488334
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 750,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "mul": 1610612736,
                "add": 536870912,
                "tanh": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2415919104,
            "compute_cycles": 245761.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488332.0,
            "msecs": 0.488332
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 751,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 277872640,
            "outElems": 268435456,
            "inBytes": 277872640,
            "outBytes": 268435456,
            "instrs": {
                "mac": 2473901162496
            },
            "inParamCount": 9437184,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2473901162496,
            "compute_cycles": 15728640.0,
            "mem_rd_cycles": 252724.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 15728690.0,
            "msecs": 15.72869
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 752,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv1_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268437504,
            "outElems": 268435456,
            "inBytes": 268437504,
            "outBytes": 268435456,
            "instrs": {
                "add": 536870944,
                "sub": 268435456,
                "mul": 536870912,
                "div": 64,
                "mac": 268435456,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 1610612864,
            "compute_cycles": 163844.0,
            "mem_rd_cycles": 244143.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488334.0,
            "msecs": 0.488334
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 753,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm1_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 268435456,
            "inBytes": 268435456,
            "outBytes": 268435456,
            "instrs": {
                "mul": 1610612736,
                "add": 536870912,
                "tanh": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435456,
            "outActCount": 268435456,
            "instr_count": 2415919104,
            "compute_cycles": 245761.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 244141.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 488332.0,
            "msecs": 0.488332
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 754,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.up1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {
                "mode": "nearest"
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act1_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.roi",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 268435456,
            "outElems": 1073741824,
            "inBytes": 268435456,
            "outBytes": 1073741824,
            "instrs": {
                "cmp": 268435456,
                "mov": 268435456
            },
            "inParamCount": 0,
            "inActCount": 268435458,
            "outActCount": 1073741824,
            "instr_count": 536870912,
            "compute_cycles": 54614.0,
            "mem_rd_cycles": 244141.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1220754.0,
            "msecs": 1.220754
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 755,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1083179008,
            "outElems": 1073741824,
            "inBytes": 1083179008,
            "outBytes": 1073741824,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 9437184,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 985146.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 756,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073743872,
            "outElems": 1073741824,
            "inBytes": 1073743872,
            "outBytes": 1073741824,
            "instrs": {
                "add": 2147483680,
                "sub": 1073741824,
                "mul": 2147483648,
                "div": 64,
                "mac": 1073741824,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 6442451072,
            "compute_cycles": 655364.0,
            "mem_rd_cycles": 976565.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953178.0,
            "msecs": 1.953178
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 757,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 1073741824,
            "inBytes": 1073741824,
            "outBytes": 1073741824,
            "instrs": {
                "mul": 6442450944,
                "add": 2147483648,
                "tanh": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9663676416,
            "compute_cycles": 983041.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953176.0,
            "msecs": 1.953176
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 758,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1083179008,
            "outElems": 1073741824,
            "inBytes": 1083179008,
            "outBytes": 1073741824,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 9437184,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 985146.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 759,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073743872,
            "outElems": 1073741824,
            "inBytes": 1073743872,
            "outBytes": 1073741824,
            "instrs": {
                "add": 2147483680,
                "sub": 1073741824,
                "mul": 2147483648,
                "div": 64,
                "mac": 1073741824,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 6442451072,
            "compute_cycles": 655364.0,
            "mem_rd_cycles": 976565.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953178.0,
            "msecs": 1.953178
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 760,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 1073741824,
            "inBytes": 1073741824,
            "outBytes": 1073741824,
            "instrs": {
                "mul": 6442450944,
                "add": 2147483648,
                "tanh": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9663676416,
            "compute_cycles": 983041.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953176.0,
            "msecs": 1.953176
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 761,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1083179008,
            "outElems": 1073741824,
            "inBytes": 1083179008,
            "outBytes": 1073741824,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 9437184,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 985146.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 762,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv2_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073743872,
            "outElems": 1073741824,
            "inBytes": 1073743872,
            "outBytes": 1073741824,
            "instrs": {
                "add": 2147483680,
                "sub": 1073741824,
                "mul": 2147483648,
                "div": 64,
                "mac": 1073741824,
                "rsqrt": 32
            },
            "inParamCount": 2048,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 6442451072,
            "compute_cycles": 655364.0,
            "mem_rd_cycles": 976565.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953178.0,
            "msecs": 1.953178
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 763,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm2_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 1073741824,
            "inBytes": 1073741824,
            "outBytes": 1073741824,
            "instrs": {
                "mul": 6442450944,
                "add": 2147483648,
                "tanh": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741824,
            "outActCount": 1073741824,
            "instr_count": 9663676416,
            "compute_cycles": 983041.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 976563.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 1953176.0,
            "msecs": 1.953176
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 764,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.up2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {
                "mode": "nearest"
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act2_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.roi",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 1073741824,
            "outElems": 4294967296,
            "inBytes": 1073741824,
            "outBytes": 4294967296,
            "instrs": {
                "cmp": 1073741824,
                "mov": 1073741824
            },
            "inParamCount": 0,
            "inActCount": 1073741826,
            "outActCount": 4294967296,
            "instr_count": 2147483648,
            "compute_cycles": 218454.0,
            "mem_rd_cycles": 976563.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 4882863.0,
            "msecs": 4.882863
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 765,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4299685888,
            "outElems": 2147483648,
            "inBytes": 4299685888,
            "outBytes": 2147483648,
            "instrs": {
                "mac": 19791209299968
            },
            "inParamCount": 4718592,
            "inActCount": 4294967296,
            "outActCount": 2147483648,
            "instr_count": 19791209299968,
            "compute_cycles": 125829120.0,
            "mem_rd_cycles": 3910542.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 125829170.0,
            "msecs": 125.82917
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 766,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147484672,
            "outElems": 2147483648,
            "inBytes": 2147484672,
            "outBytes": 2147483648,
            "instrs": {
                "add": 4294967328,
                "sub": 2147483648,
                "mul": 4294967296,
                "div": 64,
                "mac": 2147483648,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 12884902016,
            "compute_cycles": 1310724.0,
            "mem_rd_cycles": 1953126.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906301.0,
            "msecs": 3.906301
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 767,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 2147483648,
            "inBytes": 2147483648,
            "outBytes": 2147483648,
            "instrs": {
                "mul": 12884901888,
                "add": 4294967296,
                "tanh": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 19327352832,
            "compute_cycles": 1966081.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906300.0,
            "msecs": 3.9063000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 768,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2149842944,
            "outElems": 2147483648,
            "inBytes": 2149842944,
            "outBytes": 2147483648,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 2359296,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 1955271.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 769,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147484672,
            "outElems": 2147483648,
            "inBytes": 2147484672,
            "outBytes": 2147483648,
            "instrs": {
                "add": 4294967328,
                "sub": 2147483648,
                "mul": 4294967296,
                "div": 64,
                "mac": 2147483648,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 12884902016,
            "compute_cycles": 1310724.0,
            "mem_rd_cycles": 1953126.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906301.0,
            "msecs": 3.906301
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 770,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 2147483648,
            "inBytes": 2147483648,
            "outBytes": 2147483648,
            "instrs": {
                "mul": 12884901888,
                "add": 4294967296,
                "tanh": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 19327352832,
            "compute_cycles": 1966081.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906300.0,
            "msecs": 3.9063000000000003
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 771,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2149842944,
            "outElems": 2147483648,
            "inBytes": 2149842944,
            "outBytes": 2147483648,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 2359296,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 1955271.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 772,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv3_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147484672,
            "outElems": 2147483648,
            "inBytes": 2147484672,
            "outBytes": 2147483648,
            "instrs": {
                "add": 4294967328,
                "sub": 2147483648,
                "mul": 4294967296,
                "div": 64,
                "mac": 2147483648,
                "rsqrt": 32
            },
            "inParamCount": 1024,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 12884902016,
            "compute_cycles": 1310724.0,
            "mem_rd_cycles": 1953126.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906301.0,
            "msecs": 3.906301
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 773,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm3_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 2147483648,
            "inBytes": 2147483648,
            "outBytes": 2147483648,
            "instrs": {
                "mul": 12884901888,
                "add": 4294967296,
                "tanh": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483648,
            "outActCount": 2147483648,
            "instr_count": 19327352832,
            "compute_cycles": 1966081.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 1953125.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3906300.0,
            "msecs": 3.9063000000000003
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 774,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.up3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Resize",
            "op_rpt_count": 1,
            "attrs": {
                "mode": "nearest"
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act3_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.roi",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.scales"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Resize",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 2147483648,
            "outElems": 8589934592,
            "inBytes": 2147483648,
            "outBytes": 8589934592,
            "instrs": {
                "cmp": 2147483648,
                "mov": 2147483648
            },
            "inParamCount": 0,
            "inActCount": 2147483650,
            "outActCount": 8589934592,
            "instr_count": 4294967296,
            "compute_cycles": 436908.0,
            "mem_rd_cycles": 1953125.0,
            "mem_wr_cycles": 7812500.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 9765675.0,
            "msecs": 9.765675
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 775,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.up3.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 8591114240,
            "outElems": 4294967296,
            "inBytes": 8591114240,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 19791209299968
            },
            "inParamCount": 1179648,
            "inActCount": 8589934592,
            "outActCount": 4294967296,
            "instr_count": 19791209299968,
            "compute_cycles": 125829120.0,
            "mem_rd_cycles": 7813573.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 125829170.0,
            "msecs": 125.82917
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 776,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_up3.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967808,
            "outElems": 4294967296,
            "inBytes": 4294967808,
            "outBytes": 4294967296,
            "instrs": {
                "add": 8589934624,
                "sub": 4294967296,
                "mul": 8589934592,
                "div": 64,
                "mac": 4294967296,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 25769803904,
            "compute_cycles": 2621444.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812551.0,
            "msecs": 7.812551
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 777,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up3.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm_up3.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up3.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 25769803776,
                "add": 8589934592,
                "tanh": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 38654705664,
            "compute_cycles": 3932161.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812550.0,
            "msecs": 7.81255
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 778,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act_up3.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4295557120,
            "outElems": 4294967296,
            "inBytes": 4295557120,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 589824,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 3906787.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 779,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_1.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967808,
            "outElems": 4294967296,
            "inBytes": 4294967808,
            "outBytes": 4294967296,
            "instrs": {
                "add": 8589934624,
                "sub": 4294967296,
                "mul": 8589934592,
                "div": 64,
                "mac": 4294967296,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 25769803904,
            "compute_cycles": 2621444.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812551.0,
            "msecs": 7.812551
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 780,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_1.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_1.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_1.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 25769803776,
                "add": 8589934592,
                "tanh": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 38654705664,
            "compute_cycles": 3932161.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812550.0,
            "msecs": 7.81255
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 781,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_1.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4295557120,
            "outElems": 4294967296,
            "inBytes": 4295557120,
            "outBytes": 4294967296,
            "instrs": {
                "mac": 9895604649984
            },
            "inParamCount": 589824,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 9895604649984,
            "compute_cycles": 62914560.0,
            "mem_rd_cycles": 3906787.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "comp",
            "cycles": 62914610.0,
            "msecs": 62.91461
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 782,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm",
            "is_input_node": true,
            "is_output_node": false,
            "optype": "GroupNormalization",
            "op_rpt_count": 1,
            "attrs": {
                "epsilon": 1e-6,
                "num_groups": 32
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv4_2.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.scale",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.bias"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.out"
            ],
            "domain": "ttsim.common",
            "opclass": "GroupNorm",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967808,
            "outElems": 4294967296,
            "inBytes": 4294967808,
            "outBytes": 4294967296,
            "instrs": {
                "add": 8589934624,
                "sub": 4294967296,
                "mul": 8589934592,
                "div": 64,
                "mac": 4294967296,
                "rsqrt": 32
            },
            "inParamCount": 512,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 25769803904,
            "compute_cycles": 2621444.0,
            "mem_rd_cycles": 3906251.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812551.0,
            "msecs": 7.812551
        },
        {
            "pipe": "VECTOR",
            "precision": "INT8",
            "opnum": 783,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_2.silu",
            "is_input_node": false,
            "is_output_node": false,
            "optype": "Gelu",
            "op_rpt_count": 1,
            "attrs": {},
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.norm4_2.group_norm.out"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_2.silu.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Gelu",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294967296,
            "outElems": 4294967296,
            "inBytes": 4294967296,
            "outBytes": 4294967296,
            "instrs": {
                "mul": 25769803776,
                "add": 8589934592,
                "tanh": 4294967296
            },
            "inParamCount": 0,
            "inActCount": 4294967296,
            "outActCount": 4294967296,
            "instr_count": 38654705664,
            "compute_cycles": 3932161.0,
            "mem_rd_cycles": 3906250.0,
            "mem_wr_cycles": 3906250.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 7812550.0,
            "msecs": 7.81255
        },
        {
            "pipe": "MATRIX",
            "precision": "INT8",
            "opnum": 784,
            "opname": "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_out",
            "is_input_node": true,
            "is_output_node": true,
            "optype": "Conv",
            "op_rpt_count": 1,
            "attrs": {
                "group": 1,
                "strides": [
                    1,
                    1
                ],
                "pads": [
                    1,
                    1,
                    1,
                    1
                ],
                "dilations": [
                    1,
                    1
                ]
            },
            "inList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.act4_2.silu.out",
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_out.param"
            ],
            "outList": [
                "sdxl_complete_pipeline.vae.autoencoder.decoder.conv_out.out"
            ],
            "domain": "ttsim.common",
            "opclass": "Conv",
            "removed": false,
            "fused": false,
            "fused_with_op": "NA",
            "inElems": 4294974208,
            "outElems": 50331648,
            "inBytes": 4294974208,
            "outBytes": 50331648,
            "instrs": {
                "mac": 115964116992
            },
            "inParamCount": 6912,
            "inActCount": 4294967296,
            "outActCount": 50331648,
            "instr_count": 115964116992,
            "compute_cycles": 737280.0,
            "mem_rd_cycles": 3906257.0,
            "mem_wr_cycles": 45777.0,
            "ramp_penalty": 50.0,
            "rsrc_bnck": "mem",
            "cycles": 3952084.0,
            "msecs": 3.9520839999999997
        }
    ]
}
