INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regslice_both
INFO: [VRFC 10-311] analyzing module gen_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_imag_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_z_imag_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_real_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_z_real_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_gen_0_0/sim/design_1_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_regslice_both
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_x_real_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval_x_real_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cyclicPrefixRemoval
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_cyclicPrefixRemoval_0_0/sim/design_1_cyclicPrefixRemoval_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cyclicPrefixRemoval_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.srcs/sim_1/new/wav_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_tb
