<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_CpuTimers.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_CpuTimers.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___cpu_timers_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    DSP2833x_CpuTimers.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   DSP2833x CPU 32-bit Timers Register Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// NOTES:   CpuTimer1 and CpuTimer2 are reserved for use with DSP BIOS and</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//          other realtime operating systems.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//          Do not use these two timers in your application if you ever plan</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//          on integrating DSP-BIOS or another realtime OS.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//          For this reason, comment out the code to manipulate these two timers</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//          if using DSP-BIOS or another realtime OS.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef DSP2833x_CPU_TIMERS_H</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define DSP2833x_CPU_TIMERS_H</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// CPU Timer Register Bit Definitions:</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// TCR: Control register bit definitions:</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html">   35</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_t_c_r___b_i_t_s.html">TCR_BITS</a> {          <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a687d53ac0f805a89a4acc8b8d32cf73e">   36</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a687d53ac0f805a89a4acc8b8d32cf73e">rsvd1</a>:4;       <span class="comment">// 3:0   reserved</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a6308ea6a3826961b6de099d2cc6c2663">   37</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a6308ea6a3826961b6de099d2cc6c2663">TSS</a>:1;         <span class="comment">// 4     Timer Start/Stop</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a81c378efa63bd5878e67d9a4ec14d5a9">   38</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a81c378efa63bd5878e67d9a4ec14d5a9">TRB</a>:1;         <span class="comment">// 5     Timer reload</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a166d1c2962847b7cce6be5cfb856fbb1">   39</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a166d1c2962847b7cce6be5cfb856fbb1">rsvd2</a>:4;       <span class="comment">// 9:6   reserved</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a7ac3fec3d9828d2cee647423f050a9d9">   40</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a7ac3fec3d9828d2cee647423f050a9d9">SOFT</a>:1;        <span class="comment">// 10    Emulation modes</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a7c0f40fe0a0b01676e1cd004cc4ea10d">   41</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a7c0f40fe0a0b01676e1cd004cc4ea10d">FREE</a>:1;        <span class="comment">// 11</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a52b3caeb2c31b3ae50d40eb623386920">   42</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a52b3caeb2c31b3ae50d40eb623386920">rsvd3</a>:2;       <span class="comment">// 12:13 reserved</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a55234d492e5b9cbe53b06190f73bef03">   43</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a55234d492e5b9cbe53b06190f73bef03">TIE</a>:1;         <span class="comment">// 14    Output enable</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_t_c_r___b_i_t_s.html#a6a08bcf84c05eb8ee568bfb745cc38c9">   44</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>    <a class="code" href="struct_t_c_r___b_i_t_s.html#a6a08bcf84c05eb8ee568bfb745cc38c9">TIF</a>:1;         <span class="comment">// 15    Interrupt flag</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;};</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="union_t_c_r___r_e_g.html">   47</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_c_r___r_e_g.html">TCR_REG</a> {</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="union_t_c_r___r_e_g.html#a70acd949c5474bba3e34b5266488d2ff">   48</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_t_c_r___r_e_g.html#a70acd949c5474bba3e34b5266488d2ff">all</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="union_t_c_r___r_e_g.html#a9a6812f7361987c39c12351082b2136c">   49</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_c_r___b_i_t_s.html">TCR_BITS</a>  <a class="code" href="union_t_c_r___r_e_g.html#a9a6812f7361987c39c12351082b2136c">bit</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;};</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// TPR: Pre-scale low bit definitions:</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_t_p_r___b_i_t_s.html">   53</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_t_p_r___b_i_t_s.html">TPR_BITS</a> {        <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_t_p_r___b_i_t_s.html#a30327fc4a4013caa6c6a3ff5c3194e34">   54</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_t_p_r___b_i_t_s.html#a30327fc4a4013caa6c6a3ff5c3194e34">TDDR</a>:8;     <span class="comment">// 7:0   Divide-down low</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_t_p_r___b_i_t_s.html#aa35ab7a27482dbbcaa7881ce3fcf4a3d">   55</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_t_p_r___b_i_t_s.html#aa35ab7a27482dbbcaa7881ce3fcf4a3d">PSC</a>:8;      <span class="comment">// 15:8  Prescale counter low</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="union_t_p_r___r_e_g.html">   58</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_p_r___r_e_g.html">TPR_REG</a> {</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="union_t_p_r___r_e_g.html#abd822dadd5ecc54127a600d249800532">   59</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_t_p_r___r_e_g.html#abd822dadd5ecc54127a600d249800532">all</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_t_p_r___r_e_g.html#a9ff731b75daaf657eb45eba7e651651a">   60</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_p_r___b_i_t_s.html">TPR_BITS</a>  <a class="code" href="union_t_p_r___r_e_g.html#a9ff731b75daaf657eb45eba7e651651a">bit</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// TPRH: Pre-scale high bit definitions:</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_t_p_r_h___b_i_t_s.html">   64</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_t_p_r_h___b_i_t_s.html">TPRH_BITS</a> {       <span class="comment">// bits  description</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_t_p_r_h___b_i_t_s.html#ac476c46bd706b797171aedce8363e949">   65</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_t_p_r_h___b_i_t_s.html#ac476c46bd706b797171aedce8363e949">TDDRH</a>:8;      <span class="comment">// 7:0   Divide-down high</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_t_p_r_h___b_i_t_s.html#a5c6ed900026b70f39cd2a7091cd68d29">   66</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>     <a class="code" href="struct_t_p_r_h___b_i_t_s.html#a5c6ed900026b70f39cd2a7091cd68d29">PSCH</a>:8;       <span class="comment">// 15:8  Prescale counter high</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="union_t_p_r_h___r_e_g.html">   69</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_p_r_h___r_e_g.html">TPRH_REG</a> {</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="union_t_p_r_h___r_e_g.html#aef2be945d3314b15512a79cf00dccb10">   70</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>           <a class="code" href="union_t_p_r_h___r_e_g.html#aef2be945d3314b15512a79cf00dccb10">all</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="union_t_p_r_h___r_e_g.html#acba25b56578b3c1928b60bccb12f5c03">   71</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_p_r_h___b_i_t_s.html">TPRH_BITS</a> <a class="code" href="union_t_p_r_h___r_e_g.html#acba25b56578b3c1928b60bccb12f5c03">bit</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;};</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// TIM, TIMH: Timer register definitions:</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_t_i_m___r_e_g.html">   75</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_t_i_m___r_e_g.html">TIM_REG</a> {</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_t_i_m___r_e_g.html#aa98fbaafc727b39becb1c9c25c24e8bc">   76</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_i_m___r_e_g.html#aa98fbaafc727b39becb1c9c25c24e8bc">LSW</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_t_i_m___r_e_g.html#a76fb2e0150980831732703af5d52267e">   77</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_t_i_m___r_e_g.html#a76fb2e0150980831732703af5d52267e">MSW</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;};</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="union_t_i_m___g_r_o_u_p.html">   80</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_t_i_m___g_r_o_u_p.html">TIM_GROUP</a> {</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="union_t_i_m___g_r_o_u_p.html#ad3d6ae4950300ff038f70e325131ae13">   81</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>          <a class="code" href="union_t_i_m___g_r_o_u_p.html#ad3d6ae4950300ff038f70e325131ae13">all</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="union_t_i_m___g_r_o_u_p.html#a17a1df257fcd7dae32999d489bd6da14">   82</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_t_i_m___r_e_g.html">TIM_REG</a>  <a class="code" href="union_t_i_m___g_r_o_u_p.html#a17a1df257fcd7dae32999d489bd6da14">half</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// PRD, PRDH: Period register definitions:</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_p_r_d___r_e_g.html">   86</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_p_r_d___r_e_g.html">PRD_REG</a> {</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_p_r_d___r_e_g.html#adfb2b8a236fd03fb575ea4d59b7cb4ca">   87</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_p_r_d___r_e_g.html#adfb2b8a236fd03fb575ea4d59b7cb4ca">LSW</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_p_r_d___r_e_g.html#ad90fc902b6d702eac43f9ca53a131a6a">   88</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>  <a class="code" href="struct_p_r_d___r_e_g.html#ad90fc902b6d702eac43f9ca53a131a6a">MSW</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;};</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="union_p_r_d___g_r_o_u_p.html">   91</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_p_r_d___g_r_o_u_p.html">PRD_GROUP</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="union_p_r_d___g_r_o_u_p.html#aac2ae6f35e5e633da2d03079f745f1f6">   92</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>          <a class="code" href="union_p_r_d___g_r_o_u_p.html#aac2ae6f35e5e633da2d03079f745f1f6">all</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="union_p_r_d___g_r_o_u_p.html#a38dfcb5749a3899913db2e1a9ed839f6">   93</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_p_r_d___r_e_g.html">PRD_REG</a>  <a class="code" href="union_p_r_d___g_r_o_u_p.html#a38dfcb5749a3899913db2e1a9ed839f6">half</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;};</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// CPU Timer Register File:</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html">   99</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html">CPUTIMER_REGS</a> {</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a8d4f65a9351620aed13f0ba5f7fb09c5">  100</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_t_i_m___g_r_o_u_p.html">TIM_GROUP</a> <a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a8d4f65a9351620aed13f0ba5f7fb09c5">TIM</a>;   <span class="comment">// Timer counter register</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a04613441513e7be1303e12fa9fe25d51">  101</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_p_r_d___g_r_o_u_p.html">PRD_GROUP</a> <a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a04613441513e7be1303e12fa9fe25d51">PRD</a>;   <span class="comment">// Period register</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#aa82e7b53b31bb314c0e9d40fc4b8d2c6">  102</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_t_c_r___r_e_g.html">TCR_REG</a>   <a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#aa82e7b53b31bb314c0e9d40fc4b8d2c6">TCR</a>;   <span class="comment">// Timer control register</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#af7d276d7255b1e7f3d0608315ab6af8e">  103</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>          <a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#af7d276d7255b1e7f3d0608315ab6af8e">rsvd1</a>; <span class="comment">// reserved</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a82cb3c7bbf6bcc09fdafb05447f27756">  104</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_t_p_r___r_e_g.html">TPR_REG</a>   <a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a82cb3c7bbf6bcc09fdafb05447f27756">TPR</a>;   <span class="comment">// Timer pre-scale low</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a8dfdba9cf05c9f01e5c8e2dcf6e9cb97">  105</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_t_p_r_h___r_e_g.html">TPRH_REG</a>  <a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a8dfdba9cf05c9f01e5c8e2dcf6e9cb97">TPRH</a>;  <span class="comment">// Timer pre-scale high</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// CPU Timer Support Variables:</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html">  111</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html">CPUTIMER_VARS</a> {</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a93c71efa618d7cf9ae8f95db0c5acd6c">  112</a></span>&#160;   <span class="keyword">volatile</span> <span class="keyword">struct  </span><a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html">CPUTIMER_REGS</a>  *<a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a93c71efa618d7cf9ae8f95db0c5acd6c">RegsAddr</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a83ad083116197c6db8709e4a83c4965e">  113</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>    <a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a83ad083116197c6db8709e4a83c4965e">InterruptCount</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a7ab130566272154c1532f0fe365db1a8">  114</a></span>&#160;   <span class="keywordtype">float</span>   <a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a7ab130566272154c1532f0fe365db1a8">CPUFreqInMHz</a>;</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#abb588e9091af6b4e731f7425a0d641c6">  115</a></span>&#160;   <span class="keywordtype">float</span>   <a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#abb588e9091af6b4e731f7425a0d641c6">PeriodInUSec</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;};</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// Function prototypes and external definitions:</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#aa23a1f332721d800fa9b232563403609">InitCpuTimers</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#ab9368e14715e9c17a2223c7433fabe73">ConfigCpuTimer</a>(<span class="keyword">struct</span> <a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html">CPUTIMER_VARS</a> *Timer, <span class="keywordtype">float</span> Freq, <span class="keywordtype">float</span> Period);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html">CPUTIMER_REGS</a> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#a755ad1f37e82cdf8eb75ecbd92e08021">CpuTimer0Regs</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html">CPUTIMER_VARS</a> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#ac4d96e0d33fc1ee7a5c22f8a091fcff5">CpuTimer0</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// CpuTimer 1 and CpuTimer2 are reserved for DSP BIOS &amp; other RTOS. Comment out CpuTimer1 and CpuTimer2 if using DSP BIOS or other RTOS</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html">CPUTIMER_REGS</a> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#aa8e11544d0283ba6c9929340928d4b1b">CpuTimer1Regs</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html">CPUTIMER_REGS</a> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#aac534b295a9cd13391bc2b414abf0952">CpuTimer2Regs</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html">CPUTIMER_VARS</a> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#ab0efabdc64b1ff989ecc7654d34e7894">CpuTimer1</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html">CPUTIMER_VARS</a> <a class="code" href="_d_s_p2833x___cpu_timers_8h.html#ad510e7823bc189dcb96e3b786c3f571e">CpuTimer2</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// Usefull Timer Operations:</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// Start Timer:</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a98358fad4405f518535934bb8b0420af">  138</a></span>&#160;<span class="preprocessor">#define StartCpuTimer0()   CpuTimer0Regs.TCR.bit.TSS = 0</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// Stop Timer:</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#ac4d5a46e949f4dfda25cde6ea4c754a5">  141</a></span>&#160;<span class="preprocessor">#define StopCpuTimer0()   CpuTimer0Regs.TCR.bit.TSS = 1</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// Reload Timer With period Value:</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a2b059a810ae91f3b44021b7fe5c10ee3">  144</a></span>&#160;<span class="preprocessor">#define ReloadCpuTimer0() CpuTimer0Regs.TCR.bit.TRB = 1</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Read 32-Bit Timer Value:</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#adc6c0b5670b0b5229826c58309c56830">  147</a></span>&#160;<span class="preprocessor">#define ReadCpuTimer0Counter() CpuTimer0Regs.TIM.all</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// Read 32-Bit Period Value:</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a925369d3f767097b913219e3f6b0991f">  150</a></span>&#160;<span class="preprocessor">#define ReadCpuTimer0Period() CpuTimer0Regs.PRD.all</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// CpuTimer 1 and CpuTimer2 are reserved for DSP BIOS &amp; other RTOS</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// Do not use these two timers if you ever plan on integrating</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// DSP-BIOS or another realtime OS.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// For this reason, comment out the code to manipulate these two timers</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// if using DSP-BIOS or another realtime OS.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// Start Timer:</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a018edd11d50b967cdfb852168a843fd8">  160</a></span>&#160;<span class="preprocessor">#define StartCpuTimer1()   CpuTimer1Regs.TCR.bit.TSS = 0</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#aa0f5329bb23b2566e86358eca9ed3573">  161</a></span>&#160;<span class="preprocessor">#define StartCpuTimer2()   CpuTimer2Regs.TCR.bit.TSS = 0</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// Stop Timer:</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a0eb843ef1cc940e64e1b75a023a40bab">  165</a></span>&#160;<span class="preprocessor">#define StopCpuTimer1()   CpuTimer1Regs.TCR.bit.TSS = 1</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#adc200976083bb13b49c2674ac042cf9f">  166</a></span>&#160;<span class="preprocessor">#define StopCpuTimer2()   CpuTimer2Regs.TCR.bit.TSS = 1</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// Reload Timer With period Value:</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a536a8b96dcf7e7a89c2262936497a084">  169</a></span>&#160;<span class="preprocessor">#define ReloadCpuTimer1() CpuTimer1Regs.TCR.bit.TRB = 1</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a97461baeb4cd3cf6bf8b66d5f56c9a1b">  170</a></span>&#160;<span class="preprocessor">#define ReloadCpuTimer2() CpuTimer2Regs.TCR.bit.TRB = 1</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// Read 32-Bit Timer Value:</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a0145fb1bc37359d7932af09a1805f3d1">  173</a></span>&#160;<span class="preprocessor">#define ReadCpuTimer1Counter() CpuTimer1Regs.TIM.all</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a24a4a5053f09943aac76265f3859d0d5">  174</a></span>&#160;<span class="preprocessor">#define ReadCpuTimer2Counter() CpuTimer2Regs.TIM.all</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// Read 32-Bit Period Value:</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a25929ef1e114fbc5c2b9fb5563d88369">  177</a></span>&#160;<span class="preprocessor">#define ReadCpuTimer1Period() CpuTimer1Regs.PRD.all</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="_d_s_p2833x___cpu_timers_8h.html#a91fd6cae3bdea2b6691297b28237d780">  178</a></span>&#160;<span class="preprocessor">#define ReadCpuTimer2Period() CpuTimer2Regs.PRD.all</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_CPU_TIMERS_H definition</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// End of file.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="ttc" id="struct_t_p_r_h___b_i_t_s_html_a5c6ed900026b70f39cd2a7091cd68d29"><div class="ttname"><a href="struct_t_p_r_h___b_i_t_s.html#a5c6ed900026b70f39cd2a7091cd68d29">TPRH_BITS::PSCH</a></div><div class="ttdeci">Uint16 PSCH</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:66</div></div>
<div class="ttc" id="struct_t_p_r___b_i_t_s_html_a30327fc4a4013caa6c6a3ff5c3194e34"><div class="ttname"><a href="struct_t_p_r___b_i_t_s.html#a30327fc4a4013caa6c6a3ff5c3194e34">TPR_BITS::TDDR</a></div><div class="ttdeci">Uint16 TDDR</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:54</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html">TCR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:35</div></div>
<div class="ttc" id="union_t_p_r___r_e_g_html_a9ff731b75daaf657eb45eba7e651651a"><div class="ttname"><a href="union_t_p_r___r_e_g.html#a9ff731b75daaf657eb45eba7e651651a">TPR_REG::bit</a></div><div class="ttdeci">struct TPR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:60</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___r_e_g_s_html_aa82e7b53b31bb314c0e9d40fc4b8d2c6"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#aa82e7b53b31bb314c0e9d40fc4b8d2c6">CPUTIMER_REGS::TCR</a></div><div class="ttdeci">union TCR_REG TCR</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:102</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a55234d492e5b9cbe53b06190f73bef03"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a55234d492e5b9cbe53b06190f73bef03">TCR_BITS::TIE</a></div><div class="ttdeci">Uint16 TIE</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:43</div></div>
<div class="ttc" id="union_t_c_r___r_e_g_html_a70acd949c5474bba3e34b5266488d2ff"><div class="ttname"><a href="union_t_c_r___r_e_g.html#a70acd949c5474bba3e34b5266488d2ff">TCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:48</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___v_a_r_s_html_a7ab130566272154c1532f0fe365db1a8"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a7ab130566272154c1532f0fe365db1a8">CPUTIMER_VARS::CPUFreqInMHz</a></div><div class="ttdeci">float CPUFreqInMHz</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:114</div></div>
<div class="ttc" id="union_t_p_r_h___r_e_g_html"><div class="ttname"><a href="union_t_p_r_h___r_e_g.html">TPRH_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:69</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___r_e_g_s_html_a8dfdba9cf05c9f01e5c8e2dcf6e9cb97"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a8dfdba9cf05c9f01e5c8e2dcf6e9cb97">CPUTIMER_REGS::TPRH</a></div><div class="ttdeci">union TPRH_REG TPRH</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:105</div></div>
<div class="ttc" id="union_t_i_m___g_r_o_u_p_html_a17a1df257fcd7dae32999d489bd6da14"><div class="ttname"><a href="union_t_i_m___g_r_o_u_p.html#a17a1df257fcd7dae32999d489bd6da14">TIM_GROUP::half</a></div><div class="ttdeci">struct TIM_REG half</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:82</div></div>
<div class="ttc" id="struct_p_r_d___r_e_g_html_adfb2b8a236fd03fb575ea4d59b7cb4ca"><div class="ttname"><a href="struct_p_r_d___r_e_g.html#adfb2b8a236fd03fb575ea4d59b7cb4ca">PRD_REG::LSW</a></div><div class="ttdeci">Uint16 LSW</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:87</div></div>
<div class="ttc" id="struct_t_i_m___r_e_g_html_aa98fbaafc727b39becb1c9c25c24e8bc"><div class="ttname"><a href="struct_t_i_m___r_e_g.html#aa98fbaafc727b39becb1c9c25c24e8bc">TIM_REG::LSW</a></div><div class="ttdeci">Uint16 LSW</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:76</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_ab0efabdc64b1ff989ecc7654d34e7894"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#ab0efabdc64b1ff989ecc7654d34e7894">CpuTimer1</a></div><div class="ttdeci">struct CPUTIMER_VARS CpuTimer1</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.c:26</div></div>
<div class="ttc" id="union_p_r_d___g_r_o_u_p_html_a38dfcb5749a3899913db2e1a9ed839f6"><div class="ttname"><a href="union_p_r_d___g_r_o_u_p.html#a38dfcb5749a3899913db2e1a9ed839f6">PRD_GROUP::half</a></div><div class="ttdeci">struct PRD_REG half</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:93</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_ac4d96e0d33fc1ee7a5c22f8a091fcff5"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#ac4d96e0d33fc1ee7a5c22f8a091fcff5">CpuTimer0</a></div><div class="ttdeci">struct CPUTIMER_VARS CpuTimer0</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.c:23</div></div>
<div class="ttc" id="union_t_c_r___r_e_g_html"><div class="ttname"><a href="union_t_c_r___r_e_g.html">TCR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:47</div></div>
<div class="ttc" id="struct_t_p_r_h___b_i_t_s_html_ac476c46bd706b797171aedce8363e949"><div class="ttname"><a href="struct_t_p_r_h___b_i_t_s.html#ac476c46bd706b797171aedce8363e949">TPRH_BITS::TDDRH</a></div><div class="ttdeci">Uint16 TDDRH</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:65</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___v_a_r_s_html"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html">CPUTIMER_VARS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:111</div></div>
<div class="ttc" id="union_p_r_d___g_r_o_u_p_html"><div class="ttname"><a href="union_p_r_d___g_r_o_u_p.html">PRD_GROUP</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:91</div></div>
<div class="ttc" id="union_t_i_m___g_r_o_u_p_html_ad3d6ae4950300ff038f70e325131ae13"><div class="ttname"><a href="union_t_i_m___g_r_o_u_p.html#ad3d6ae4950300ff038f70e325131ae13">TIM_GROUP::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:81</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a6308ea6a3826961b6de099d2cc6c2663"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a6308ea6a3826961b6de099d2cc6c2663">TCR_BITS::TSS</a></div><div class="ttdeci">Uint16 TSS</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:37</div></div>
<div class="ttc" id="union_t_p_r_h___r_e_g_html_acba25b56578b3c1928b60bccb12f5c03"><div class="ttname"><a href="union_t_p_r_h___r_e_g.html#acba25b56578b3c1928b60bccb12f5c03">TPRH_REG::bit</a></div><div class="ttdeci">struct TPRH_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:71</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___v_a_r_s_html_a83ad083116197c6db8709e4a83c4965e"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a83ad083116197c6db8709e4a83c4965e">CPUTIMER_VARS::InterruptCount</a></div><div class="ttdeci">Uint32 InterruptCount</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:113</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_aba99025e657f892beb7ff31cecf64653"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a></div><div class="ttdeci">unsigned long Uint32</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:96</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___v_a_r_s_html_abb588e9091af6b4e731f7425a0d641c6"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#abb588e9091af6b4e731f7425a0d641c6">CPUTIMER_VARS::PeriodInUSec</a></div><div class="ttdeci">float PeriodInUSec</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:115</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___r_e_g_s_html"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html">CPUTIMER_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:99</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a7ac3fec3d9828d2cee647423f050a9d9"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a7ac3fec3d9828d2cee647423f050a9d9">TCR_BITS::SOFT</a></div><div class="ttdeci">Uint16 SOFT</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:40</div></div>
<div class="ttc" id="union_t_p_r_h___r_e_g_html_aef2be945d3314b15512a79cf00dccb10"><div class="ttname"><a href="union_t_p_r_h___r_e_g.html#aef2be945d3314b15512a79cf00dccb10">TPRH_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:70</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_ab9368e14715e9c17a2223c7433fabe73"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#ab9368e14715e9c17a2223c7433fabe73">ConfigCpuTimer</a></div><div class="ttdeci">void ConfigCpuTimer(struct CPUTIMER_VARS *Timer, float Freq, float Period)</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.c:82</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___r_e_g_s_html_af7d276d7255b1e7f3d0608315ab6af8e"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#af7d276d7255b1e7f3d0608315ab6af8e">CPUTIMER_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:103</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_aa23a1f332721d800fa9b232563403609"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#aa23a1f332721d800fa9b232563403609">InitCpuTimers</a></div><div class="ttdeci">void InitCpuTimers(void)</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.c:34</div></div>
<div class="ttc" id="union_t_c_r___r_e_g_html_a9a6812f7361987c39c12351082b2136c"><div class="ttname"><a href="union_t_c_r___r_e_g.html#a9a6812f7361987c39c12351082b2136c">TCR_REG::bit</a></div><div class="ttdeci">struct TCR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:49</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a7c0f40fe0a0b01676e1cd004cc4ea10d"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a7c0f40fe0a0b01676e1cd004cc4ea10d">TCR_BITS::FREE</a></div><div class="ttdeci">Uint16 FREE</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:41</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___r_e_g_s_html_a82cb3c7bbf6bcc09fdafb05447f27756"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a82cb3c7bbf6bcc09fdafb05447f27756">CPUTIMER_REGS::TPR</a></div><div class="ttdeci">union TPR_REG TPR</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:104</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_ad510e7823bc189dcb96e3b786c3f571e"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#ad510e7823bc189dcb96e3b786c3f571e">CpuTimer2</a></div><div class="ttdeci">struct CPUTIMER_VARS CpuTimer2</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.c:27</div></div>
<div class="ttc" id="struct_p_r_d___r_e_g_html"><div class="ttname"><a href="struct_p_r_d___r_e_g.html">PRD_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:86</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_a755ad1f37e82cdf8eb75ecbd92e08021"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#a755ad1f37e82cdf8eb75ecbd92e08021">CpuTimer0Regs</a></div><div class="ttdeci">volatile struct CPUTIMER_REGS CpuTimer0Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:41</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a166d1c2962847b7cce6be5cfb856fbb1"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a166d1c2962847b7cce6be5cfb856fbb1">TCR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:39</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___r_e_g_s_html_a8d4f65a9351620aed13f0ba5f7fb09c5"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a8d4f65a9351620aed13f0ba5f7fb09c5">CPUTIMER_REGS::TIM</a></div><div class="ttdeci">union TIM_GROUP TIM</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:100</div></div>
<div class="ttc" id="struct_p_r_d___r_e_g_html_ad90fc902b6d702eac43f9ca53a131a6a"><div class="ttname"><a href="struct_p_r_d___r_e_g.html#ad90fc902b6d702eac43f9ca53a131a6a">PRD_REG::MSW</a></div><div class="ttdeci">Uint16 MSW</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:88</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___v_a_r_s_html_a93c71efa618d7cf9ae8f95db0c5acd6c"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___v_a_r_s.html#a93c71efa618d7cf9ae8f95db0c5acd6c">CPUTIMER_VARS::RegsAddr</a></div><div class="ttdeci">volatile struct CPUTIMER_REGS * RegsAddr</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:112</div></div>
<div class="ttc" id="struct_t_p_r___b_i_t_s_html"><div class="ttname"><a href="struct_t_p_r___b_i_t_s.html">TPR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:53</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_aa8e11544d0283ba6c9929340928d4b1b"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#aa8e11544d0283ba6c9929340928d4b1b">CpuTimer1Regs</a></div><div class="ttdeci">volatile struct CPUTIMER_REGS CpuTimer1Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:49</div></div>
<div class="ttc" id="struct_t_p_r_h___b_i_t_s_html"><div class="ttname"><a href="struct_t_p_r_h___b_i_t_s.html">TPRH_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:64</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a6a08bcf84c05eb8ee568bfb745cc38c9"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a6a08bcf84c05eb8ee568bfb745cc38c9">TCR_BITS::TIF</a></div><div class="ttdeci">Uint16 TIF</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:44</div></div>
<div class="ttc" id="union_t_i_m___g_r_o_u_p_html"><div class="ttname"><a href="union_t_i_m___g_r_o_u_p.html">TIM_GROUP</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:80</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a81c378efa63bd5878e67d9a4ec14d5a9"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a81c378efa63bd5878e67d9a4ec14d5a9">TCR_BITS::TRB</a></div><div class="ttdeci">Uint16 TRB</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:38</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a52b3caeb2c31b3ae50d40eb623386920"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a52b3caeb2c31b3ae50d40eb623386920">TCR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:42</div></div>
<div class="ttc" id="_d_s_p2833x___cpu_timers_8h_html_aac534b295a9cd13391bc2b414abf0952"><div class="ttname"><a href="_d_s_p2833x___cpu_timers_8h.html#aac534b295a9cd13391bc2b414abf0952">CpuTimer2Regs</a></div><div class="ttdeci">volatile struct CPUTIMER_REGS CpuTimer2Regs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:58</div></div>
<div class="ttc" id="struct_c_p_u_t_i_m_e_r___r_e_g_s_html_a04613441513e7be1303e12fa9fe25d51"><div class="ttname"><a href="struct_c_p_u_t_i_m_e_r___r_e_g_s.html#a04613441513e7be1303e12fa9fe25d51">CPUTIMER_REGS::PRD</a></div><div class="ttdeci">union PRD_GROUP PRD</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:101</div></div>
<div class="ttc" id="struct_t_i_m___r_e_g_html"><div class="ttname"><a href="struct_t_i_m___r_e_g.html">TIM_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:75</div></div>
<div class="ttc" id="union_t_p_r___r_e_g_html_abd822dadd5ecc54127a600d249800532"><div class="ttname"><a href="union_t_p_r___r_e_g.html#abd822dadd5ecc54127a600d249800532">TPR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:59</div></div>
<div class="ttc" id="struct_t_c_r___b_i_t_s_html_a687d53ac0f805a89a4acc8b8d32cf73e"><div class="ttname"><a href="struct_t_c_r___b_i_t_s.html#a687d53ac0f805a89a4acc8b8d32cf73e">TCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:36</div></div>
<div class="ttc" id="union_p_r_d___g_r_o_u_p_html_aac2ae6f35e5e633da2d03079f745f1f6"><div class="ttname"><a href="union_p_r_d___g_r_o_u_p.html#aac2ae6f35e5e633da2d03079f745f1f6">PRD_GROUP::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:92</div></div>
<div class="ttc" id="struct_t_i_m___r_e_g_html_a76fb2e0150980831732703af5d52267e"><div class="ttname"><a href="struct_t_i_m___r_e_g.html#a76fb2e0150980831732703af5d52267e">TIM_REG::MSW</a></div><div class="ttdeci">Uint16 MSW</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:77</div></div>
<div class="ttc" id="union_t_p_r___r_e_g_html"><div class="ttname"><a href="union_t_p_r___r_e_g.html">TPR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:58</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="struct_t_p_r___b_i_t_s_html_aa35ab7a27482dbbcaa7881ce3fcf4a3d"><div class="ttname"><a href="struct_t_p_r___b_i_t_s.html#aa35ab7a27482dbbcaa7881ce3fcf4a3d">TPR_BITS::PSC</a></div><div class="ttdeci">Uint16 PSC</div><div class="ttdef"><b>Definition:</b> DSP2833x_CpuTimers.h:55</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:54 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
