`timescale 1ns / 1ps

module segment_TB();
    reg rstn;
    reg clk;
    reg [15:0] seg_data;
    wire [15:0] bcd_num;
    wire [3:0] AN;
    wire [7:0] C_segment;

segment a1(
    .clk(clk),
    .rstn(rstn),
    .seg_data(bcd_num[15:0]),
    .AN(AN[3:0]),
    .C_segment(C_segment[7:0])
);

timer b2(
    .clk(clk),
    .rstn(rstn),
    .bcd_tim(bcd_num[15:0])
);

always begin
    #1 clk <= 1;
    #1 clk <= 0;
end

initial begin
    assign seg_data = bcd_num;
    #0 clk = 0;
    #0 rstn = 0;
    #5 rstn = 1;
    #1000000000
    #10 $stop;
    #10 $finish;
end


endmodule
