{
    "design_name": "bsg_tag_client", 
    "filelist": [
        "basejump_stl/bsg_tag/bsg_tag_pkg.v", 
        "basejump_stl/bsg_tag/bsg_tag_client.v", 
        "basejump_stl/bsg_misc/bsg_mux2_gatestack.v", 
        "basejump_stl/bsg_misc/bsg_dff.v", 
        "basejump_stl/bsg_async/bsg_launch_sync_sync.v", 
        "basejump_stl/bsg_misc/bsg_dff_reset_en.v"
    ], 
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_30_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_40_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_50_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_60_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_70_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_80_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_90_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size small at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_tag_client_small_recv_clk_100_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=16", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_30_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_40_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_50_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_60_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_70_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_80_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_90_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "large", 
            "name": "bsg_tag_client_large_recv_clk_100_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=64", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_30_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_40_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_50_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_60_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_70_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_80_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_90_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size very_large at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "very_large", 
            "name": "bsg_tag_client_very_large_recv_clk_100_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=128", 
                "default_p=1"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 30 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_30_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 40 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_40_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 50 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_50_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 60 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_60_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 70 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_70_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 80 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_80_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 90 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_90_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_30_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_40_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_50_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_60_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_70_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_80_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_90_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_i", 
                    "type": "input"
                }, 
                {
                    "clock": "tag_clk", 
                    "delay": "0", 
                    "port": "bsg_tag_i*", 
                    "type": "input"
                }, 
                {
                    "clock": "recv_clk", 
                    "delay": "0", 
                    "port": "recv_*_o", 
                    "type": "output"
                }, 
                {
                    "name": "recv_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "recv_clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }, 
                {
                    "name": "tag_clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "bsg_tag_i.clk", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "a simple serial on-chip configuration network with size medium at a clk 1 period (in num of FO4) = 100 and a clk 2 period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_tag_client_medium_recv_clk_100_FO4_tag_clk_100_FO4", 
            "parameters": [
                "width_p=32", 
                "default_p=0"
            ]
        }
    ]
}