--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml five4add.twx five4add.ncd -o five4add.twr five4add.pcf -ucf
five4add.ucf

Design file:              five4add.ncd
Physical constraint file: five4add.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |   -1.295(R)|    3.323(R)|PB_0_BUFGP        |   0.000|
Y<1>        |   -1.019(R)|    3.102(R)|PB_0_BUFGP        |   0.000|
Y<2>        |   -1.880(R)|    3.792(R)|PB_0_BUFGP        |   0.000|
Y<3>        |   -0.964(R)|    3.059(R)|PB_0_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |   -0.441(R)|    2.372(R)|PB_1_BUFGP        |   0.000|
Y<1>        |   -0.161(R)|    2.147(R)|PB_1_BUFGP        |   0.000|
Y<2>        |   -0.456(R)|    2.384(R)|PB_1_BUFGP        |   0.000|
Y<3>        |   -0.073(R)|    2.077(R)|PB_1_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB<2>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.357(R)|    1.372(R)|PB_2_BUFGP        |   0.000|
Y<1>        |    0.374(R)|    1.358(R)|PB_2_BUFGP        |   0.000|
Y<2>        |    0.283(R)|    1.428(R)|PB_2_BUFGP        |   0.000|
Y<3>        |    1.510(R)|    0.446(R)|PB_2_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB<3>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.274(R)|    1.741(R)|PB_3_BUFGP        |   0.000|
Y<1>        |    0.028(R)|    1.939(R)|PB_3_BUFGP        |   0.000|
Y<2>        |   -0.396(R)|    2.276(R)|PB_3_BUFGP        |   0.000|
Y<3>        |    0.831(R)|    1.294(R)|PB_3_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock RPB
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.283(R)|    1.431(R)|RPB_BUFGP         |   0.000|
Y<1>        |    1.192(R)|    0.703(R)|RPB_BUFGP         |   0.000|
Y<2>        |    0.357(R)|    1.370(R)|RPB_BUFGP         |   0.000|
Y<3>        |    1.575(R)|    0.396(R)|RPB_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock PB<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sum<0>      |   14.109(R)|PB_0_BUFGP        |   0.000|
sum<1>      |   16.417(R)|PB_0_BUFGP        |   0.000|
sum<2>      |   16.987(R)|PB_0_BUFGP        |   0.000|
sum<3>      |   18.949(R)|PB_0_BUFGP        |   0.000|
sum<4>      |   19.484(R)|PB_0_BUFGP        |   0.000|
sum<5>      |   20.336(R)|PB_0_BUFGP        |   0.000|
sum<6>      |   21.198(R)|PB_0_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock PB<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sum<0>      |   13.061(R)|PB_1_BUFGP        |   0.000|
sum<1>      |   15.594(R)|PB_1_BUFGP        |   0.000|
sum<2>      |   16.160(R)|PB_1_BUFGP        |   0.000|
sum<3>      |   18.122(R)|PB_1_BUFGP        |   0.000|
sum<4>      |   18.637(R)|PB_1_BUFGP        |   0.000|
sum<5>      |   19.509(R)|PB_1_BUFGP        |   0.000|
sum<6>      |   20.371(R)|PB_1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock PB<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sum<0>      |   12.459(R)|PB_2_BUFGP        |   0.000|
sum<1>      |   14.275(R)|PB_2_BUFGP        |   0.000|
sum<2>      |   14.841(R)|PB_2_BUFGP        |   0.000|
sum<3>      |   16.803(R)|PB_2_BUFGP        |   0.000|
sum<4>      |   17.480(R)|PB_2_BUFGP        |   0.000|
sum<5>      |   18.190(R)|PB_2_BUFGP        |   0.000|
sum<6>      |   19.052(R)|PB_2_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock PB<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sum<0>      |   12.989(R)|PB_3_BUFGP        |   0.000|
sum<1>      |   15.332(R)|PB_3_BUFGP        |   0.000|
sum<2>      |   15.898(R)|PB_3_BUFGP        |   0.000|
sum<3>      |   17.860(R)|PB_3_BUFGP        |   0.000|
sum<4>      |   18.375(R)|PB_3_BUFGP        |   0.000|
sum<5>      |   19.247(R)|PB_3_BUFGP        |   0.000|
sum<6>      |   20.109(R)|PB_3_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock RPB to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sum<0>      |   11.347(R)|RPB_BUFGP         |   0.000|
sum<1>      |   11.481(R)|RPB_BUFGP         |   0.000|
sum<2>      |   12.209(R)|RPB_BUFGP         |   0.000|
sum<3>      |   13.696(R)|RPB_BUFGP         |   0.000|
sum<4>      |   14.013(R)|RPB_BUFGP         |   0.000|
sum<5>      |   15.083(R)|RPB_BUFGP         |   0.000|
sum<6>      |   15.945(R)|RPB_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Jan 30 16:49:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



