// drowsiness_top.v - Basys3 top level: driver-drowsiness CNN demo.
// CNN core = the CNN team's cnn_top (eye-drowsi-fpga/rtl/cnn_top.v + rom_weights.v, own image/weight ROMs,
// image chosen by img_base_addr = slot * 1024, prediction 1 = open). Define USE_STUB to build with
// cnn_core_stub (golden logits, fixed latency) plus the integration ROMs instead.
// Clock: CLK_MHZ = 150 (default, 5 Nov) = MMCM 100 MHz x 9 / 6 + Handy's retimed core rtl/cnn150/cnn_top_150.v;
// CLK_MHZ = 100 uses the board clock directly with rtl/cnn_top.v; CLK_MHZ = 50 = MMCM for the old one-MAC core.
// CNN_150 selects the core (default: CLK_MHZ == 150). In simulation (no SYNTHESIS macro) the board clock is used
// directly; only the cycle-count parameters (UART divider, debounce, us conversion) follow CLK_MHZ.
module drowsiness_top #(
    parameter UART_ENABLE  = 1,
    parameter UART_BAUD    = 115200,
    parameter CLK_MHZ      = 150,         // 150 (MMCM, cnn_top_150), 100 (direct, cnn_top) or 50
    parameter CNN_150      = (CLK_MHZ == 150),   // 1 = rtl/cnn150/cnn_top_150, 0 = rtl/cnn_top
    parameter UPLOAD_TIMEOUT = CLK_MHZ*1000000,
    parameter UPLOAD_DRAIN = CLK_MHZ*100000,
    parameter DEB_CYCLES   = CLK_MHZ * 10000,     // 10 ms debounce
    parameter STEP_TICKS   = CLK_MHZ * 100000,    // 100 ms per sequence frame
    parameter SLOW_TICKS   = CLK_MHZ * 1000000,   // 1 s per frame with SW12 (demo)
    parameter REFRESH_BITS = (CLK_MHZ >= 100) ? 18 : 17,   // ~650 us per digit at 100 MHz, ~440 us at 150
    parameter BLINK_BITS   = (CLK_MHZ >= 100) ? 24 : 23,   // ~6 Hz blink at 100 MHz, ~9 Hz at 150
    parameter STUB_LATENCY = 7996,        // = cnn_top latency (stub build only)
    parameter IMG_FILE     = "images.mem",
    parameter W_FILE       = "weights.mem",
    parameter B_FILE       = "biases.mem",
    parameter SEQ_FILE     = "seq.mem",
    parameter LOGIT_FILE   = "stub_logits.mem"
) (
    input  wire        clk,
    input  wire [15:0] sw,
    input  wire        btnC,
    input  wire        btnU,
    input  wire        uart_rx,
    output wire        uart_tx,
    output wire [15:0] led,
    output wire [6:0]  seg,
    output wire        dp,
    output wire [3:0]  an,
    output wire        buzzer_n       // Pmod JA1 -> MH-FMD buzzer module I/O (active low)
);
    // ---- system clock ----
    wire sys_clk, locked;
`ifdef SYNTHESIS
    generate if (CLK_MHZ == 100) begin : g_noclk
        assign sys_clk = clk;
        assign locked  = 1'b1;
    end else begin : g_mmcm
        wire fb_unbuf, fb_buf, clk_unbuf;
        // 150 MHz: VCO = 100 MHz * 9 = 900 MHz, CLKOUT0 = 900 / 6; else VCO = 1000 MHz, CLKOUT0 = 1000 / (1000 / CLK_MHZ)
        MMCME2_BASE #(.CLKIN1_PERIOD(10.0), .DIVCLK_DIVIDE(1), .CLKFBOUT_MULT_F((CLK_MHZ == 150) ? 9.0 : 10.0),
                      .CLKOUT0_DIVIDE_F((CLK_MHZ == 150) ? 6.0 : 1000.0 / CLK_MHZ)) u_mmcm (
            .CLKIN1(clk), .CLKFBIN(fb_buf), .CLKFBOUT(fb_unbuf), .CLKFBOUTB(), .CLKOUT0(clk_unbuf),
            .CLKOUT0B(), .CLKOUT1(), .CLKOUT1B(), .CLKOUT2(), .CLKOUT2B(), .CLKOUT3(), .CLKOUT3B(),
            .CLKOUT4(), .CLKOUT5(), .CLKOUT6(), .LOCKED(locked), .PWRDWN(1'b0), .RST(1'b0));
        BUFG u_fb_bufg  (.I(fb_unbuf),  .O(fb_buf));
        BUFG u_clk_bufg (.I(clk_unbuf), .O(sys_clk));
    end endgenerate
`else
    assign sys_clk = clk;
    assign locked  = 1'b1;
`endif

    wire        rst, start_pulse, low_conf_en, board_seq_mode, seq_slow, seq_step, seq_scan, lat_view;
    wire pc_requested, launch_ready, serial_quiescent, uart_run_pending;
    wire [3:0] pc_slot;
    wire external_image;
    wire [9:0] image_read_addr;
    wire [7:0] image_read_data;
    reg pc_mode;
    wire mode_pending = UART_ENABLE && (pc_requested != pc_mode);
    wire seq_mode = board_seq_mode && !pc_mode;
    wire [3:0]  slot_sw, img_slot;
    wire        cnn_start, cnn_done, cnn_eye;
    wire signed [31:0] logit0, logit1;     // FC class 0 = closed, class 1 = open
    wire        fsm_busy, frame_done, have_result, eye_state;
    wire [1:0]  drowsy_state;
    wire [5:0]  closed_count, closed_run, open_run;
    wire [6:0]  perclos;
    wire [19:0] latency;
    wire [15:0] latency_us;

    input_control #(.DEB_CYCLES(DEB_CYCLES)) u_input (
        .pc_requested(pc_requested), .clk(sys_clk), .btnC(btnC), .btnU(btnU | ~locked), .sw(sw), .rst(rst), .start_pulse(start_pulse),
        .slot(slot_sw), .seq_scan(seq_scan), .seq_step(seq_step), .seq_slow(seq_slow), .low_conf_en(low_conf_en),
        .seq_mode(board_seq_mode), .lat_view(lat_view));

    drowsy_fsm #(.STEP_TICKS(STEP_TICKS), .SLOW_TICKS(SLOW_TICKS), .SEQ_FILE(SEQ_FILE), .CLK_MHZ(CLK_MHZ)) u_fsm (
        .clk(sys_clk), .rst(rst), .launch_ready(launch_ready),
        .start_pulse(pc_mode ? uart_run_pending : start_pulse),
        .slot_sw(pc_mode ? pc_slot : slot_sw), .seq_mode(seq_mode),
        .seq_slow(seq_slow), .seq_step(seq_step), .seq_scan(seq_scan), .low_conf_en(low_conf_en),
        .cnn_start(cnn_start), .cnn_done(cnn_done), .cnn_eye(cnn_eye),
        .cnn_logit0(logit0), .cnn_logit1(logit1), .img_slot(img_slot), .busy(fsm_busy),
        .frame_done(frame_done), .have_result(have_result), .eye_state(eye_state),
        .drowsy_state(drowsy_state), .closed_count(closed_count), .closed_run(closed_run),
        .open_run(open_run), .perclos(perclos), .latency(latency), .latency_us(latency_us));

`ifdef USE_STUB
    localparam UPLOAD_SUPPORTED=0;
    assign image_read_addr=10'd0;
    wire [13:0] core_img_addr;
    wire [7:0]  img_data, w_data;
    wire [11:0] w_addr;
    wire [4:0]  b_addr;
    wire [31:0] b_data;
    wire        stub_busy;

    cnn_core_stub #(.LATENCY(STUB_LATENCY), .LOGIT_FILE(LOGIT_FILE)) u_core (
        .clk(sys_clk), .rst(rst), .start(cnn_start), .slot(img_slot), .busy(stub_busy), .done(cnn_done),
        .eye_state(cnn_eye), .logit0(logit0), .logit1(logit1), .img_addr(core_img_addr),
        .img_data(img_data), .w_addr(w_addr), .w_data(w_data), .b_addr(b_addr), .b_data(b_data));

    // slot bits of the image address come from the Drowsy FSM
    image_rom #(.MEM_FILE(IMG_FILE)) u_img (
        .clk(sys_clk), .addr({img_slot, core_img_addr[9:0]}), .data(img_data));

    weight_bias_rom #(.W_FILE(W_FILE), .B_FILE(B_FILE)) u_wb (
        .clk(sys_clk), .w_addr(w_addr), .w_data(w_data), .b_addr(b_addr), .b_data(b_data));
`else
    localparam UPLOAD_SUPPORTED=1;
    wire prediction;                       // cnn_top: 1 = open, 0 = closed (tie -> closed)

    generate if (CNN_150) begin : g_cnn150
        cnn_top_150 #(.EXTERNAL_INPUT(1)) u_core (
            .external_image(pc_mode && external_image),.external_addr(image_read_addr),.external_data(image_read_data),
            .clk(sys_clk), .rst(rst), .start(cnn_start), .img_base_addr({img_slot, 10'b0}),
            .done(cnn_done), .prediction(prediction), .logit0(logit0), .logit1(logit1));
    end else begin : g_cnn100
        cnn_top #(.EXTERNAL_INPUT(1)) u_core (
            .external_image(pc_mode && external_image),.external_addr(image_read_addr),.external_data(image_read_data),
            .clk(sys_clk), .rst(rst), .start(cnn_start), .img_base_addr({img_slot, 10'b0}),
            .done(cnn_done), .prediction(prediction), .logit0(logit0), .logit1(logit1));
    end endgenerate

    assign cnn_eye = ~prediction;          // eye_state 1 = closed
`endif

    // Ownership changes only after the active frame and serial output complete.
    always @(posedge sys_clk) begin
        if (rst) pc_mode <= 1'b0;
        else if (serial_quiescent && !fsm_busy) pc_mode <= UART_ENABLE && pc_requested;
    end
    generate if (UART_ENABLE) begin : g_uart
        uart_monitor #(.CLKS_PER_BIT((CLK_MHZ*1000000 + UART_BAUD/2)/UART_BAUD), .CLK_MHZ(CLK_MHZ),
            .UPLOAD_TIMEOUT(UPLOAD_TIMEOUT),.UPLOAD_DRAIN(UPLOAD_DRAIN),.UPLOAD_ENABLE(UPLOAD_SUPPORTED)) u_serial (
            .clk(sys_clk),.rst(rst),.rx(uart_rx),.tx(uart_tx),
            .pc_mode(pc_mode),.mode_pending(mode_pending),.system_busy(fsm_busy),
            .cnn_start(cnn_start),.sequence_mode(seq_mode),.frame_done(frame_done),
            .image_slot(img_slot),.closed(eye_state),.warning_state(drowsy_state),
            .logit0(logit0),.logit1(logit1),.latency(latency),
            .pc_slot(pc_slot),.run_pending(uart_run_pending),
            .external_image(external_image),.image_read_addr(image_read_addr),.image_read_data(image_read_data),
            .launch_ready(launch_ready),.quiescent(serial_quiescent));
    end else begin : g_no_uart
        assign uart_tx=1'b1;
        assign pc_slot=4'd0;
        assign external_image=1'b0;
        assign image_read_data=8'd0;
        assign uart_run_pending=1'b0;
        assign launch_ready=1'b1;
        assign serial_quiescent=1'b1;
    end endgenerate

    // SW8 mute, SW7 active-buzzer module, SW6 test tone (switches not used by input_control)
    buzzer_control #(.CLK_MHZ(CLK_MHZ)) u_buzzer (
        .clk(sys_clk), .rst(rst), .drowsy_state(drowsy_state),
        .sw_mute(sw[8]), .sw_active(sw[7]), .sw_test(sw[6]), .buzzer_n(buzzer_n));

    alert_control #(.REFRESH_BITS(REFRESH_BITS), .BLINK_BITS(BLINK_BITS)) u_alert (
        .clk(sys_clk), .rst(rst), .have_result(have_result), .eye_state(eye_state),
        .drowsy_state(drowsy_state), .closed_count(closed_count), .seq_mode(seq_mode), .seq_scan(seq_scan),
        .lat_view(lat_view), .busy(fsm_busy), .slot(img_slot), .latency(latency_us),
        .led(led), .seg(seg), .dp(dp), .an(an));
endmodule
