# E-Core-Flow

---
### Step-1: Launch E-CoreFlow

```
$ cd ~/E-CoreFlow
$ . ./E-CoreFlow-Gui-Run.sh
```

<img src="https://github.com/user-attachments/assets/2fbe953e-5651-428a-9688-4c8c966ffaf6" width=650>


---
### Step-2: Select Board

* Board -> EPS-VU13P
  

<img src="https://github.com/user-attachments/assets/60988d9d-0a5b-4bd4-b315-6a33abbb44c3" width=650>

---
### Step-3: Select project file

* File -> Open -> PASS.bmprj

---
### Step-4: Check the FPGA bitstream location 

* Program -> Select File: ./PASS.bit

<img src="https://github.com/user-attachments/assets/0237739c-31e0-4a08-8567-aed69493aef3" width=650>


---
### Step-5: Select the VU13P systen

* System -> Select System -> LAN Select System
  
<img src="https://github.com/user-attachments/assets/345a3453-68b8-4fee-8b49-5c66e9906c00" width=650>


---
### Step-6: Configure the system
