
TIMER_INTERRUPT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001508  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001614  08001614  00011614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001638  08001638  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001638  08001638  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001638  08001638  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001638  08001638  00011638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800163c  0800163c  0001163c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001640  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  0800164c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  0800164c  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007164  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001361  00000000  00000000  000271dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c8  00000000  00000000  00028540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006ca  00000000  00000000  00028e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015fd0  00000000  00000000  000294d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008de6  00000000  00000000  0003f4a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081914  00000000  00000000  00048288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002434  00000000  00000000  000c9b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000cbfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080015fc 	.word	0x080015fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080015fc 	.word	0x080015fc

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f936 	bl	80003c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f803 	bl	800015e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8000158:	f000 f83c 	bl	80001d4 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800015c:	e7fe      	b.n	800015c <main+0x10>

0800015e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800015e:	b580      	push	{r7, lr}
 8000160:	b090      	sub	sp, #64	; 0x40
 8000162:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000164:	f107 0318 	add.w	r3, r7, #24
 8000168:	2228      	movs	r2, #40	; 0x28
 800016a:	2100      	movs	r1, #0
 800016c:	4618      	mov	r0, r3
 800016e:	f001 fa19 	bl	80015a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000172:	1d3b      	adds	r3, r7, #4
 8000174:	2200      	movs	r2, #0
 8000176:	601a      	str	r2, [r3, #0]
 8000178:	605a      	str	r2, [r3, #4]
 800017a:	609a      	str	r2, [r3, #8]
 800017c:	60da      	str	r2, [r3, #12]
 800017e:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000180:	2302      	movs	r3, #2
 8000182:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000184:	2301      	movs	r3, #1
 8000186:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000188:	2310      	movs	r3, #16
 800018a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800018c:	2300      	movs	r3, #0
 800018e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000190:	f107 0318 	add.w	r3, r7, #24
 8000194:	4618      	mov	r0, r3
 8000196:	f000 fa83 	bl	80006a0 <HAL_RCC_OscConfig>
 800019a:	4603      	mov	r3, r0
 800019c:	2b00      	cmp	r3, #0
 800019e:	d001      	beq.n	80001a4 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001a0:	f000 f864 	bl	800026c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001a4:	230f      	movs	r3, #15
 80001a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001a8:	2300      	movs	r3, #0
 80001aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001ac:	2300      	movs	r3, #0
 80001ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001b0:	2300      	movs	r3, #0
 80001b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001b4:	2300      	movs	r3, #0
 80001b6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2100      	movs	r1, #0
 80001bc:	4618      	mov	r0, r3
 80001be:	f000 fcf1 	bl	8000ba4 <HAL_RCC_ClockConfig>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d001      	beq.n	80001cc <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80001c8:	f000 f850 	bl	800026c <Error_Handler>
  }
}
 80001cc:	bf00      	nop
 80001ce:	3740      	adds	r7, #64	; 0x40
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b086      	sub	sp, #24
 80001d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80001da:	f107 0308 	add.w	r3, r7, #8
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	605a      	str	r2, [r3, #4]
 80001e4:	609a      	str	r2, [r3, #8]
 80001e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80001e8:	463b      	mov	r3, r7
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80001f0:	4b1d      	ldr	r3, [pc, #116]	; (8000268 <MX_TIM2_Init+0x94>)
 80001f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80001f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80001f8:	4b1b      	ldr	r3, [pc, #108]	; (8000268 <MX_TIM2_Init+0x94>)
 80001fa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80001fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000200:	4b19      	ldr	r3, [pc, #100]	; (8000268 <MX_TIM2_Init+0x94>)
 8000202:	2200      	movs	r2, #0
 8000204:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000206:	4b18      	ldr	r3, [pc, #96]	; (8000268 <MX_TIM2_Init+0x94>)
 8000208:	2209      	movs	r2, #9
 800020a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800020c:	4b16      	ldr	r3, [pc, #88]	; (8000268 <MX_TIM2_Init+0x94>)
 800020e:	2200      	movs	r2, #0
 8000210:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000212:	4b15      	ldr	r3, [pc, #84]	; (8000268 <MX_TIM2_Init+0x94>)
 8000214:	2200      	movs	r2, #0
 8000216:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000218:	4813      	ldr	r0, [pc, #76]	; (8000268 <MX_TIM2_Init+0x94>)
 800021a:	f000 fe1f 	bl	8000e5c <HAL_TIM_Base_Init>
 800021e:	4603      	mov	r3, r0
 8000220:	2b00      	cmp	r3, #0
 8000222:	d001      	beq.n	8000228 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000224:	f000 f822 	bl	800026c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800022c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800022e:	f107 0308 	add.w	r3, r7, #8
 8000232:	4619      	mov	r1, r3
 8000234:	480c      	ldr	r0, [pc, #48]	; (8000268 <MX_TIM2_Init+0x94>)
 8000236:	f000 ff68 	bl	800110a <HAL_TIM_ConfigClockSource>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d001      	beq.n	8000244 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000240:	f000 f814 	bl	800026c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000244:	2300      	movs	r3, #0
 8000246:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000248:	2300      	movs	r3, #0
 800024a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800024c:	463b      	mov	r3, r7
 800024e:	4619      	mov	r1, r3
 8000250:	4805      	ldr	r0, [pc, #20]	; (8000268 <MX_TIM2_Init+0x94>)
 8000252:	f001 f93d 	bl	80014d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800025c:	f000 f806 	bl	800026c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000260:	bf00      	nop
 8000262:	3718      	adds	r7, #24
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000028 	.word	0x20000028

0800026c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000270:	b672      	cpsid	i
}
 8000272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000274:	e7fe      	b.n	8000274 <Error_Handler+0x8>
	...

08000278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800027e:	4b0e      	ldr	r3, [pc, #56]	; (80002b8 <HAL_MspInit+0x40>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	4a0d      	ldr	r2, [pc, #52]	; (80002b8 <HAL_MspInit+0x40>)
 8000284:	f043 0301 	orr.w	r3, r3, #1
 8000288:	6193      	str	r3, [r2, #24]
 800028a:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <HAL_MspInit+0x40>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	f003 0301 	and.w	r3, r3, #1
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000296:	4b08      	ldr	r3, [pc, #32]	; (80002b8 <HAL_MspInit+0x40>)
 8000298:	69db      	ldr	r3, [r3, #28]
 800029a:	4a07      	ldr	r2, [pc, #28]	; (80002b8 <HAL_MspInit+0x40>)
 800029c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002a0:	61d3      	str	r3, [r2, #28]
 80002a2:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <HAL_MspInit+0x40>)
 80002a4:	69db      	ldr	r3, [r3, #28]
 80002a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002aa:	603b      	str	r3, [r7, #0]
 80002ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002ae:	bf00      	nop
 80002b0:	370c      	adds	r7, #12
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bc80      	pop	{r7}
 80002b6:	4770      	bx	lr
 80002b8:	40021000 	.word	0x40021000

080002bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80002cc:	d113      	bne.n	80002f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80002ce:	4b0c      	ldr	r3, [pc, #48]	; (8000300 <HAL_TIM_Base_MspInit+0x44>)
 80002d0:	69db      	ldr	r3, [r3, #28]
 80002d2:	4a0b      	ldr	r2, [pc, #44]	; (8000300 <HAL_TIM_Base_MspInit+0x44>)
 80002d4:	f043 0301 	orr.w	r3, r3, #1
 80002d8:	61d3      	str	r3, [r2, #28]
 80002da:	4b09      	ldr	r3, [pc, #36]	; (8000300 <HAL_TIM_Base_MspInit+0x44>)
 80002dc:	69db      	ldr	r3, [r3, #28]
 80002de:	f003 0301 	and.w	r3, r3, #1
 80002e2:	60fb      	str	r3, [r7, #12]
 80002e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80002e6:	2200      	movs	r2, #0
 80002e8:	2100      	movs	r1, #0
 80002ea:	201c      	movs	r0, #28
 80002ec:	f000 f9a1 	bl	8000632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80002f0:	201c      	movs	r0, #28
 80002f2:	f000 f9ba 	bl	800066a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80002f6:	bf00      	nop
 80002f8:	3710      	adds	r7, #16
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	40021000 	.word	0x40021000

08000304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000308:	e7fe      	b.n	8000308 <NMI_Handler+0x4>

0800030a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800030a:	b480      	push	{r7}
 800030c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800030e:	e7fe      	b.n	800030e <HardFault_Handler+0x4>

08000310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000314:	e7fe      	b.n	8000314 <MemManage_Handler+0x4>

08000316 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000316:	b480      	push	{r7}
 8000318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800031a:	e7fe      	b.n	800031a <BusFault_Handler+0x4>

0800031c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000320:	e7fe      	b.n	8000320 <UsageFault_Handler+0x4>

08000322 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000322:	b480      	push	{r7}
 8000324:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000326:	bf00      	nop
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr

0800032e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800032e:	b480      	push	{r7}
 8000330:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000332:	bf00      	nop
 8000334:	46bd      	mov	sp, r7
 8000336:	bc80      	pop	{r7}
 8000338:	4770      	bx	lr

0800033a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800033a:	b480      	push	{r7}
 800033c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800033e:	bf00      	nop
 8000340:	46bd      	mov	sp, r7
 8000342:	bc80      	pop	{r7}
 8000344:	4770      	bx	lr

08000346 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000346:	b580      	push	{r7, lr}
 8000348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800034a:	f000 f87f 	bl	800044c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800034e:	bf00      	nop
 8000350:	bd80      	pop	{r7, pc}
	...

08000354 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000358:	4802      	ldr	r0, [pc, #8]	; (8000364 <TIM2_IRQHandler+0x10>)
 800035a:	f000 fdce 	bl	8000efa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	20000028 	.word	0x20000028

08000368 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800036c:	bf00      	nop
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000374:	f7ff fff8 	bl	8000368 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000378:	480b      	ldr	r0, [pc, #44]	; (80003a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800037a:	490c      	ldr	r1, [pc, #48]	; (80003ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800037c:	4a0c      	ldr	r2, [pc, #48]	; (80003b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800037e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000380:	e002      	b.n	8000388 <LoopCopyDataInit>

08000382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000386:	3304      	adds	r3, #4

08000388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800038a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800038c:	d3f9      	bcc.n	8000382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800038e:	4a09      	ldr	r2, [pc, #36]	; (80003b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000390:	4c09      	ldr	r4, [pc, #36]	; (80003b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000394:	e001      	b.n	800039a <LoopFillZerobss>

08000396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000398:	3204      	adds	r2, #4

0800039a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800039a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800039c:	d3fb      	bcc.n	8000396 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800039e:	f001 f909 	bl	80015b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003a2:	f7ff fed3 	bl	800014c <main>
  bx lr
 80003a6:	4770      	bx	lr
  ldr r0, =_sdata
 80003a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003b0:	08001640 	.word	0x08001640
  ldr r2, =_sbss
 80003b4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003b8:	20000074 	.word	0x20000074

080003bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003bc:	e7fe      	b.n	80003bc <ADC1_2_IRQHandler>
	...

080003c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003c4:	4b08      	ldr	r3, [pc, #32]	; (80003e8 <HAL_Init+0x28>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	4a07      	ldr	r2, [pc, #28]	; (80003e8 <HAL_Init+0x28>)
 80003ca:	f043 0310 	orr.w	r3, r3, #16
 80003ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003d0:	2003      	movs	r0, #3
 80003d2:	f000 f923 	bl	800061c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003d6:	200f      	movs	r0, #15
 80003d8:	f000 f808 	bl	80003ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003dc:	f7ff ff4c 	bl	8000278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003e0:	2300      	movs	r3, #0
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	40022000 	.word	0x40022000

080003ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <HAL_InitTick+0x54>)
 80003f6:	681a      	ldr	r2, [r3, #0]
 80003f8:	4b12      	ldr	r3, [pc, #72]	; (8000444 <HAL_InitTick+0x58>)
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	4619      	mov	r1, r3
 80003fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000402:	fbb3 f3f1 	udiv	r3, r3, r1
 8000406:	fbb2 f3f3 	udiv	r3, r2, r3
 800040a:	4618      	mov	r0, r3
 800040c:	f000 f93b 	bl	8000686 <HAL_SYSTICK_Config>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000416:	2301      	movs	r3, #1
 8000418:	e00e      	b.n	8000438 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	2b0f      	cmp	r3, #15
 800041e:	d80a      	bhi.n	8000436 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000420:	2200      	movs	r2, #0
 8000422:	6879      	ldr	r1, [r7, #4]
 8000424:	f04f 30ff 	mov.w	r0, #4294967295
 8000428:	f000 f903 	bl	8000632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800042c:	4a06      	ldr	r2, [pc, #24]	; (8000448 <HAL_InitTick+0x5c>)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000432:	2300      	movs	r3, #0
 8000434:	e000      	b.n	8000438 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000436:	2301      	movs	r3, #1
}
 8000438:	4618      	mov	r0, r3
 800043a:	3708      	adds	r7, #8
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000000 	.word	0x20000000
 8000444:	20000008 	.word	0x20000008
 8000448:	20000004 	.word	0x20000004

0800044c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000450:	4b05      	ldr	r3, [pc, #20]	; (8000468 <HAL_IncTick+0x1c>)
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	461a      	mov	r2, r3
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <HAL_IncTick+0x20>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	4413      	add	r3, r2
 800045c:	4a03      	ldr	r2, [pc, #12]	; (800046c <HAL_IncTick+0x20>)
 800045e:	6013      	str	r3, [r2, #0]
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr
 8000468:	20000008 	.word	0x20000008
 800046c:	20000070 	.word	0x20000070

08000470 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  return uwTick;
 8000474:	4b02      	ldr	r3, [pc, #8]	; (8000480 <HAL_GetTick+0x10>)
 8000476:	681b      	ldr	r3, [r3, #0]
}
 8000478:	4618      	mov	r0, r3
 800047a:	46bd      	mov	sp, r7
 800047c:	bc80      	pop	{r7}
 800047e:	4770      	bx	lr
 8000480:	20000070 	.word	0x20000070

08000484 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	f003 0307 	and.w	r3, r3, #7
 8000492:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000494:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <__NVIC_SetPriorityGrouping+0x44>)
 8000496:	68db      	ldr	r3, [r3, #12]
 8000498:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800049a:	68ba      	ldr	r2, [r7, #8]
 800049c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004a0:	4013      	ands	r3, r2
 80004a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004b6:	4a04      	ldr	r2, [pc, #16]	; (80004c8 <__NVIC_SetPriorityGrouping+0x44>)
 80004b8:	68bb      	ldr	r3, [r7, #8]
 80004ba:	60d3      	str	r3, [r2, #12]
}
 80004bc:	bf00      	nop
 80004be:	3714      	adds	r7, #20
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	e000ed00 	.word	0xe000ed00

080004cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004d0:	4b04      	ldr	r3, [pc, #16]	; (80004e4 <__NVIC_GetPriorityGrouping+0x18>)
 80004d2:	68db      	ldr	r3, [r3, #12]
 80004d4:	0a1b      	lsrs	r3, r3, #8
 80004d6:	f003 0307 	and.w	r3, r3, #7
}
 80004da:	4618      	mov	r0, r3
 80004dc:	46bd      	mov	sp, r7
 80004de:	bc80      	pop	{r7}
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	e000ed00 	.word	0xe000ed00

080004e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	db0b      	blt.n	8000512 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	f003 021f 	and.w	r2, r3, #31
 8000500:	4906      	ldr	r1, [pc, #24]	; (800051c <__NVIC_EnableIRQ+0x34>)
 8000502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000506:	095b      	lsrs	r3, r3, #5
 8000508:	2001      	movs	r0, #1
 800050a:	fa00 f202 	lsl.w	r2, r0, r2
 800050e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000512:	bf00      	nop
 8000514:	370c      	adds	r7, #12
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr
 800051c:	e000e100 	.word	0xe000e100

08000520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	6039      	str	r1, [r7, #0]
 800052a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800052c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000530:	2b00      	cmp	r3, #0
 8000532:	db0a      	blt.n	800054a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	b2da      	uxtb	r2, r3
 8000538:	490c      	ldr	r1, [pc, #48]	; (800056c <__NVIC_SetPriority+0x4c>)
 800053a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053e:	0112      	lsls	r2, r2, #4
 8000540:	b2d2      	uxtb	r2, r2
 8000542:	440b      	add	r3, r1
 8000544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000548:	e00a      	b.n	8000560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	b2da      	uxtb	r2, r3
 800054e:	4908      	ldr	r1, [pc, #32]	; (8000570 <__NVIC_SetPriority+0x50>)
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	f003 030f 	and.w	r3, r3, #15
 8000556:	3b04      	subs	r3, #4
 8000558:	0112      	lsls	r2, r2, #4
 800055a:	b2d2      	uxtb	r2, r2
 800055c:	440b      	add	r3, r1
 800055e:	761a      	strb	r2, [r3, #24]
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	e000e100 	.word	0xe000e100
 8000570:	e000ed00 	.word	0xe000ed00

08000574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000574:	b480      	push	{r7}
 8000576:	b089      	sub	sp, #36	; 0x24
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	f003 0307 	and.w	r3, r3, #7
 8000586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000588:	69fb      	ldr	r3, [r7, #28]
 800058a:	f1c3 0307 	rsb	r3, r3, #7
 800058e:	2b04      	cmp	r3, #4
 8000590:	bf28      	it	cs
 8000592:	2304      	movcs	r3, #4
 8000594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000596:	69fb      	ldr	r3, [r7, #28]
 8000598:	3304      	adds	r3, #4
 800059a:	2b06      	cmp	r3, #6
 800059c:	d902      	bls.n	80005a4 <NVIC_EncodePriority+0x30>
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	3b03      	subs	r3, #3
 80005a2:	e000      	b.n	80005a6 <NVIC_EncodePriority+0x32>
 80005a4:	2300      	movs	r3, #0
 80005a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a8:	f04f 32ff 	mov.w	r2, #4294967295
 80005ac:	69bb      	ldr	r3, [r7, #24]
 80005ae:	fa02 f303 	lsl.w	r3, r2, r3
 80005b2:	43da      	mvns	r2, r3
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	401a      	ands	r2, r3
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005bc:	f04f 31ff 	mov.w	r1, #4294967295
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	fa01 f303 	lsl.w	r3, r1, r3
 80005c6:	43d9      	mvns	r1, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005cc:	4313      	orrs	r3, r2
         );
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3724      	adds	r7, #36	; 0x24
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	3b01      	subs	r3, #1
 80005e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80005e8:	d301      	bcc.n	80005ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005ea:	2301      	movs	r3, #1
 80005ec:	e00f      	b.n	800060e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005ee:	4a0a      	ldr	r2, [pc, #40]	; (8000618 <SysTick_Config+0x40>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	3b01      	subs	r3, #1
 80005f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005f6:	210f      	movs	r1, #15
 80005f8:	f04f 30ff 	mov.w	r0, #4294967295
 80005fc:	f7ff ff90 	bl	8000520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000600:	4b05      	ldr	r3, [pc, #20]	; (8000618 <SysTick_Config+0x40>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000606:	4b04      	ldr	r3, [pc, #16]	; (8000618 <SysTick_Config+0x40>)
 8000608:	2207      	movs	r2, #7
 800060a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800060c:	2300      	movs	r3, #0
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	e000e010 	.word	0xe000e010

0800061c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000624:	6878      	ldr	r0, [r7, #4]
 8000626:	f7ff ff2d 	bl	8000484 <__NVIC_SetPriorityGrouping>
}
 800062a:	bf00      	nop
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}

08000632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000632:	b580      	push	{r7, lr}
 8000634:	b086      	sub	sp, #24
 8000636:	af00      	add	r7, sp, #0
 8000638:	4603      	mov	r3, r0
 800063a:	60b9      	str	r1, [r7, #8]
 800063c:	607a      	str	r2, [r7, #4]
 800063e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000644:	f7ff ff42 	bl	80004cc <__NVIC_GetPriorityGrouping>
 8000648:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	68b9      	ldr	r1, [r7, #8]
 800064e:	6978      	ldr	r0, [r7, #20]
 8000650:	f7ff ff90 	bl	8000574 <NVIC_EncodePriority>
 8000654:	4602      	mov	r2, r0
 8000656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800065a:	4611      	mov	r1, r2
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ff5f 	bl	8000520 <__NVIC_SetPriority>
}
 8000662:	bf00      	nop
 8000664:	3718      	adds	r7, #24
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}

0800066a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	b082      	sub	sp, #8
 800066e:	af00      	add	r7, sp, #0
 8000670:	4603      	mov	r3, r0
 8000672:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff ff35 	bl	80004e8 <__NVIC_EnableIRQ>
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	b082      	sub	sp, #8
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f7ff ffa2 	bl	80005d8 <SysTick_Config>
 8000694:	4603      	mov	r3, r0
}
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b086      	sub	sp, #24
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d101      	bne.n	80006b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80006ae:	2301      	movs	r3, #1
 80006b0:	e272      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	f000 8087 	beq.w	80007ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80006c0:	4b92      	ldr	r3, [pc, #584]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	f003 030c 	and.w	r3, r3, #12
 80006c8:	2b04      	cmp	r3, #4
 80006ca:	d00c      	beq.n	80006e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006cc:	4b8f      	ldr	r3, [pc, #572]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80006ce:	685b      	ldr	r3, [r3, #4]
 80006d0:	f003 030c 	and.w	r3, r3, #12
 80006d4:	2b08      	cmp	r3, #8
 80006d6:	d112      	bne.n	80006fe <HAL_RCC_OscConfig+0x5e>
 80006d8:	4b8c      	ldr	r3, [pc, #560]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006e4:	d10b      	bne.n	80006fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006e6:	4b89      	ldr	r3, [pc, #548]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d06c      	beq.n	80007cc <HAL_RCC_OscConfig+0x12c>
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d168      	bne.n	80007cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
 80006fc:	e24c      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000706:	d106      	bne.n	8000716 <HAL_RCC_OscConfig+0x76>
 8000708:	4b80      	ldr	r3, [pc, #512]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a7f      	ldr	r2, [pc, #508]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 800070e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000712:	6013      	str	r3, [r2, #0]
 8000714:	e02e      	b.n	8000774 <HAL_RCC_OscConfig+0xd4>
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d10c      	bne.n	8000738 <HAL_RCC_OscConfig+0x98>
 800071e:	4b7b      	ldr	r3, [pc, #492]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4a7a      	ldr	r2, [pc, #488]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000724:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000728:	6013      	str	r3, [r2, #0]
 800072a:	4b78      	ldr	r3, [pc, #480]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4a77      	ldr	r2, [pc, #476]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000730:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000734:	6013      	str	r3, [r2, #0]
 8000736:	e01d      	b.n	8000774 <HAL_RCC_OscConfig+0xd4>
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000740:	d10c      	bne.n	800075c <HAL_RCC_OscConfig+0xbc>
 8000742:	4b72      	ldr	r3, [pc, #456]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a71      	ldr	r2, [pc, #452]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800074c:	6013      	str	r3, [r2, #0]
 800074e:	4b6f      	ldr	r3, [pc, #444]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a6e      	ldr	r2, [pc, #440]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	e00b      	b.n	8000774 <HAL_RCC_OscConfig+0xd4>
 800075c:	4b6b      	ldr	r3, [pc, #428]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a6a      	ldr	r2, [pc, #424]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000766:	6013      	str	r3, [r2, #0]
 8000768:	4b68      	ldr	r3, [pc, #416]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a67      	ldr	r2, [pc, #412]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 800076e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000772:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d013      	beq.n	80007a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800077c:	f7ff fe78 	bl	8000470 <HAL_GetTick>
 8000780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000782:	e008      	b.n	8000796 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000784:	f7ff fe74 	bl	8000470 <HAL_GetTick>
 8000788:	4602      	mov	r2, r0
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	2b64      	cmp	r3, #100	; 0x64
 8000790:	d901      	bls.n	8000796 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000792:	2303      	movs	r3, #3
 8000794:	e200      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000796:	4b5d      	ldr	r3, [pc, #372]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d0f0      	beq.n	8000784 <HAL_RCC_OscConfig+0xe4>
 80007a2:	e014      	b.n	80007ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007a4:	f7ff fe64 	bl	8000470 <HAL_GetTick>
 80007a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007aa:	e008      	b.n	80007be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007ac:	f7ff fe60 	bl	8000470 <HAL_GetTick>
 80007b0:	4602      	mov	r2, r0
 80007b2:	693b      	ldr	r3, [r7, #16]
 80007b4:	1ad3      	subs	r3, r2, r3
 80007b6:	2b64      	cmp	r3, #100	; 0x64
 80007b8:	d901      	bls.n	80007be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80007ba:	2303      	movs	r3, #3
 80007bc:	e1ec      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007be:	4b53      	ldr	r3, [pc, #332]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d1f0      	bne.n	80007ac <HAL_RCC_OscConfig+0x10c>
 80007ca:	e000      	b.n	80007ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d063      	beq.n	80008a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80007da:	4b4c      	ldr	r3, [pc, #304]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	f003 030c 	and.w	r3, r3, #12
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d00b      	beq.n	80007fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80007e6:	4b49      	ldr	r3, [pc, #292]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	f003 030c 	and.w	r3, r3, #12
 80007ee:	2b08      	cmp	r3, #8
 80007f0:	d11c      	bne.n	800082c <HAL_RCC_OscConfig+0x18c>
 80007f2:	4b46      	ldr	r3, [pc, #280]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d116      	bne.n	800082c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80007fe:	4b43      	ldr	r3, [pc, #268]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f003 0302 	and.w	r3, r3, #2
 8000806:	2b00      	cmp	r3, #0
 8000808:	d005      	beq.n	8000816 <HAL_RCC_OscConfig+0x176>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	691b      	ldr	r3, [r3, #16]
 800080e:	2b01      	cmp	r3, #1
 8000810:	d001      	beq.n	8000816 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000812:	2301      	movs	r3, #1
 8000814:	e1c0      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000816:	4b3d      	ldr	r3, [pc, #244]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	695b      	ldr	r3, [r3, #20]
 8000822:	00db      	lsls	r3, r3, #3
 8000824:	4939      	ldr	r1, [pc, #228]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000826:	4313      	orrs	r3, r2
 8000828:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800082a:	e03a      	b.n	80008a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	691b      	ldr	r3, [r3, #16]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d020      	beq.n	8000876 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000834:	4b36      	ldr	r3, [pc, #216]	; (8000910 <HAL_RCC_OscConfig+0x270>)
 8000836:	2201      	movs	r2, #1
 8000838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800083a:	f7ff fe19 	bl	8000470 <HAL_GetTick>
 800083e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000840:	e008      	b.n	8000854 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000842:	f7ff fe15 	bl	8000470 <HAL_GetTick>
 8000846:	4602      	mov	r2, r0
 8000848:	693b      	ldr	r3, [r7, #16]
 800084a:	1ad3      	subs	r3, r2, r3
 800084c:	2b02      	cmp	r3, #2
 800084e:	d901      	bls.n	8000854 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000850:	2303      	movs	r3, #3
 8000852:	e1a1      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000854:	4b2d      	ldr	r3, [pc, #180]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f003 0302 	and.w	r3, r3, #2
 800085c:	2b00      	cmp	r3, #0
 800085e:	d0f0      	beq.n	8000842 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000860:	4b2a      	ldr	r3, [pc, #168]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	695b      	ldr	r3, [r3, #20]
 800086c:	00db      	lsls	r3, r3, #3
 800086e:	4927      	ldr	r1, [pc, #156]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000870:	4313      	orrs	r3, r2
 8000872:	600b      	str	r3, [r1, #0]
 8000874:	e015      	b.n	80008a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000876:	4b26      	ldr	r3, [pc, #152]	; (8000910 <HAL_RCC_OscConfig+0x270>)
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800087c:	f7ff fdf8 	bl	8000470 <HAL_GetTick>
 8000880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000882:	e008      	b.n	8000896 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000884:	f7ff fdf4 	bl	8000470 <HAL_GetTick>
 8000888:	4602      	mov	r2, r0
 800088a:	693b      	ldr	r3, [r7, #16]
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	2b02      	cmp	r3, #2
 8000890:	d901      	bls.n	8000896 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000892:	2303      	movs	r3, #3
 8000894:	e180      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000896:	4b1d      	ldr	r3, [pc, #116]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	f003 0302 	and.w	r3, r3, #2
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d1f0      	bne.n	8000884 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f003 0308 	and.w	r3, r3, #8
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d03a      	beq.n	8000924 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d019      	beq.n	80008ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008b6:	4b17      	ldr	r3, [pc, #92]	; (8000914 <HAL_RCC_OscConfig+0x274>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008bc:	f7ff fdd8 	bl	8000470 <HAL_GetTick>
 80008c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008c2:	e008      	b.n	80008d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008c4:	f7ff fdd4 	bl	8000470 <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	d901      	bls.n	80008d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80008d2:	2303      	movs	r3, #3
 80008d4:	e160      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008d6:	4b0d      	ldr	r3, [pc, #52]	; (800090c <HAL_RCC_OscConfig+0x26c>)
 80008d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008da:	f003 0302 	and.w	r3, r3, #2
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d0f0      	beq.n	80008c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80008e2:	2001      	movs	r0, #1
 80008e4:	f000 fa9c 	bl	8000e20 <RCC_Delay>
 80008e8:	e01c      	b.n	8000924 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80008ea:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <HAL_RCC_OscConfig+0x274>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008f0:	f7ff fdbe 	bl	8000470 <HAL_GetTick>
 80008f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008f6:	e00f      	b.n	8000918 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008f8:	f7ff fdba 	bl	8000470 <HAL_GetTick>
 80008fc:	4602      	mov	r2, r0
 80008fe:	693b      	ldr	r3, [r7, #16]
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	2b02      	cmp	r3, #2
 8000904:	d908      	bls.n	8000918 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000906:	2303      	movs	r3, #3
 8000908:	e146      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
 800090a:	bf00      	nop
 800090c:	40021000 	.word	0x40021000
 8000910:	42420000 	.word	0x42420000
 8000914:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000918:	4b92      	ldr	r3, [pc, #584]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 800091a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800091c:	f003 0302 	and.w	r3, r3, #2
 8000920:	2b00      	cmp	r3, #0
 8000922:	d1e9      	bne.n	80008f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f003 0304 	and.w	r3, r3, #4
 800092c:	2b00      	cmp	r3, #0
 800092e:	f000 80a6 	beq.w	8000a7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000932:	2300      	movs	r3, #0
 8000934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000936:	4b8b      	ldr	r3, [pc, #556]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d10d      	bne.n	800095e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	4b88      	ldr	r3, [pc, #544]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000944:	69db      	ldr	r3, [r3, #28]
 8000946:	4a87      	ldr	r2, [pc, #540]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094c:	61d3      	str	r3, [r2, #28]
 800094e:	4b85      	ldr	r3, [pc, #532]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000950:	69db      	ldr	r3, [r3, #28]
 8000952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000956:	60bb      	str	r3, [r7, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800095a:	2301      	movs	r3, #1
 800095c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800095e:	4b82      	ldr	r3, [pc, #520]	; (8000b68 <HAL_RCC_OscConfig+0x4c8>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000966:	2b00      	cmp	r3, #0
 8000968:	d118      	bne.n	800099c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800096a:	4b7f      	ldr	r3, [pc, #508]	; (8000b68 <HAL_RCC_OscConfig+0x4c8>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a7e      	ldr	r2, [pc, #504]	; (8000b68 <HAL_RCC_OscConfig+0x4c8>)
 8000970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000976:	f7ff fd7b 	bl	8000470 <HAL_GetTick>
 800097a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800097c:	e008      	b.n	8000990 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800097e:	f7ff fd77 	bl	8000470 <HAL_GetTick>
 8000982:	4602      	mov	r2, r0
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	2b64      	cmp	r3, #100	; 0x64
 800098a:	d901      	bls.n	8000990 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800098c:	2303      	movs	r3, #3
 800098e:	e103      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000990:	4b75      	ldr	r3, [pc, #468]	; (8000b68 <HAL_RCC_OscConfig+0x4c8>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000998:	2b00      	cmp	r3, #0
 800099a:	d0f0      	beq.n	800097e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d106      	bne.n	80009b2 <HAL_RCC_OscConfig+0x312>
 80009a4:	4b6f      	ldr	r3, [pc, #444]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009a6:	6a1b      	ldr	r3, [r3, #32]
 80009a8:	4a6e      	ldr	r2, [pc, #440]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	6213      	str	r3, [r2, #32]
 80009b0:	e02d      	b.n	8000a0e <HAL_RCC_OscConfig+0x36e>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	68db      	ldr	r3, [r3, #12]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d10c      	bne.n	80009d4 <HAL_RCC_OscConfig+0x334>
 80009ba:	4b6a      	ldr	r3, [pc, #424]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009bc:	6a1b      	ldr	r3, [r3, #32]
 80009be:	4a69      	ldr	r2, [pc, #420]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009c0:	f023 0301 	bic.w	r3, r3, #1
 80009c4:	6213      	str	r3, [r2, #32]
 80009c6:	4b67      	ldr	r3, [pc, #412]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009c8:	6a1b      	ldr	r3, [r3, #32]
 80009ca:	4a66      	ldr	r2, [pc, #408]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009cc:	f023 0304 	bic.w	r3, r3, #4
 80009d0:	6213      	str	r3, [r2, #32]
 80009d2:	e01c      	b.n	8000a0e <HAL_RCC_OscConfig+0x36e>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	2b05      	cmp	r3, #5
 80009da:	d10c      	bne.n	80009f6 <HAL_RCC_OscConfig+0x356>
 80009dc:	4b61      	ldr	r3, [pc, #388]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009de:	6a1b      	ldr	r3, [r3, #32]
 80009e0:	4a60      	ldr	r2, [pc, #384]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009e2:	f043 0304 	orr.w	r3, r3, #4
 80009e6:	6213      	str	r3, [r2, #32]
 80009e8:	4b5e      	ldr	r3, [pc, #376]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009ea:	6a1b      	ldr	r3, [r3, #32]
 80009ec:	4a5d      	ldr	r2, [pc, #372]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009ee:	f043 0301 	orr.w	r3, r3, #1
 80009f2:	6213      	str	r3, [r2, #32]
 80009f4:	e00b      	b.n	8000a0e <HAL_RCC_OscConfig+0x36e>
 80009f6:	4b5b      	ldr	r3, [pc, #364]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009f8:	6a1b      	ldr	r3, [r3, #32]
 80009fa:	4a5a      	ldr	r2, [pc, #360]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 80009fc:	f023 0301 	bic.w	r3, r3, #1
 8000a00:	6213      	str	r3, [r2, #32]
 8000a02:	4b58      	ldr	r3, [pc, #352]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000a04:	6a1b      	ldr	r3, [r3, #32]
 8000a06:	4a57      	ldr	r2, [pc, #348]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000a08:	f023 0304 	bic.w	r3, r3, #4
 8000a0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	68db      	ldr	r3, [r3, #12]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d015      	beq.n	8000a42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a16:	f7ff fd2b 	bl	8000470 <HAL_GetTick>
 8000a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a1c:	e00a      	b.n	8000a34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a1e:	f7ff fd27 	bl	8000470 <HAL_GetTick>
 8000a22:	4602      	mov	r2, r0
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	1ad3      	subs	r3, r2, r3
 8000a28:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d901      	bls.n	8000a34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000a30:	2303      	movs	r3, #3
 8000a32:	e0b1      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a34:	4b4b      	ldr	r3, [pc, #300]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000a36:	6a1b      	ldr	r3, [r3, #32]
 8000a38:	f003 0302 	and.w	r3, r3, #2
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d0ee      	beq.n	8000a1e <HAL_RCC_OscConfig+0x37e>
 8000a40:	e014      	b.n	8000a6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a42:	f7ff fd15 	bl	8000470 <HAL_GetTick>
 8000a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a48:	e00a      	b.n	8000a60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a4a:	f7ff fd11 	bl	8000470 <HAL_GetTick>
 8000a4e:	4602      	mov	r2, r0
 8000a50:	693b      	ldr	r3, [r7, #16]
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d901      	bls.n	8000a60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	e09b      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a60:	4b40      	ldr	r3, [pc, #256]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000a62:	6a1b      	ldr	r3, [r3, #32]
 8000a64:	f003 0302 	and.w	r3, r3, #2
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d1ee      	bne.n	8000a4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000a6c:	7dfb      	ldrb	r3, [r7, #23]
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d105      	bne.n	8000a7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a72:	4b3c      	ldr	r3, [pc, #240]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000a74:	69db      	ldr	r3, [r3, #28]
 8000a76:	4a3b      	ldr	r2, [pc, #236]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	f000 8087 	beq.w	8000b96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a88:	4b36      	ldr	r3, [pc, #216]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f003 030c 	and.w	r3, r3, #12
 8000a90:	2b08      	cmp	r3, #8
 8000a92:	d061      	beq.n	8000b58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	69db      	ldr	r3, [r3, #28]
 8000a98:	2b02      	cmp	r3, #2
 8000a9a:	d146      	bne.n	8000b2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a9c:	4b33      	ldr	r3, [pc, #204]	; (8000b6c <HAL_RCC_OscConfig+0x4cc>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aa2:	f7ff fce5 	bl	8000470 <HAL_GetTick>
 8000aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aa8:	e008      	b.n	8000abc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000aaa:	f7ff fce1 	bl	8000470 <HAL_GetTick>
 8000aae:	4602      	mov	r2, r0
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	1ad3      	subs	r3, r2, r3
 8000ab4:	2b02      	cmp	r3, #2
 8000ab6:	d901      	bls.n	8000abc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	e06d      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000abc:	4b29      	ldr	r3, [pc, #164]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d1f0      	bne.n	8000aaa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6a1b      	ldr	r3, [r3, #32]
 8000acc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ad0:	d108      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ad2:	4b24      	ldr	r3, [pc, #144]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	689b      	ldr	r3, [r3, #8]
 8000ade:	4921      	ldr	r1, [pc, #132]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ae4:	4b1f      	ldr	r3, [pc, #124]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6a19      	ldr	r1, [r3, #32]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af4:	430b      	orrs	r3, r1
 8000af6:	491b      	ldr	r1, [pc, #108]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000af8:	4313      	orrs	r3, r2
 8000afa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000afc:	4b1b      	ldr	r3, [pc, #108]	; (8000b6c <HAL_RCC_OscConfig+0x4cc>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b02:	f7ff fcb5 	bl	8000470 <HAL_GetTick>
 8000b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b08:	e008      	b.n	8000b1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b0a:	f7ff fcb1 	bl	8000470 <HAL_GetTick>
 8000b0e:	4602      	mov	r2, r0
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d901      	bls.n	8000b1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	e03d      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d0f0      	beq.n	8000b0a <HAL_RCC_OscConfig+0x46a>
 8000b28:	e035      	b.n	8000b96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b2a:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <HAL_RCC_OscConfig+0x4cc>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b30:	f7ff fc9e 	bl	8000470 <HAL_GetTick>
 8000b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b36:	e008      	b.n	8000b4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b38:	f7ff fc9a 	bl	8000470 <HAL_GetTick>
 8000b3c:	4602      	mov	r2, r0
 8000b3e:	693b      	ldr	r3, [r7, #16]
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d901      	bls.n	8000b4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000b46:	2303      	movs	r3, #3
 8000b48:	e026      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b4a:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <HAL_RCC_OscConfig+0x4c4>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d1f0      	bne.n	8000b38 <HAL_RCC_OscConfig+0x498>
 8000b56:	e01e      	b.n	8000b96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	69db      	ldr	r3, [r3, #28]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d107      	bne.n	8000b70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000b60:	2301      	movs	r3, #1
 8000b62:	e019      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
 8000b64:	40021000 	.word	0x40021000
 8000b68:	40007000 	.word	0x40007000
 8000b6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <HAL_RCC_OscConfig+0x500>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6a1b      	ldr	r3, [r3, #32]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d106      	bne.n	8000b92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d001      	beq.n	8000b96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	e000      	b.n	8000b98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000b96:	2300      	movs	r3, #0
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3718      	adds	r7, #24
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d101      	bne.n	8000bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	e0d0      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000bb8:	4b6a      	ldr	r3, [pc, #424]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f003 0307 	and.w	r3, r3, #7
 8000bc0:	683a      	ldr	r2, [r7, #0]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d910      	bls.n	8000be8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bc6:	4b67      	ldr	r3, [pc, #412]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f023 0207 	bic.w	r2, r3, #7
 8000bce:	4965      	ldr	r1, [pc, #404]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bd6:	4b63      	ldr	r3, [pc, #396]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	683a      	ldr	r2, [r7, #0]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d001      	beq.n	8000be8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	e0b8      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f003 0302 	and.w	r3, r3, #2
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d020      	beq.n	8000c36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f003 0304 	and.w	r3, r3, #4
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d005      	beq.n	8000c0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c00:	4b59      	ldr	r3, [pc, #356]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	4a58      	ldr	r2, [pc, #352]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000c0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f003 0308 	and.w	r3, r3, #8
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d005      	beq.n	8000c24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c18:	4b53      	ldr	r3, [pc, #332]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	4a52      	ldr	r2, [pc, #328]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c1e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000c22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c24:	4b50      	ldr	r3, [pc, #320]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	494d      	ldr	r1, [pc, #308]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c32:	4313      	orrs	r3, r2
 8000c34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d040      	beq.n	8000cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d107      	bne.n	8000c5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c4a:	4b47      	ldr	r3, [pc, #284]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d115      	bne.n	8000c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e07f      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	d107      	bne.n	8000c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c62:	4b41      	ldr	r3, [pc, #260]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d109      	bne.n	8000c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e073      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c72:	4b3d      	ldr	r3, [pc, #244]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d101      	bne.n	8000c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e06b      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c82:	4b39      	ldr	r3, [pc, #228]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f023 0203 	bic.w	r2, r3, #3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	4936      	ldr	r1, [pc, #216]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000c90:	4313      	orrs	r3, r2
 8000c92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000c94:	f7ff fbec 	bl	8000470 <HAL_GetTick>
 8000c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c9a:	e00a      	b.n	8000cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c9c:	f7ff fbe8 	bl	8000470 <HAL_GetTick>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d901      	bls.n	8000cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	e053      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cb2:	4b2d      	ldr	r3, [pc, #180]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f003 020c 	and.w	r2, r3, #12
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d1eb      	bne.n	8000c9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000cc4:	4b27      	ldr	r3, [pc, #156]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 0307 	and.w	r3, r3, #7
 8000ccc:	683a      	ldr	r2, [r7, #0]
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	d210      	bcs.n	8000cf4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cd2:	4b24      	ldr	r3, [pc, #144]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f023 0207 	bic.w	r2, r3, #7
 8000cda:	4922      	ldr	r1, [pc, #136]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ce2:	4b20      	ldr	r3, [pc, #128]	; (8000d64 <HAL_RCC_ClockConfig+0x1c0>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	683a      	ldr	r2, [r7, #0]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d001      	beq.n	8000cf4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	e032      	b.n	8000d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f003 0304 	and.w	r3, r3, #4
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d008      	beq.n	8000d12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d00:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	4916      	ldr	r1, [pc, #88]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0308 	and.w	r3, r3, #8
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d009      	beq.n	8000d32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d1e:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	691b      	ldr	r3, [r3, #16]
 8000d2a:	00db      	lsls	r3, r3, #3
 8000d2c:	490e      	ldr	r1, [pc, #56]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000d32:	f000 f821 	bl	8000d78 <HAL_RCC_GetSysClockFreq>
 8000d36:	4602      	mov	r2, r0
 8000d38:	4b0b      	ldr	r3, [pc, #44]	; (8000d68 <HAL_RCC_ClockConfig+0x1c4>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	091b      	lsrs	r3, r3, #4
 8000d3e:	f003 030f 	and.w	r3, r3, #15
 8000d42:	490a      	ldr	r1, [pc, #40]	; (8000d6c <HAL_RCC_ClockConfig+0x1c8>)
 8000d44:	5ccb      	ldrb	r3, [r1, r3]
 8000d46:	fa22 f303 	lsr.w	r3, r2, r3
 8000d4a:	4a09      	ldr	r2, [pc, #36]	; (8000d70 <HAL_RCC_ClockConfig+0x1cc>)
 8000d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000d4e:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <HAL_RCC_ClockConfig+0x1d0>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff fb4a 	bl	80003ec <HAL_InitTick>

  return HAL_OK;
 8000d58:	2300      	movs	r3, #0
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40022000 	.word	0x40022000
 8000d68:	40021000 	.word	0x40021000
 8000d6c:	08001614 	.word	0x08001614
 8000d70:	20000000 	.word	0x20000000
 8000d74:	20000004 	.word	0x20000004

08000d78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b087      	sub	sp, #28
 8000d7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <HAL_RCC_GetSysClockFreq+0x94>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	f003 030c 	and.w	r3, r3, #12
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	d002      	beq.n	8000da8 <HAL_RCC_GetSysClockFreq+0x30>
 8000da2:	2b08      	cmp	r3, #8
 8000da4:	d003      	beq.n	8000dae <HAL_RCC_GetSysClockFreq+0x36>
 8000da6:	e027      	b.n	8000df8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000da8:	4b19      	ldr	r3, [pc, #100]	; (8000e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8000daa:	613b      	str	r3, [r7, #16]
      break;
 8000dac:	e027      	b.n	8000dfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	0c9b      	lsrs	r3, r3, #18
 8000db2:	f003 030f 	and.w	r3, r3, #15
 8000db6:	4a17      	ldr	r2, [pc, #92]	; (8000e14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000db8:	5cd3      	ldrb	r3, [r2, r3]
 8000dba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d010      	beq.n	8000de8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000dc6:	4b11      	ldr	r3, [pc, #68]	; (8000e0c <HAL_RCC_GetSysClockFreq+0x94>)
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	0c5b      	lsrs	r3, r3, #17
 8000dcc:	f003 0301 	and.w	r3, r3, #1
 8000dd0:	4a11      	ldr	r2, [pc, #68]	; (8000e18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000dd2:	5cd3      	ldrb	r3, [r2, r3]
 8000dd4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a0d      	ldr	r2, [pc, #52]	; (8000e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8000dda:	fb03 f202 	mul.w	r2, r3, r2
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de4:	617b      	str	r3, [r7, #20]
 8000de6:	e004      	b.n	8000df2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	4a0c      	ldr	r2, [pc, #48]	; (8000e1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8000dec:	fb02 f303 	mul.w	r3, r2, r3
 8000df0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	613b      	str	r3, [r7, #16]
      break;
 8000df6:	e002      	b.n	8000dfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000df8:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8000dfa:	613b      	str	r3, [r7, #16]
      break;
 8000dfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000dfe:	693b      	ldr	r3, [r7, #16]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	371c      	adds	r7, #28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	40021000 	.word	0x40021000
 8000e10:	007a1200 	.word	0x007a1200
 8000e14:	08001624 	.word	0x08001624
 8000e18:	08001634 	.word	0x08001634
 8000e1c:	003d0900 	.word	0x003d0900

08000e20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e28:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <RCC_Delay+0x34>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0a      	ldr	r2, [pc, #40]	; (8000e58 <RCC_Delay+0x38>)
 8000e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e32:	0a5b      	lsrs	r3, r3, #9
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	fb02 f303 	mul.w	r3, r2, r3
 8000e3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000e3c:	bf00      	nop
  }
  while (Delay --);
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	1e5a      	subs	r2, r3, #1
 8000e42:	60fa      	str	r2, [r7, #12]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d1f9      	bne.n	8000e3c <RCC_Delay+0x1c>
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	20000000 	.word	0x20000000
 8000e58:	10624dd3 	.word	0x10624dd3

08000e5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d101      	bne.n	8000e6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e041      	b.n	8000ef2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d106      	bne.n	8000e88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fa1a 	bl	80002bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2202      	movs	r2, #2
 8000e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3304      	adds	r3, #4
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4610      	mov	r0, r2
 8000e9c:	f000 fa2a 	bl	80012f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2201      	movs	r2, #1
 8000ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2201      	movs	r2, #1
 8000edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2201      	movs	r2, #1
 8000eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	691b      	ldr	r3, [r3, #16]
 8000f08:	f003 0302 	and.w	r3, r3, #2
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d122      	bne.n	8000f56 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d11b      	bne.n	8000f56 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f06f 0202 	mvn.w	r2, #2
 8000f26:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d003      	beq.n	8000f44 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f000 f9bd 	bl	80012bc <HAL_TIM_IC_CaptureCallback>
 8000f42:	e005      	b.n	8000f50 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f000 f9b0 	bl	80012aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f000 f9bf 	bl	80012ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2200      	movs	r2, #0
 8000f54:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	691b      	ldr	r3, [r3, #16]
 8000f5c:	f003 0304 	and.w	r3, r3, #4
 8000f60:	2b04      	cmp	r3, #4
 8000f62:	d122      	bne.n	8000faa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	68db      	ldr	r3, [r3, #12]
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	2b04      	cmp	r3, #4
 8000f70:	d11b      	bne.n	8000faa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f06f 0204 	mvn.w	r2, #4
 8000f7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2202      	movs	r2, #2
 8000f80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d003      	beq.n	8000f98 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 f993 	bl	80012bc <HAL_TIM_IC_CaptureCallback>
 8000f96:	e005      	b.n	8000fa4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f000 f986 	bl	80012aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f995 	bl	80012ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	f003 0308 	and.w	r3, r3, #8
 8000fb4:	2b08      	cmp	r3, #8
 8000fb6:	d122      	bne.n	8000ffe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	68db      	ldr	r3, [r3, #12]
 8000fbe:	f003 0308 	and.w	r3, r3, #8
 8000fc2:	2b08      	cmp	r3, #8
 8000fc4:	d11b      	bne.n	8000ffe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f06f 0208 	mvn.w	r2, #8
 8000fce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2204      	movs	r2, #4
 8000fd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	69db      	ldr	r3, [r3, #28]
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d003      	beq.n	8000fec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f000 f969 	bl	80012bc <HAL_TIM_IC_CaptureCallback>
 8000fea:	e005      	b.n	8000ff8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f000 f95c 	bl	80012aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f000 f96b 	bl	80012ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	691b      	ldr	r3, [r3, #16]
 8001004:	f003 0310 	and.w	r3, r3, #16
 8001008:	2b10      	cmp	r3, #16
 800100a:	d122      	bne.n	8001052 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68db      	ldr	r3, [r3, #12]
 8001012:	f003 0310 	and.w	r3, r3, #16
 8001016:	2b10      	cmp	r3, #16
 8001018:	d11b      	bne.n	8001052 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f06f 0210 	mvn.w	r2, #16
 8001022:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2208      	movs	r2, #8
 8001028:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	69db      	ldr	r3, [r3, #28]
 8001030:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001034:	2b00      	cmp	r3, #0
 8001036:	d003      	beq.n	8001040 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 f93f 	bl	80012bc <HAL_TIM_IC_CaptureCallback>
 800103e:	e005      	b.n	800104c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f000 f932 	bl	80012aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f000 f941 	bl	80012ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	691b      	ldr	r3, [r3, #16]
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	2b01      	cmp	r3, #1
 800105e:	d10e      	bne.n	800107e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b01      	cmp	r3, #1
 800106c:	d107      	bne.n	800107e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f06f 0201 	mvn.w	r2, #1
 8001076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f000 f90d 	bl	8001298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	691b      	ldr	r3, [r3, #16]
 8001084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001088:	2b80      	cmp	r3, #128	; 0x80
 800108a:	d10e      	bne.n	80010aa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001096:	2b80      	cmp	r3, #128	; 0x80
 8001098:	d107      	bne.n	80010aa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80010a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f000 fa74 	bl	8001592 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	691b      	ldr	r3, [r3, #16]
 80010b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010b4:	2b40      	cmp	r3, #64	; 0x40
 80010b6:	d10e      	bne.n	80010d6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010c2:	2b40      	cmp	r3, #64	; 0x40
 80010c4:	d107      	bne.n	80010d6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80010ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f000 f905 	bl	80012e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	691b      	ldr	r3, [r3, #16]
 80010dc:	f003 0320 	and.w	r3, r3, #32
 80010e0:	2b20      	cmp	r3, #32
 80010e2:	d10e      	bne.n	8001102 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	f003 0320 	and.w	r3, r3, #32
 80010ee:	2b20      	cmp	r3, #32
 80010f0:	d107      	bne.n	8001102 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f06f 0220 	mvn.w	r2, #32
 80010fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f000 fa3f 	bl	8001580 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b084      	sub	sp, #16
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001114:	2300      	movs	r3, #0
 8001116:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800111e:	2b01      	cmp	r3, #1
 8001120:	d101      	bne.n	8001126 <HAL_TIM_ConfigClockSource+0x1c>
 8001122:	2302      	movs	r3, #2
 8001124:	e0b4      	b.n	8001290 <HAL_TIM_ConfigClockSource+0x186>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2201      	movs	r2, #1
 800112a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2202      	movs	r2, #2
 8001132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001144:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800114c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800115e:	d03e      	beq.n	80011de <HAL_TIM_ConfigClockSource+0xd4>
 8001160:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001164:	f200 8087 	bhi.w	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 8001168:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800116c:	f000 8086 	beq.w	800127c <HAL_TIM_ConfigClockSource+0x172>
 8001170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001174:	d87f      	bhi.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 8001176:	2b70      	cmp	r3, #112	; 0x70
 8001178:	d01a      	beq.n	80011b0 <HAL_TIM_ConfigClockSource+0xa6>
 800117a:	2b70      	cmp	r3, #112	; 0x70
 800117c:	d87b      	bhi.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 800117e:	2b60      	cmp	r3, #96	; 0x60
 8001180:	d050      	beq.n	8001224 <HAL_TIM_ConfigClockSource+0x11a>
 8001182:	2b60      	cmp	r3, #96	; 0x60
 8001184:	d877      	bhi.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 8001186:	2b50      	cmp	r3, #80	; 0x50
 8001188:	d03c      	beq.n	8001204 <HAL_TIM_ConfigClockSource+0xfa>
 800118a:	2b50      	cmp	r3, #80	; 0x50
 800118c:	d873      	bhi.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 800118e:	2b40      	cmp	r3, #64	; 0x40
 8001190:	d058      	beq.n	8001244 <HAL_TIM_ConfigClockSource+0x13a>
 8001192:	2b40      	cmp	r3, #64	; 0x40
 8001194:	d86f      	bhi.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 8001196:	2b30      	cmp	r3, #48	; 0x30
 8001198:	d064      	beq.n	8001264 <HAL_TIM_ConfigClockSource+0x15a>
 800119a:	2b30      	cmp	r3, #48	; 0x30
 800119c:	d86b      	bhi.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 800119e:	2b20      	cmp	r3, #32
 80011a0:	d060      	beq.n	8001264 <HAL_TIM_ConfigClockSource+0x15a>
 80011a2:	2b20      	cmp	r3, #32
 80011a4:	d867      	bhi.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d05c      	beq.n	8001264 <HAL_TIM_ConfigClockSource+0x15a>
 80011aa:	2b10      	cmp	r3, #16
 80011ac:	d05a      	beq.n	8001264 <HAL_TIM_ConfigClockSource+0x15a>
 80011ae:	e062      	b.n	8001276 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80011c0:	f000 f967 	bl	8001492 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80011d2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
      break;
 80011dc:	e04f      	b.n	800127e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80011ee:	f000 f950 	bl	8001492 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	689a      	ldr	r2, [r3, #8]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001200:	609a      	str	r2, [r3, #8]
      break;
 8001202:	e03c      	b.n	800127e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001210:	461a      	mov	r2, r3
 8001212:	f000 f8c7 	bl	80013a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2150      	movs	r1, #80	; 0x50
 800121c:	4618      	mov	r0, r3
 800121e:	f000 f91e 	bl	800145e <TIM_ITRx_SetConfig>
      break;
 8001222:	e02c      	b.n	800127e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001230:	461a      	mov	r2, r3
 8001232:	f000 f8e5 	bl	8001400 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2160      	movs	r1, #96	; 0x60
 800123c:	4618      	mov	r0, r3
 800123e:	f000 f90e 	bl	800145e <TIM_ITRx_SetConfig>
      break;
 8001242:	e01c      	b.n	800127e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001250:	461a      	mov	r2, r3
 8001252:	f000 f8a7 	bl	80013a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2140      	movs	r1, #64	; 0x40
 800125c:	4618      	mov	r0, r3
 800125e:	f000 f8fe 	bl	800145e <TIM_ITRx_SetConfig>
      break;
 8001262:	e00c      	b.n	800127e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	4610      	mov	r0, r2
 8001270:	f000 f8f5 	bl	800145e <TIM_ITRx_SetConfig>
      break;
 8001274:	e003      	b.n	800127e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	73fb      	strb	r3, [r7, #15]
      break;
 800127a:	e000      	b.n	800127e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800127c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2201      	movs	r2, #1
 8001282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800128e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr

080012aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr

080012ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr
	...

080012f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4a25      	ldr	r2, [pc, #148]	; (800139c <TIM_Base_SetConfig+0xa8>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d007      	beq.n	800131c <TIM_Base_SetConfig+0x28>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001312:	d003      	beq.n	800131c <TIM_Base_SetConfig+0x28>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a22      	ldr	r2, [pc, #136]	; (80013a0 <TIM_Base_SetConfig+0xac>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d108      	bne.n	800132e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	4313      	orrs	r3, r2
 800132c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a1a      	ldr	r2, [pc, #104]	; (800139c <TIM_Base_SetConfig+0xa8>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d007      	beq.n	8001346 <TIM_Base_SetConfig+0x52>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800133c:	d003      	beq.n	8001346 <TIM_Base_SetConfig+0x52>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a17      	ldr	r2, [pc, #92]	; (80013a0 <TIM_Base_SetConfig+0xac>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d108      	bne.n	8001358 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800134c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	68fa      	ldr	r2, [r7, #12]
 8001354:	4313      	orrs	r3, r2
 8001356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	4313      	orrs	r3, r2
 8001364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4a07      	ldr	r2, [pc, #28]	; (800139c <TIM_Base_SetConfig+0xa8>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d103      	bne.n	800138c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	691a      	ldr	r2, [r3, #16]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2201      	movs	r2, #1
 8001390:	615a      	str	r2, [r3, #20]
}
 8001392:	bf00      	nop
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	40012c00 	.word	0x40012c00
 80013a0:	40000400 	.word	0x40000400

080013a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b087      	sub	sp, #28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6a1b      	ldr	r3, [r3, #32]
 80013b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	6a1b      	ldr	r3, [r3, #32]
 80013ba:	f023 0201 	bic.w	r2, r3, #1
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	699b      	ldr	r3, [r3, #24]
 80013c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	011b      	lsls	r3, r3, #4
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	f023 030a 	bic.w	r3, r3, #10
 80013e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80013e2:	697a      	ldr	r2, [r7, #20]
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	621a      	str	r2, [r3, #32]
}
 80013f6:	bf00      	nop
 80013f8:	371c      	adds	r7, #28
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001400:	b480      	push	{r7}
 8001402:	b087      	sub	sp, #28
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6a1b      	ldr	r3, [r3, #32]
 8001416:	f023 0210 	bic.w	r2, r3, #16
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800142a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	031b      	lsls	r3, r3, #12
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	4313      	orrs	r3, r2
 8001434:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800143c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	011b      	lsls	r3, r3, #4
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	4313      	orrs	r3, r2
 8001446:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	621a      	str	r2, [r3, #32]
}
 8001454:	bf00      	nop
 8001456:	371c      	adds	r7, #28
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr

0800145e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800145e:	b480      	push	{r7}
 8001460:	b085      	sub	sp, #20
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
 8001466:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001474:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	4313      	orrs	r3, r2
 800147c:	f043 0307 	orr.w	r3, r3, #7
 8001480:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	609a      	str	r2, [r3, #8]
}
 8001488:	bf00      	nop
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr

08001492 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001492:	b480      	push	{r7}
 8001494:	b087      	sub	sp, #28
 8001496:	af00      	add	r7, sp, #0
 8001498:	60f8      	str	r0, [r7, #12]
 800149a:	60b9      	str	r1, [r7, #8]
 800149c:	607a      	str	r2, [r7, #4]
 800149e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80014ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	021a      	lsls	r2, r3, #8
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	431a      	orrs	r2, r3
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4313      	orrs	r3, r2
 80014be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	697a      	ldr	r2, [r7, #20]
 80014c4:	609a      	str	r2, [r3, #8]
}
 80014c6:	bf00      	nop
 80014c8:	371c      	adds	r7, #28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr

080014d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d101      	bne.n	80014e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80014e4:	2302      	movs	r3, #2
 80014e6:	e041      	b.n	800156c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2202      	movs	r2, #2
 80014f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800150e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	4313      	orrs	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a14      	ldr	r2, [pc, #80]	; (8001578 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d009      	beq.n	8001540 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001534:	d004      	beq.n	8001540 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a10      	ldr	r2, [pc, #64]	; (800157c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d10c      	bne.n	800155a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001546:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	68ba      	ldr	r2, [r7, #8]
 800154e:	4313      	orrs	r3, r2
 8001550:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2201      	movs	r2, #1
 800155e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800156a:	2300      	movs	r3, #0
}
 800156c:	4618      	mov	r0, r3
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	bc80      	pop	{r7}
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40012c00 	.word	0x40012c00
 800157c:	40000400 	.word	0x40000400

08001580 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr

080015a4 <memset>:
 80015a4:	4603      	mov	r3, r0
 80015a6:	4402      	add	r2, r0
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d100      	bne.n	80015ae <memset+0xa>
 80015ac:	4770      	bx	lr
 80015ae:	f803 1b01 	strb.w	r1, [r3], #1
 80015b2:	e7f9      	b.n	80015a8 <memset+0x4>

080015b4 <__libc_init_array>:
 80015b4:	b570      	push	{r4, r5, r6, lr}
 80015b6:	2600      	movs	r6, #0
 80015b8:	4d0c      	ldr	r5, [pc, #48]	; (80015ec <__libc_init_array+0x38>)
 80015ba:	4c0d      	ldr	r4, [pc, #52]	; (80015f0 <__libc_init_array+0x3c>)
 80015bc:	1b64      	subs	r4, r4, r5
 80015be:	10a4      	asrs	r4, r4, #2
 80015c0:	42a6      	cmp	r6, r4
 80015c2:	d109      	bne.n	80015d8 <__libc_init_array+0x24>
 80015c4:	f000 f81a 	bl	80015fc <_init>
 80015c8:	2600      	movs	r6, #0
 80015ca:	4d0a      	ldr	r5, [pc, #40]	; (80015f4 <__libc_init_array+0x40>)
 80015cc:	4c0a      	ldr	r4, [pc, #40]	; (80015f8 <__libc_init_array+0x44>)
 80015ce:	1b64      	subs	r4, r4, r5
 80015d0:	10a4      	asrs	r4, r4, #2
 80015d2:	42a6      	cmp	r6, r4
 80015d4:	d105      	bne.n	80015e2 <__libc_init_array+0x2e>
 80015d6:	bd70      	pop	{r4, r5, r6, pc}
 80015d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80015dc:	4798      	blx	r3
 80015de:	3601      	adds	r6, #1
 80015e0:	e7ee      	b.n	80015c0 <__libc_init_array+0xc>
 80015e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80015e6:	4798      	blx	r3
 80015e8:	3601      	adds	r6, #1
 80015ea:	e7f2      	b.n	80015d2 <__libc_init_array+0x1e>
 80015ec:	08001638 	.word	0x08001638
 80015f0:	08001638 	.word	0x08001638
 80015f4:	08001638 	.word	0x08001638
 80015f8:	0800163c 	.word	0x0800163c

080015fc <_init>:
 80015fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fe:	bf00      	nop
 8001600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001602:	bc08      	pop	{r3}
 8001604:	469e      	mov	lr, r3
 8001606:	4770      	bx	lr

08001608 <_fini>:
 8001608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800160a:	bf00      	nop
 800160c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800160e:	bc08      	pop	{r3}
 8001610:	469e      	mov	lr, r3
 8001612:	4770      	bx	lr
