#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 17 13:52:59 2023
# Process ID: 8764
# Current directory: C:/Users/Administrator/Desktop/CPU_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4064 C:\Users\Administrator\Desktop\CPU_1\CPU_1.xpr
# Log file: C:/Users/Administrator/Desktop/CPU_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/CPU_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/CPU_1/CPU_1.xpr
update_compile_order -fileset sources_1
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_2]
set_property part xc7a35tcsg324-1 [current_project]
reset_run prgrom_synth_1
reset_run cpuclk_synth_1
reset_run uart_bmpg_0_synth_1
launch_runs synth_2 -jobs 8
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
set_property is_enabled false [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
set_property is_enabled true [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_1 -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci]
set_property is_enabled true [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -reset -force -quiet
remove_files  -fileset prgrom C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -reset -force -quiet
remove_files  -fileset uart_bmpg_0 C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -reset -force -quiet
remove_files  -fileset cpuclk C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci
export_ip_user_files -of_objects  [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpuclk -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
launch_runs -jobs 8 uart_bmpg_0_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips RAM]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name prgrom -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {prgrom} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips prgrom]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips cpuclk]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40}] [get_ips cpuclk]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips cpuclk]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
open_run synth_2 -name synth_2
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
close_design
open_run synth_2 -name synth_2
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
