; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
;
; Test for registerized last private of a vector type. Bailout for now.
;
; RUN: opt %s -disable-output -passes="vplan-vec" -debug-only=vpo-ir-loop-vectorize-legality 2>&1 | FileCheck %s
; RUN: opt %s -disable-output -passes=vplan-vec,intel-ir-optreport-emitter -intel-opt-report=medium 2>&1 | FileCheck %s --check-prefix=OPTRPTMED
; RUN: opt %s -disable-output -passes=vplan-vec,intel-ir-optreport-emitter -intel-opt-report=high 2>&1 | FileCheck %s --check-prefix=OPTRPTHI
; TODO: Enable test for HIR when vectors are supported by loopopt
; R_UN: opt %s -disable-output -passes="hir-ssa-deconstruction,hir-temp-cleanup,hir-vec-dir-insert,hir-vplan-vec" -debug-only=HIRLegality 2>&1 | FileCheck %s

; CHECK: Conditional lastprivate of a vector type is not supported
; CHECK-NOT: <16 x i8>
; OPTRPTMED: remark #15436: loop was not vectorized:
; OPTRPTHI: remark #15436: loop was not vectorized:
; OPTRPTHI: remark #15436: loop was not vectorized: Conditional lastprivate of a vector type is not supported.
;
define <2 x i64> @foo(ptr nocapture %larr, ptr %mm) {
entry:
  %m1 = load <2 x i64>, ptr %mm
  br label %b1

b1:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.LASTPRIVATE:CONDITIONAL.TYPED"(ptr %mm, <2 x i64> zeroinitializer, i32 1), "QUAL.OMP.SIMDLEN"(i64 2) ]
  br label %for.body

for.body:
  %l1.010 = phi i64 [ 0, %b1 ], [ %inc, %else ]
  %priv_phi = phi <2 x i64> [ %m1, %b1 ], [ %merge, %else ]
  %arrayidx = getelementptr inbounds <2 x i64>, ptr %larr, i64 %l1.010
  %cmp = icmp eq i64 %l1.010, 100
  br i1 %cmp, label %then, label %else

then:
  %0 = load <2 x i64>, ptr %arrayidx, align 8
  br label %else

else:
  %merge = phi <2 x i64> [ %priv_phi, %for.body ], [ %0, %then ]
  %inc = add nuw nsw i64 %l1.010, 1
  %exitcond = icmp eq i64 %inc, 100
  br i1 %exitcond, label %for.end, label %for.body

for.end:
  %lcssa.merge =  phi <2 x i64> [%merge, %else]
  store <2 x i64> %lcssa.merge, ptr %mm
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  ret <2 x i64> %lcssa.merge
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
