// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Wed Jan 10 14:50:24 2024
// Host        : stavros running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.sim/sim_4/synth/func/xsim/Vgacontroller_tb_func_synth.v
// Design      : vgacontroller
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module BRAM_SINGLE_MACRO_viv_
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;
  wire [15:1]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_19(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1A(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1B(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1C(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1D(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1E(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_1F(256'hF00FFF00FFF00FFF00FFF00FFF00FFF0F0000F0000F0000F0000F0000F0000F0),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED [15:1],DOADO}),
        .DOBDO(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_SINGLE_MACRO" *) 
module BRAM_SINGLE_MACRO__parameterized0
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;
  wire [15:1]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_19(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1A(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1B(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1C(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1D(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1E(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_1F(256'h0F0FF0F0FF0F0FF0F0FF0F0FF0F0FFF00F0000F0000F0000F0000F0000F0000F),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED [15:1],DOADO}),
        .DOBDO(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "BRAM_SINGLE_MACRO" *) 
module BRAM_SINGLE_MACRO__parameterized1
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;
  wire [15:1]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000),
    .INIT_18(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_19(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1A(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1B(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1C(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1D(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1E(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_1F(256'h00FFF00FFF00FFF00FFF00FFF00FFFF000F0000F0000F0000F0000F0000F0000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOADO_UNCONNECTED [15:1],DOADO}),
        .DOBDO(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.bram18_single_bl.bram18_single_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(AR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module Hsync
   (current_state,
    VGA_HSYNC_OBUF,
    ADDRARDADDR,
    CLK,
    AR,
    current_state_0);
  output [1:0]current_state;
  output VGA_HSYNC_OBUF;
  output [6:0]ADDRARDADDR;
  input CLK;
  input [0:0]AR;
  input [1:0]current_state_0;

  wire [6:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire \FSM_sequential_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_current_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_4_n_0 ;
  wire \FSM_sequential_current_state[0]_i_5_n_0 ;
  wire \FSM_sequential_current_state[1]_i_2_n_0 ;
  wire \FSM_sequential_current_state[1]_i_3_n_0 ;
  wire \FSM_sequential_current_state[1]_i_4_n_0 ;
  wire \FSM_sequential_current_state[1]_i_5_n_0 ;
  wire \FSM_sequential_current_state[1]_i_6_n_0 ;
  wire \FSM_sequential_current_state[1]_i_7__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_8_n_0 ;
  wire [6:0]Hpixel;
  wire \Hpixel[6]_i_1_n_0 ;
  wire \Hpixel[6]_i_3_n_0 ;
  wire Hsync_allow;
  wire VGA_HSYNC_OBUF;
  wire [11:1]counter0;
  wire counter0_carry__0_n_0;
  wire counter0_carry__0_n_1;
  wire counter0_carry__0_n_2;
  wire counter0_carry__0_n_3;
  wire counter0_carry__1_n_2;
  wire counter0_carry__1_n_3;
  wire counter0_carry_n_0;
  wire counter0_carry_n_1;
  wire counter0_carry_n_2;
  wire counter0_carry_n_3;
  wire \counter[0]_i_2_n_0 ;
  wire \counter[0]_i_3_n_0 ;
  wire \counter[0]_i_4_n_0 ;
  wire \counter[0]_i_5_n_0 ;
  wire \counter[0]_i_6__0_n_0 ;
  wire \counter[0]_i_7_n_0 ;
  wire \counter[0]_i_8_n_0 ;
  wire \counter[0]_i_9_n_0 ;
  wire \counter[4]_i_2_n_0 ;
  wire \counter[4]_i_3_n_0 ;
  wire \counter[4]_i_4_n_0 ;
  wire \counter[4]_i_5_n_0 ;
  wire \counter[8]_i_2_n_0 ;
  wire \counter[8]_i_3_n_0 ;
  wire \counter[8]_i_4_n_0 ;
  wire \counter[8]_i_5_n_0 ;
  wire [11:0]counter_reg;
  wire \counter_reg[0]_i_1_n_0 ;
  wire \counter_reg[0]_i_1_n_1 ;
  wire \counter_reg[0]_i_1_n_2 ;
  wire \counter_reg[0]_i_1_n_3 ;
  wire \counter_reg[0]_i_1_n_4 ;
  wire \counter_reg[0]_i_1_n_5 ;
  wire \counter_reg[0]_i_1_n_6 ;
  wire \counter_reg[0]_i_1_n_7 ;
  wire \counter_reg[4]_i_1_n_0 ;
  wire \counter_reg[4]_i_1_n_1 ;
  wire \counter_reg[4]_i_1_n_2 ;
  wire \counter_reg[4]_i_1_n_3 ;
  wire \counter_reg[4]_i_1_n_4 ;
  wire \counter_reg[4]_i_1_n_5 ;
  wire \counter_reg[4]_i_1_n_6 ;
  wire \counter_reg[4]_i_1_n_7 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire \counter_reg[8]_i_1_n_4 ;
  wire \counter_reg[8]_i_1_n_5 ;
  wire \counter_reg[8]_i_1_n_6 ;
  wire \counter_reg[8]_i_1_n_7 ;
  wire [1:0]current_state;
  wire [1:0]current_state_0;
  wire [1:0]next_state;
  wire [6:0]p_0_in;
  wire [4:0]second_counter;
  wire \second_counter[0]_i_1_n_0 ;
  wire \second_counter[1]_i_1__0_n_0 ;
  wire \second_counter[2]_i_1_n_0 ;
  wire \second_counter[3]_i_1_n_0 ;
  wire \second_counter[4]_i_2_n_0 ;
  wire [3:2]NLW_counter0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_counter0_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_counter_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAA8AAAA88888888)) 
    \FSM_sequential_current_state[0]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_2_n_0 ),
        .I2(current_state[1]),
        .I3(\FSM_sequential_current_state[1]_i_4_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I5(current_state[0]),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \FSM_sequential_current_state[0]_i_2 
       (.I0(\FSM_sequential_current_state[0]_i_3__0_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_4_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_5_n_0 ),
        .I3(\FSM_sequential_current_state[0]_i_5_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_8_n_0 ),
        .I5(counter_reg[0]),
        .O(\FSM_sequential_current_state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_current_state[0]_i_3__0 
       (.I0(counter_reg[7]),
        .I1(counter_reg[8]),
        .I2(counter_reg[6]),
        .O(\FSM_sequential_current_state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_current_state[0]_i_4 
       (.I0(counter_reg[11]),
        .I1(counter_reg[10]),
        .I2(counter_reg[1]),
        .I3(counter_reg[9]),
        .I4(current_state[1]),
        .I5(current_state[0]),
        .O(\FSM_sequential_current_state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_current_state[0]_i_5 
       (.I0(counter_reg[7]),
        .I1(counter_reg[1]),
        .I2(counter_reg[6]),
        .I3(current_state[1]),
        .O(\FSM_sequential_current_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAA0080)) 
    \FSM_sequential_current_state[1]_i_1 
       (.I0(\FSM_sequential_current_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_3_n_0 ),
        .I2(current_state[0]),
        .I3(\FSM_sequential_current_state[1]_i_4_n_0 ),
        .I4(current_state[1]),
        .O(next_state[1]));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \FSM_sequential_current_state[1]_i_2 
       (.I0(\FSM_sequential_current_state[1]_i_5_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_6_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_7__0_n_0 ),
        .I3(current_state[0]),
        .I4(current_state[1]),
        .O(\FSM_sequential_current_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \FSM_sequential_current_state[1]_i_3 
       (.I0(counter_reg[0]),
        .I1(counter_reg[9]),
        .I2(counter_reg[6]),
        .I3(counter_reg[10]),
        .I4(counter_reg[11]),
        .I5(\FSM_sequential_current_state[1]_i_8_n_0 ),
        .O(\FSM_sequential_current_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_current_state[1]_i_4 
       (.I0(counter_reg[8]),
        .I1(counter_reg[7]),
        .I2(counter_reg[1]),
        .O(\FSM_sequential_current_state[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_sequential_current_state[1]_i_5 
       (.I0(counter_reg[9]),
        .I1(counter_reg[8]),
        .I2(counter_reg[11]),
        .I3(counter_reg[10]),
        .O(\FSM_sequential_current_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_current_state[1]_i_6 
       (.I0(counter_reg[6]),
        .I1(counter_reg[2]),
        .I2(counter_reg[5]),
        .I3(counter_reg[3]),
        .O(\FSM_sequential_current_state[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_sequential_current_state[1]_i_7__0 
       (.I0(counter_reg[4]),
        .I1(counter_reg[1]),
        .I2(counter_reg[0]),
        .I3(counter_reg[7]),
        .O(\FSM_sequential_current_state[1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_current_state[1]_i_8 
       (.I0(counter_reg[4]),
        .I1(counter_reg[3]),
        .I2(counter_reg[5]),
        .I3(counter_reg[2]),
        .O(\FSM_sequential_current_state[1]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[0]),
        .Q(current_state[0]));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[1]),
        .Q(current_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Hpixel[0]_i_1 
       (.I0(Hpixel[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Hpixel[1]_i_1 
       (.I0(Hpixel[0]),
        .I1(Hpixel[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \Hpixel[2]_i_1 
       (.I0(Hpixel[2]),
        .I1(Hpixel[0]),
        .I2(Hpixel[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \Hpixel[3]_i_1 
       (.I0(Hpixel[3]),
        .I1(Hpixel[1]),
        .I2(Hpixel[0]),
        .I3(Hpixel[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Hpixel[4]_i_1 
       (.I0(Hpixel[2]),
        .I1(Hpixel[0]),
        .I2(Hpixel[1]),
        .I3(Hpixel[3]),
        .I4(Hpixel[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \Hpixel[5]_i_1 
       (.I0(Hpixel[5]),
        .I1(Hpixel[2]),
        .I2(Hpixel[0]),
        .I3(Hpixel[1]),
        .I4(Hpixel[3]),
        .I5(Hpixel[4]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \Hpixel[6]_i_1 
       (.I0(second_counter[2]),
        .I1(second_counter[1]),
        .I2(second_counter[0]),
        .I3(second_counter[4]),
        .I4(second_counter[3]),
        .I5(Hsync_allow),
        .O(\Hpixel[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \Hpixel[6]_i_2 
       (.I0(Hpixel[6]),
        .I1(\Hpixel[6]_i_3_n_0 ),
        .I2(Hpixel[5]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \Hpixel[6]_i_3 
       (.I0(Hpixel[4]),
        .I1(Hpixel[3]),
        .I2(Hpixel[1]),
        .I3(Hpixel[0]),
        .I4(Hpixel[2]),
        .O(\Hpixel[6]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[0] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[0]),
        .Q(Hpixel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[1] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[1]),
        .Q(Hpixel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[2] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[2]),
        .Q(Hpixel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[3] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[3]),
        .Q(Hpixel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[4] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[4]),
        .Q(Hpixel[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[5] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[5]),
        .Q(Hpixel[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Hpixel_reg[6] 
       (.C(CLK),
        .CE(\Hpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(p_0_in[6]),
        .Q(Hpixel[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    VGA_HSYNC_OBUF_inst_i_1
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(VGA_HSYNC_OBUF));
  CARRY4 counter0_carry
       (.CI(1'b0),
        .CO({counter0_carry_n_0,counter0_carry_n_1,counter0_carry_n_2,counter0_carry_n_3}),
        .CYINIT(counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(counter0[4:1]),
        .S(counter_reg[4:1]));
  CARRY4 counter0_carry__0
       (.CI(counter0_carry_n_0),
        .CO({counter0_carry__0_n_0,counter0_carry__0_n_1,counter0_carry__0_n_2,counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(counter0[8:5]),
        .S(counter_reg[8:5]));
  CARRY4 counter0_carry__1
       (.CI(counter0_carry__0_n_0),
        .CO({NLW_counter0_carry__1_CO_UNCONNECTED[3:2],counter0_carry__1_n_2,counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_counter0_carry__1_O_UNCONNECTED[3],counter0[11:9]}),
        .S({1'b0,counter_reg[11:9]}));
  LUT2 #(
    .INIT(4'hB)) 
    \counter[0]_i_2 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .O(\counter[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[0]_i_3 
       (.I0(counter0[3]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[3]),
        .O(\counter[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[0]_i_4 
       (.I0(counter0[2]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[2]),
        .O(\counter[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[0]_i_5 
       (.I0(counter0[1]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[1]),
        .O(\counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_6__0 
       (.I0(counter_reg[0]),
        .O(\counter[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \counter[0]_i_7 
       (.I0(\counter[0]_i_8_n_0 ),
        .I1(counter_reg[8]),
        .I2(counter_reg[7]),
        .I3(counter_reg[3]),
        .I4(counter_reg[9]),
        .I5(\counter[0]_i_9_n_0 ),
        .O(\counter[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter[0]_i_8 
       (.I0(counter_reg[5]),
        .I1(counter_reg[4]),
        .I2(counter_reg[6]),
        .I3(counter_reg[1]),
        .O(\counter[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter[0]_i_9 
       (.I0(counter_reg[11]),
        .I1(counter_reg[10]),
        .I2(counter_reg[2]),
        .I3(counter_reg[0]),
        .O(\counter[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_2 
       (.I0(counter0[7]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[7]),
        .O(\counter[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_3 
       (.I0(counter0[6]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[6]),
        .O(\counter[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_4 
       (.I0(counter0[5]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[5]),
        .O(\counter[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_5 
       (.I0(counter0[4]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[4]),
        .O(\counter[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_2 
       (.I0(counter0[11]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[11]),
        .O(\counter[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_3 
       (.I0(counter0[10]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[10]),
        .O(\counter[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_4 
       (.I0(counter0[9]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[9]),
        .O(\counter[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_5 
       (.I0(counter0[8]),
        .I1(\counter[0]_i_7_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[8]),
        .O(\counter[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1_n_7 ),
        .Q(counter_reg[0]));
  CARRY4 \counter_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_1_n_0 ,\counter_reg[0]_i_1_n_1 ,\counter_reg[0]_i_1_n_2 ,\counter_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\counter[0]_i_2_n_0 }),
        .O({\counter_reg[0]_i_1_n_4 ,\counter_reg[0]_i_1_n_5 ,\counter_reg[0]_i_1_n_6 ,\counter_reg[0]_i_1_n_7 }),
        .S({\counter[0]_i_3_n_0 ,\counter[0]_i_4_n_0 ,\counter[0]_i_5_n_0 ,\counter[0]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1_n_5 ),
        .Q(counter_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1_n_4 ),
        .Q(counter_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1_n_6 ),
        .Q(counter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1_n_5 ),
        .Q(counter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1_n_4 ),
        .Q(counter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1_n_7 ),
        .Q(counter_reg[4]));
  CARRY4 \counter_reg[4]_i_1 
       (.CI(\counter_reg[0]_i_1_n_0 ),
        .CO({\counter_reg[4]_i_1_n_0 ,\counter_reg[4]_i_1_n_1 ,\counter_reg[4]_i_1_n_2 ,\counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[4]_i_1_n_4 ,\counter_reg[4]_i_1_n_5 ,\counter_reg[4]_i_1_n_6 ,\counter_reg[4]_i_1_n_7 }),
        .S({\counter[4]_i_2_n_0 ,\counter[4]_i_3_n_0 ,\counter[4]_i_4_n_0 ,\counter[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1_n_6 ),
        .Q(counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1_n_5 ),
        .Q(counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1_n_4 ),
        .Q(counter_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1_n_7 ),
        .Q(counter_reg[8]));
  CARRY4 \counter_reg[8]_i_1 
       (.CI(\counter_reg[4]_i_1_n_0 ),
        .CO({\NLW_counter_reg[8]_i_1_CO_UNCONNECTED [3],\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1_n_4 ,\counter_reg[8]_i_1_n_5 ,\counter_reg[8]_i_1_n_6 ,\counter_reg[8]_i_1_n_7 }),
        .S({\counter[8]_i_2_n_0 ,\counter[8]_i_3_n_0 ,\counter[8]_i_4_n_0 ,\counter[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1_n_6 ),
        .Q(counter_reg[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_10 
       (.I0(Hpixel[4]),
        .I1(current_state_0[1]),
        .I2(current_state_0[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_11 
       (.I0(Hpixel[3]),
        .I1(current_state_0[1]),
        .I2(current_state_0[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_12 
       (.I0(Hpixel[2]),
        .I1(current_state_0[1]),
        .I2(current_state_0[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_13 
       (.I0(Hpixel[1]),
        .I1(current_state_0[1]),
        .I2(current_state_0[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_14 
       (.I0(Hpixel[0]),
        .I1(current_state_0[1]),
        .I2(current_state_0[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_8 
       (.I0(Hpixel[6]),
        .I1(current_state_0[1]),
        .I2(current_state_0[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_9 
       (.I0(Hpixel[5]),
        .I1(current_state_0[1]),
        .I2(current_state_0[0]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(ADDRARDADDR[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \second_counter[0]_i_1 
       (.I0(second_counter[0]),
        .O(\second_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \second_counter[1]_i_1__0 
       (.I0(second_counter[0]),
        .I1(second_counter[1]),
        .O(\second_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6A6A2A6A)) 
    \second_counter[2]_i_1 
       (.I0(second_counter[2]),
        .I1(second_counter[1]),
        .I2(second_counter[0]),
        .I3(second_counter[4]),
        .I4(second_counter[3]),
        .O(\second_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \second_counter[3]_i_1 
       (.I0(second_counter[3]),
        .I1(second_counter[1]),
        .I2(second_counter[0]),
        .I3(second_counter[2]),
        .O(\second_counter[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[4]_i_1 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(Hsync_allow));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FBF8000)) 
    \second_counter[4]_i_2 
       (.I0(second_counter[2]),
        .I1(second_counter[0]),
        .I2(second_counter[1]),
        .I3(second_counter[3]),
        .I4(second_counter[4]),
        .O(\second_counter[4]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[0] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[0]_i_1_n_0 ),
        .Q(second_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[1] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[1]_i_1__0_n_0 ),
        .Q(second_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[2] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[2]_i_1_n_0 ),
        .Q(second_counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[3] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[3]_i_1_n_0 ),
        .Q(second_counter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[4] 
       (.C(CLK),
        .CE(Hsync_allow),
        .CLR(AR),
        .D(\second_counter[4]_i_2_n_0 ),
        .Q(second_counter[4]));
endmodule

module VRAMblue
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;

  BRAM_SINGLE_MACRO__parameterized1 BRAM_SINGLE_MACRO_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .AR(AR),
        .CLK(CLK),
        .DOADO(DOADO));
endmodule

module VRAMgreen
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;

  BRAM_SINGLE_MACRO__parameterized0 BRAM_SINGLE_MACRO_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .AR(AR),
        .CLK(CLK),
        .DOADO(DOADO));
endmodule

module VRAMred
   (DOADO,
    CLK,
    AR,
    ADDRARDADDR);
  output [0:0]DOADO;
  input CLK;
  input [0:0]AR;
  input [13:0]ADDRARDADDR;

  wire [13:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire [0:0]DOADO;

  BRAM_SINGLE_MACRO_viv_ BRAM_SINGLE_MACRO_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .AR(AR),
        .CLK(CLK),
        .DOADO(DOADO));
endmodule

module Vsync
   (ADDRARDADDR,
    current_state,
    VGA_VSYNC_OBUF,
    CLK,
    AR,
    current_state_0);
  output [6:0]ADDRARDADDR;
  output [1:0]current_state;
  output VGA_VSYNC_OBUF;
  input CLK;
  input [0:0]AR;
  input [1:0]current_state_0;

  wire [6:0]ADDRARDADDR;
  wire [0:0]AR;
  wire CLK;
  wire \FSM_sequential_current_state[0]_i_10_n_0 ;
  wire \FSM_sequential_current_state[0]_i_11_n_0 ;
  wire \FSM_sequential_current_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_3_n_0 ;
  wire \FSM_sequential_current_state[0]_i_4__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_5__0_n_0 ;
  wire \FSM_sequential_current_state[0]_i_6_n_0 ;
  wire \FSM_sequential_current_state[0]_i_7_n_0 ;
  wire \FSM_sequential_current_state[0]_i_8_n_0 ;
  wire \FSM_sequential_current_state[0]_i_9_n_0 ;
  wire \FSM_sequential_current_state[1]_i_10_n_0 ;
  wire \FSM_sequential_current_state[1]_i_11_n_0 ;
  wire \FSM_sequential_current_state[1]_i_12_n_0 ;
  wire \FSM_sequential_current_state[1]_i_13_n_0 ;
  wire \FSM_sequential_current_state[1]_i_14_n_0 ;
  wire \FSM_sequential_current_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_5__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_6__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_7_n_0 ;
  wire \FSM_sequential_current_state[1]_i_8__0_n_0 ;
  wire \FSM_sequential_current_state[1]_i_9_n_0 ;
  wire VGA_VSYNC_OBUF;
  wire [6:0]Vpixel;
  wire \Vpixel[6]_i_1_n_0 ;
  wire \Vpixel[6]_i_3_n_0 ;
  wire \Vpixel[6]_i_4_n_0 ;
  wire \Vpixel[6]_i_5_n_0 ;
  wire \Vpixel[6]_i_6_n_0 ;
  wire [6:0]Vpixel_0;
  wire Vsync_allow;
  wire counter0_carry__0_n_0;
  wire counter0_carry__0_n_1;
  wire counter0_carry__0_n_2;
  wire counter0_carry__0_n_3;
  wire counter0_carry__0_n_4;
  wire counter0_carry__0_n_5;
  wire counter0_carry__0_n_6;
  wire counter0_carry__0_n_7;
  wire counter0_carry__1_n_0;
  wire counter0_carry__1_n_1;
  wire counter0_carry__1_n_2;
  wire counter0_carry__1_n_3;
  wire counter0_carry__1_n_4;
  wire counter0_carry__1_n_5;
  wire counter0_carry__1_n_6;
  wire counter0_carry__1_n_7;
  wire counter0_carry__2_n_0;
  wire counter0_carry__2_n_1;
  wire counter0_carry__2_n_2;
  wire counter0_carry__2_n_3;
  wire counter0_carry__2_n_4;
  wire counter0_carry__2_n_5;
  wire counter0_carry__2_n_6;
  wire counter0_carry__2_n_7;
  wire counter0_carry__3_n_1;
  wire counter0_carry__3_n_2;
  wire counter0_carry__3_n_3;
  wire counter0_carry__3_n_4;
  wire counter0_carry__3_n_5;
  wire counter0_carry__3_n_6;
  wire counter0_carry__3_n_7;
  wire counter0_carry_n_0;
  wire counter0_carry_n_1;
  wire counter0_carry_n_2;
  wire counter0_carry_n_3;
  wire counter0_carry_n_4;
  wire counter0_carry_n_5;
  wire counter0_carry_n_6;
  wire counter0_carry_n_7;
  wire \counter[0]_i_10_n_0 ;
  wire \counter[0]_i_11_n_0 ;
  wire \counter[0]_i_12_n_0 ;
  wire \counter[0]_i_2__0_n_0 ;
  wire \counter[0]_i_3__0_n_0 ;
  wire \counter[0]_i_4__0_n_0 ;
  wire \counter[0]_i_5__0_n_0 ;
  wire \counter[0]_i_6_n_0 ;
  wire \counter[0]_i_7__0_n_0 ;
  wire \counter[0]_i_8__0_n_0 ;
  wire \counter[0]_i_9__0_n_0 ;
  wire \counter[12]_i_2_n_0 ;
  wire \counter[12]_i_3_n_0 ;
  wire \counter[12]_i_4_n_0 ;
  wire \counter[12]_i_5_n_0 ;
  wire \counter[16]_i_2_n_0 ;
  wire \counter[16]_i_3_n_0 ;
  wire \counter[16]_i_4_n_0 ;
  wire \counter[16]_i_5_n_0 ;
  wire \counter[20]_i_2_n_0 ;
  wire \counter[4]_i_2__0_n_0 ;
  wire \counter[4]_i_3__0_n_0 ;
  wire \counter[4]_i_4__0_n_0 ;
  wire \counter[4]_i_5__0_n_0 ;
  wire \counter[8]_i_2__0_n_0 ;
  wire \counter[8]_i_3__0_n_0 ;
  wire \counter[8]_i_4__0_n_0 ;
  wire \counter[8]_i_5__0_n_0 ;
  wire [20:0]counter_reg;
  wire \counter_reg[0]_i_1__0_n_0 ;
  wire \counter_reg[0]_i_1__0_n_1 ;
  wire \counter_reg[0]_i_1__0_n_2 ;
  wire \counter_reg[0]_i_1__0_n_3 ;
  wire \counter_reg[0]_i_1__0_n_4 ;
  wire \counter_reg[0]_i_1__0_n_5 ;
  wire \counter_reg[0]_i_1__0_n_6 ;
  wire \counter_reg[0]_i_1__0_n_7 ;
  wire \counter_reg[12]_i_1_n_0 ;
  wire \counter_reg[12]_i_1_n_1 ;
  wire \counter_reg[12]_i_1_n_2 ;
  wire \counter_reg[12]_i_1_n_3 ;
  wire \counter_reg[12]_i_1_n_4 ;
  wire \counter_reg[12]_i_1_n_5 ;
  wire \counter_reg[12]_i_1_n_6 ;
  wire \counter_reg[12]_i_1_n_7 ;
  wire \counter_reg[16]_i_1_n_0 ;
  wire \counter_reg[16]_i_1_n_1 ;
  wire \counter_reg[16]_i_1_n_2 ;
  wire \counter_reg[16]_i_1_n_3 ;
  wire \counter_reg[16]_i_1_n_4 ;
  wire \counter_reg[16]_i_1_n_5 ;
  wire \counter_reg[16]_i_1_n_6 ;
  wire \counter_reg[16]_i_1_n_7 ;
  wire \counter_reg[20]_i_1_n_7 ;
  wire \counter_reg[4]_i_1__0_n_0 ;
  wire \counter_reg[4]_i_1__0_n_1 ;
  wire \counter_reg[4]_i_1__0_n_2 ;
  wire \counter_reg[4]_i_1__0_n_3 ;
  wire \counter_reg[4]_i_1__0_n_4 ;
  wire \counter_reg[4]_i_1__0_n_5 ;
  wire \counter_reg[4]_i_1__0_n_6 ;
  wire \counter_reg[4]_i_1__0_n_7 ;
  wire \counter_reg[8]_i_1__0_n_0 ;
  wire \counter_reg[8]_i_1__0_n_1 ;
  wire \counter_reg[8]_i_1__0_n_2 ;
  wire \counter_reg[8]_i_1__0_n_3 ;
  wire \counter_reg[8]_i_1__0_n_4 ;
  wire \counter_reg[8]_i_1__0_n_5 ;
  wire \counter_reg[8]_i_1__0_n_6 ;
  wire \counter_reg[8]_i_1__0_n_7 ;
  wire [1:0]current_state;
  wire [1:0]current_state_0;
  wire [13:1]data0;
  wire [1:0]next_state;
  wire [13:0]second_counter;
  wire second_counter0_carry__0_n_0;
  wire second_counter0_carry__0_n_1;
  wire second_counter0_carry__0_n_2;
  wire second_counter0_carry__0_n_3;
  wire second_counter0_carry__1_n_0;
  wire second_counter0_carry__1_n_1;
  wire second_counter0_carry__1_n_2;
  wire second_counter0_carry__1_n_3;
  wire second_counter0_carry_n_0;
  wire second_counter0_carry_n_1;
  wire second_counter0_carry_n_2;
  wire second_counter0_carry_n_3;
  wire \second_counter_reg_n_0_[0] ;
  wire \second_counter_reg_n_0_[10] ;
  wire \second_counter_reg_n_0_[11] ;
  wire \second_counter_reg_n_0_[12] ;
  wire \second_counter_reg_n_0_[13] ;
  wire \second_counter_reg_n_0_[1] ;
  wire \second_counter_reg_n_0_[2] ;
  wire \second_counter_reg_n_0_[3] ;
  wire \second_counter_reg_n_0_[4] ;
  wire \second_counter_reg_n_0_[5] ;
  wire \second_counter_reg_n_0_[6] ;
  wire \second_counter_reg_n_0_[7] ;
  wire \second_counter_reg_n_0_[8] ;
  wire \second_counter_reg_n_0_[9] ;
  wire [3:3]NLW_counter0_carry__3_CO_UNCONNECTED;
  wire [3:0]\NLW_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_counter_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_second_counter0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_second_counter0_carry__2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_current_state[0]_i_10 
       (.I0(counter_reg[12]),
        .I1(counter_reg[7]),
        .I2(counter_reg[10]),
        .I3(counter_reg[1]),
        .O(\FSM_sequential_current_state[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_sequential_current_state[0]_i_11 
       (.I0(counter_reg[8]),
        .I1(counter_reg[15]),
        .I2(counter_reg[14]),
        .I3(counter_reg[13]),
        .O(\FSM_sequential_current_state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8A8A8)) 
    \FSM_sequential_current_state[0]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_2__0_n_0 ),
        .I2(\FSM_sequential_current_state[0]_i_3_n_0 ),
        .I3(current_state[0]),
        .I4(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I5(current_state[1]),
        .O(next_state[0]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_current_state[0]_i_2__0 
       (.I0(\FSM_sequential_current_state[1]_i_5__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I2(\FSM_sequential_current_state[0]_i_4__0_n_0 ),
        .I3(\FSM_sequential_current_state[0]_i_5__0_n_0 ),
        .I4(\FSM_sequential_current_state[0]_i_6_n_0 ),
        .O(\FSM_sequential_current_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_sequential_current_state[0]_i_3 
       (.I0(\FSM_sequential_current_state[0]_i_7_n_0 ),
        .I1(\FSM_sequential_current_state[0]_i_8_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_11_n_0 ),
        .I3(\FSM_sequential_current_state[0]_i_9_n_0 ),
        .I4(\FSM_sequential_current_state[0]_i_10_n_0 ),
        .I5(\FSM_sequential_current_state[0]_i_11_n_0 ),
        .O(\FSM_sequential_current_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_sequential_current_state[0]_i_4__0 
       (.I0(counter_reg[12]),
        .I1(current_state[1]),
        .I2(counter_reg[15]),
        .I3(counter_reg[16]),
        .O(\FSM_sequential_current_state[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_current_state[0]_i_5__0 
       (.I0(counter_reg[9]),
        .I1(counter_reg[8]),
        .I2(counter_reg[18]),
        .I3(counter_reg[17]),
        .O(\FSM_sequential_current_state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_current_state[0]_i_6 
       (.I0(counter_reg[4]),
        .I1(counter_reg[3]),
        .I2(counter_reg[5]),
        .I3(counter_reg[6]),
        .I4(counter_reg[10]),
        .I5(counter_reg[11]),
        .O(\FSM_sequential_current_state[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_current_state[0]_i_7 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(counter_reg[6]),
        .I3(counter_reg[5]),
        .O(\FSM_sequential_current_state[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_current_state[0]_i_8 
       (.I0(counter_reg[20]),
        .I1(counter_reg[19]),
        .I2(counter_reg[18]),
        .I3(counter_reg[17]),
        .O(\FSM_sequential_current_state[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_current_state[0]_i_9 
       (.I0(counter_reg[11]),
        .I1(counter_reg[16]),
        .I2(counter_reg[9]),
        .O(\FSM_sequential_current_state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_current_state[1]_i_10 
       (.I0(counter_reg[11]),
        .I1(counter_reg[10]),
        .I2(counter_reg[19]),
        .I3(counter_reg[20]),
        .I4(counter_reg[13]),
        .I5(counter_reg[14]),
        .O(\FSM_sequential_current_state[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_current_state[1]_i_11 
       (.I0(counter_reg[2]),
        .I1(counter_reg[0]),
        .I2(counter_reg[4]),
        .I3(counter_reg[3]),
        .O(\FSM_sequential_current_state[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_sequential_current_state[1]_i_12 
       (.I0(counter_reg[12]),
        .I1(counter_reg[16]),
        .I2(counter_reg[18]),
        .O(\FSM_sequential_current_state[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_sequential_current_state[1]_i_13 
       (.I0(counter_reg[15]),
        .I1(counter_reg[1]),
        .I2(counter_reg[7]),
        .I3(counter_reg[5]),
        .O(\FSM_sequential_current_state[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_current_state[1]_i_14 
       (.I0(counter_reg[17]),
        .I1(counter_reg[6]),
        .I2(counter_reg[9]),
        .I3(counter_reg[8]),
        .O(\FSM_sequential_current_state[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \FSM_sequential_current_state[1]_i_1__0 
       (.I0(\FSM_sequential_current_state[1]_i_2__0_n_0 ),
        .I1(current_state[1]),
        .I2(\FSM_sequential_current_state[1]_i_3__0_n_0 ),
        .I3(current_state[0]),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_current_state[1]_i_2__0 
       (.I0(\FSM_sequential_current_state[1]_i_4__0_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_5__0_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_6__0_n_0 ),
        .I3(\FSM_sequential_current_state[1]_i_7_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_8__0_n_0 ),
        .I5(\FSM_sequential_current_state[1]_i_9_n_0 ),
        .O(\FSM_sequential_current_state[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_current_state[1]_i_3__0 
       (.I0(\FSM_sequential_current_state[1]_i_10_n_0 ),
        .I1(\FSM_sequential_current_state[1]_i_11_n_0 ),
        .I2(\FSM_sequential_current_state[1]_i_12_n_0 ),
        .I3(\FSM_sequential_current_state[1]_i_13_n_0 ),
        .I4(\FSM_sequential_current_state[1]_i_14_n_0 ),
        .O(\FSM_sequential_current_state[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_current_state[1]_i_4__0 
       (.I0(counter_reg[14]),
        .I1(counter_reg[7]),
        .I2(counter_reg[19]),
        .I3(counter_reg[13]),
        .O(\FSM_sequential_current_state[1]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_current_state[1]_i_5__0 
       (.I0(counter_reg[2]),
        .I1(counter_reg[0]),
        .I2(counter_reg[20]),
        .I3(counter_reg[1]),
        .O(\FSM_sequential_current_state[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \FSM_sequential_current_state[1]_i_6__0 
       (.I0(counter_reg[17]),
        .I1(counter_reg[6]),
        .I2(counter_reg[5]),
        .I3(counter_reg[16]),
        .I4(counter_reg[3]),
        .I5(counter_reg[4]),
        .O(\FSM_sequential_current_state[1]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_sequential_current_state[1]_i_7 
       (.I0(counter_reg[10]),
        .I1(counter_reg[9]),
        .I2(counter_reg[11]),
        .I3(counter_reg[18]),
        .O(\FSM_sequential_current_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_sequential_current_state[1]_i_8__0 
       (.I0(counter_reg[12]),
        .I1(counter_reg[8]),
        .I2(counter_reg[15]),
        .O(\FSM_sequential_current_state[1]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_current_state[1]_i_9 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(\FSM_sequential_current_state[1]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[0]),
        .Q(current_state[0]));
  (* FSM_ENCODED_STATES = "iSTATE:01,iSTATE0:10,iSTATE1:11,iSTATE2:00" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_current_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[1]),
        .Q(current_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    VGA_VSYNC_OBUF_inst_i_1
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(VGA_VSYNC_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Vpixel[0]_i_1 
       (.I0(Vpixel[0]),
        .O(Vpixel_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Vpixel[1]_i_1 
       (.I0(Vpixel[0]),
        .I1(Vpixel[1]),
        .O(Vpixel_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \Vpixel[2]_i_1 
       (.I0(Vpixel[2]),
        .I1(Vpixel[0]),
        .I2(Vpixel[1]),
        .O(Vpixel_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \Vpixel[3]_i_1 
       (.I0(Vpixel[3]),
        .I1(Vpixel[1]),
        .I2(Vpixel[0]),
        .I3(Vpixel[2]),
        .O(Vpixel_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \Vpixel[4]_i_1 
       (.I0(Vpixel[4]),
        .I1(Vpixel[2]),
        .I2(Vpixel[0]),
        .I3(Vpixel[1]),
        .I4(Vpixel[3]),
        .O(Vpixel_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \Vpixel[5]_i_1 
       (.I0(Vpixel[6]),
        .I1(\Vpixel[6]_i_4_n_0 ),
        .I2(Vpixel[5]),
        .O(Vpixel_0[5]));
  LUT3 #(
    .INIT(8'h20)) 
    \Vpixel[6]_i_1 
       (.I0(\Vpixel[6]_i_3_n_0 ),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .O(\Vpixel[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \Vpixel[6]_i_2 
       (.I0(Vpixel[6]),
        .I1(Vpixel[5]),
        .I2(\Vpixel[6]_i_4_n_0 ),
        .O(Vpixel_0[6]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \Vpixel[6]_i_3 
       (.I0(\Vpixel[6]_i_5_n_0 ),
        .I1(\Vpixel[6]_i_6_n_0 ),
        .I2(\second_counter_reg_n_0_[0] ),
        .I3(\second_counter_reg_n_0_[8] ),
        .I4(\second_counter_reg_n_0_[13] ),
        .I5(\second_counter_reg_n_0_[5] ),
        .O(\Vpixel[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \Vpixel[6]_i_4 
       (.I0(Vpixel[3]),
        .I1(Vpixel[1]),
        .I2(Vpixel[0]),
        .I3(Vpixel[2]),
        .I4(Vpixel[4]),
        .O(\Vpixel[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \Vpixel[6]_i_5 
       (.I0(\second_counter_reg_n_0_[12] ),
        .I1(\second_counter_reg_n_0_[11] ),
        .I2(\second_counter_reg_n_0_[3] ),
        .I3(\second_counter_reg_n_0_[4] ),
        .I4(\second_counter_reg_n_0_[7] ),
        .I5(\second_counter_reg_n_0_[2] ),
        .O(\Vpixel[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Vpixel[6]_i_6 
       (.I0(\second_counter_reg_n_0_[10] ),
        .I1(\second_counter_reg_n_0_[6] ),
        .I2(\second_counter_reg_n_0_[9] ),
        .I3(\second_counter_reg_n_0_[1] ),
        .O(\Vpixel[6]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[0] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[0]),
        .Q(Vpixel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[1] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[1]),
        .Q(Vpixel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[2] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[2]),
        .Q(Vpixel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[3] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[3]),
        .Q(Vpixel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[4] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[4]),
        .Q(Vpixel[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[5] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[5]),
        .Q(Vpixel[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Vpixel_reg[6] 
       (.C(CLK),
        .CE(\Vpixel[6]_i_1_n_0 ),
        .CLR(AR),
        .D(Vpixel_0[6]),
        .Q(Vpixel[6]));
  CARRY4 counter0_carry
       (.CI(1'b0),
        .CO({counter0_carry_n_0,counter0_carry_n_1,counter0_carry_n_2,counter0_carry_n_3}),
        .CYINIT(counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry_n_4,counter0_carry_n_5,counter0_carry_n_6,counter0_carry_n_7}),
        .S(counter_reg[4:1]));
  CARRY4 counter0_carry__0
       (.CI(counter0_carry_n_0),
        .CO({counter0_carry__0_n_0,counter0_carry__0_n_1,counter0_carry__0_n_2,counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__0_n_4,counter0_carry__0_n_5,counter0_carry__0_n_6,counter0_carry__0_n_7}),
        .S(counter_reg[8:5]));
  CARRY4 counter0_carry__1
       (.CI(counter0_carry__0_n_0),
        .CO({counter0_carry__1_n_0,counter0_carry__1_n_1,counter0_carry__1_n_2,counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__1_n_4,counter0_carry__1_n_5,counter0_carry__1_n_6,counter0_carry__1_n_7}),
        .S(counter_reg[12:9]));
  CARRY4 counter0_carry__2
       (.CI(counter0_carry__1_n_0),
        .CO({counter0_carry__2_n_0,counter0_carry__2_n_1,counter0_carry__2_n_2,counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__2_n_4,counter0_carry__2_n_5,counter0_carry__2_n_6,counter0_carry__2_n_7}),
        .S(counter_reg[16:13]));
  CARRY4 counter0_carry__3
       (.CI(counter0_carry__2_n_0),
        .CO({NLW_counter0_carry__3_CO_UNCONNECTED[3],counter0_carry__3_n_1,counter0_carry__3_n_2,counter0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({counter0_carry__3_n_4,counter0_carry__3_n_5,counter0_carry__3_n_6,counter0_carry__3_n_7}),
        .S(counter_reg[20:17]));
  LUT4 #(
    .INIT(16'h0001)) 
    \counter[0]_i_10 
       (.I0(counter_reg[2]),
        .I1(counter_reg[1]),
        .I2(counter_reg[17]),
        .I3(counter_reg[15]),
        .O(\counter[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \counter[0]_i_11 
       (.I0(counter_reg[8]),
        .I1(counter_reg[18]),
        .I2(counter_reg[12]),
        .I3(counter_reg[6]),
        .O(\counter[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \counter[0]_i_12 
       (.I0(counter_reg[0]),
        .I1(counter_reg[19]),
        .I2(counter_reg[20]),
        .I3(counter_reg[3]),
        .I4(counter_reg[7]),
        .O(\counter[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \counter[0]_i_2__0 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .O(\counter[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[0]_i_3__0 
       (.I0(counter0_carry_n_5),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[3]),
        .O(\counter[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[0]_i_4__0 
       (.I0(counter0_carry_n_6),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[2]),
        .O(\counter[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[0]_i_5__0 
       (.I0(counter0_carry_n_7),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[1]),
        .O(\counter[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5155)) 
    \counter[0]_i_6 
       (.I0(counter_reg[0]),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(\counter[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \counter[0]_i_7__0 
       (.I0(\counter[0]_i_8__0_n_0 ),
        .I1(\counter[0]_i_9__0_n_0 ),
        .I2(\counter[0]_i_10_n_0 ),
        .I3(\counter[0]_i_11_n_0 ),
        .I4(\counter[0]_i_12_n_0 ),
        .O(\counter[0]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter[0]_i_8__0 
       (.I0(counter_reg[10]),
        .I1(counter_reg[9]),
        .I2(counter_reg[11]),
        .I3(counter_reg[5]),
        .O(\counter[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \counter[0]_i_9__0 
       (.I0(counter_reg[14]),
        .I1(counter_reg[13]),
        .I2(counter_reg[16]),
        .I3(counter_reg[4]),
        .O(\counter[0]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[12]_i_2 
       (.I0(counter0_carry__2_n_5),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[15]),
        .O(\counter[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[12]_i_3 
       (.I0(counter0_carry__2_n_6),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[14]),
        .O(\counter[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[12]_i_4 
       (.I0(counter0_carry__2_n_7),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[13]),
        .O(\counter[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[12]_i_5 
       (.I0(counter0_carry__1_n_4),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[12]),
        .O(\counter[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[16]_i_2 
       (.I0(counter0_carry__3_n_5),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[19]),
        .O(\counter[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[16]_i_3 
       (.I0(counter0_carry__3_n_6),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[18]),
        .O(\counter[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[16]_i_4 
       (.I0(counter0_carry__3_n_7),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[17]),
        .O(\counter[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[16]_i_5 
       (.I0(counter0_carry__2_n_4),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[16]),
        .O(\counter[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[20]_i_2 
       (.I0(counter0_carry__3_n_4),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[20]),
        .O(\counter[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_2__0 
       (.I0(counter0_carry__0_n_5),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[7]),
        .O(\counter[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_3__0 
       (.I0(counter0_carry__0_n_6),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[6]),
        .O(\counter[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_4__0 
       (.I0(counter0_carry__0_n_7),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[5]),
        .O(\counter[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[4]_i_5__0 
       (.I0(counter0_carry_n_4),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[4]),
        .O(\counter[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_2__0 
       (.I0(counter0_carry__1_n_5),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[11]),
        .O(\counter[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_3__0 
       (.I0(counter0_carry__1_n_6),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[10]),
        .O(\counter[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_4__0 
       (.I0(counter0_carry__1_n_7),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[9]),
        .O(\counter[8]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \counter[8]_i_5__0 
       (.I0(counter0_carry__0_n_4),
        .I1(\counter[0]_i_7__0_n_0 ),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(counter_reg[8]),
        .O(\counter[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1__0_n_7 ),
        .Q(counter_reg[0]));
  CARRY4 \counter_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_1__0_n_0 ,\counter_reg[0]_i_1__0_n_1 ,\counter_reg[0]_i_1__0_n_2 ,\counter_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\counter[0]_i_2__0_n_0 }),
        .O({\counter_reg[0]_i_1__0_n_4 ,\counter_reg[0]_i_1__0_n_5 ,\counter_reg[0]_i_1__0_n_6 ,\counter_reg[0]_i_1__0_n_7 }),
        .S({\counter[0]_i_3__0_n_0 ,\counter[0]_i_4__0_n_0 ,\counter[0]_i_5__0_n_0 ,\counter[0]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1__0_n_5 ),
        .Q(counter_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1__0_n_4 ),
        .Q(counter_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[12]_i_1_n_7 ),
        .Q(counter_reg[12]));
  CARRY4 \counter_reg[12]_i_1 
       (.CI(\counter_reg[8]_i_1__0_n_0 ),
        .CO({\counter_reg[12]_i_1_n_0 ,\counter_reg[12]_i_1_n_1 ,\counter_reg[12]_i_1_n_2 ,\counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[12]_i_1_n_4 ,\counter_reg[12]_i_1_n_5 ,\counter_reg[12]_i_1_n_6 ,\counter_reg[12]_i_1_n_7 }),
        .S({\counter[12]_i_2_n_0 ,\counter[12]_i_3_n_0 ,\counter[12]_i_4_n_0 ,\counter[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[12]_i_1_n_6 ),
        .Q(counter_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[12]_i_1_n_5 ),
        .Q(counter_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[12]_i_1_n_4 ),
        .Q(counter_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[16]_i_1_n_7 ),
        .Q(counter_reg[16]));
  CARRY4 \counter_reg[16]_i_1 
       (.CI(\counter_reg[12]_i_1_n_0 ),
        .CO({\counter_reg[16]_i_1_n_0 ,\counter_reg[16]_i_1_n_1 ,\counter_reg[16]_i_1_n_2 ,\counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[16]_i_1_n_4 ,\counter_reg[16]_i_1_n_5 ,\counter_reg[16]_i_1_n_6 ,\counter_reg[16]_i_1_n_7 }),
        .S({\counter[16]_i_2_n_0 ,\counter[16]_i_3_n_0 ,\counter[16]_i_4_n_0 ,\counter[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[16]_i_1_n_6 ),
        .Q(counter_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[16]_i_1_n_5 ),
        .Q(counter_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[16]_i_1_n_4 ),
        .Q(counter_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1__0_n_6 ),
        .Q(counter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[20]_i_1_n_7 ),
        .Q(counter_reg[20]));
  CARRY4 \counter_reg[20]_i_1 
       (.CI(\counter_reg[16]_i_1_n_0 ),
        .CO(\NLW_counter_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_reg[20]_i_1_O_UNCONNECTED [3:1],\counter_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\counter[20]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1__0_n_5 ),
        .Q(counter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[0]_i_1__0_n_4 ),
        .Q(counter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1__0_n_7 ),
        .Q(counter_reg[4]));
  CARRY4 \counter_reg[4]_i_1__0 
       (.CI(\counter_reg[0]_i_1__0_n_0 ),
        .CO({\counter_reg[4]_i_1__0_n_0 ,\counter_reg[4]_i_1__0_n_1 ,\counter_reg[4]_i_1__0_n_2 ,\counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[4]_i_1__0_n_4 ,\counter_reg[4]_i_1__0_n_5 ,\counter_reg[4]_i_1__0_n_6 ,\counter_reg[4]_i_1__0_n_7 }),
        .S({\counter[4]_i_2__0_n_0 ,\counter[4]_i_3__0_n_0 ,\counter[4]_i_4__0_n_0 ,\counter[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1__0_n_6 ),
        .Q(counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1__0_n_5 ),
        .Q(counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[4]_i_1__0_n_4 ),
        .Q(counter_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1__0_n_7 ),
        .Q(counter_reg[8]));
  CARRY4 \counter_reg[8]_i_1__0 
       (.CI(\counter_reg[4]_i_1__0_n_0 ),
        .CO({\counter_reg[8]_i_1__0_n_0 ,\counter_reg[8]_i_1__0_n_1 ,\counter_reg[8]_i_1__0_n_2 ,\counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1__0_n_4 ,\counter_reg[8]_i_1__0_n_5 ,\counter_reg[8]_i_1__0_n_6 ,\counter_reg[8]_i_1__0_n_7 }),
        .S({\counter[8]_i_2__0_n_0 ,\counter[8]_i_3__0_n_0 ,\counter[8]_i_4__0_n_0 ,\counter[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\counter_reg[8]_i_1__0_n_6 ),
        .Q(counter_reg[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_1 
       (.I0(Vpixel[6]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state_0[1]),
        .I4(current_state_0[0]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_2 
       (.I0(Vpixel[5]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state_0[1]),
        .I4(current_state_0[0]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_3 
       (.I0(Vpixel[4]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state_0[1]),
        .I4(current_state_0[0]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_4 
       (.I0(Vpixel[3]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state_0[1]),
        .I4(current_state_0[0]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_5 
       (.I0(Vpixel[2]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state_0[1]),
        .I4(current_state_0[0]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_6 
       (.I0(Vpixel[1]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state_0[1]),
        .I4(current_state_0[0]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \genblk3_0.bram18_single_bl.bram18_single_bl_i_7 
       (.I0(Vpixel[0]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state_0[1]),
        .I4(current_state_0[0]),
        .O(ADDRARDADDR[0]));
  CARRY4 second_counter0_carry
       (.CI(1'b0),
        .CO({second_counter0_carry_n_0,second_counter0_carry_n_1,second_counter0_carry_n_2,second_counter0_carry_n_3}),
        .CYINIT(\second_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\second_counter_reg_n_0_[4] ,\second_counter_reg_n_0_[3] ,\second_counter_reg_n_0_[2] ,\second_counter_reg_n_0_[1] }));
  CARRY4 second_counter0_carry__0
       (.CI(second_counter0_carry_n_0),
        .CO({second_counter0_carry__0_n_0,second_counter0_carry__0_n_1,second_counter0_carry__0_n_2,second_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\second_counter_reg_n_0_[8] ,\second_counter_reg_n_0_[7] ,\second_counter_reg_n_0_[6] ,\second_counter_reg_n_0_[5] }));
  CARRY4 second_counter0_carry__1
       (.CI(second_counter0_carry__0_n_0),
        .CO({second_counter0_carry__1_n_0,second_counter0_carry__1_n_1,second_counter0_carry__1_n_2,second_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\second_counter_reg_n_0_[12] ,\second_counter_reg_n_0_[11] ,\second_counter_reg_n_0_[10] ,\second_counter_reg_n_0_[9] }));
  CARRY4 second_counter0_carry__2
       (.CI(second_counter0_carry__1_n_0),
        .CO(NLW_second_counter0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_second_counter0_carry__2_O_UNCONNECTED[3:1],data0[13]}),
        .S({1'b0,1'b0,1'b0,\second_counter_reg_n_0_[13] }));
  LUT1 #(
    .INIT(2'h1)) 
    \second_counter[0]_i_1__0 
       (.I0(\second_counter_reg_n_0_[0] ),
        .O(second_counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[10]_i_1 
       (.I0(data0[10]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[11]_i_1 
       (.I0(data0[11]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[12]_i_1 
       (.I0(data0[12]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[13]_i_1 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(Vsync_allow));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[13]_i_2 
       (.I0(data0[13]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[1]_i_1 
       (.I0(data0[1]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[2]_i_1__0 
       (.I0(data0[2]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[3]_i_1__0 
       (.I0(data0[3]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[4]_i_1__0 
       (.I0(data0[4]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[5]_i_1 
       (.I0(data0[5]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[6]_i_1 
       (.I0(data0[6]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[7]_i_1 
       (.I0(data0[7]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[8]_i_1 
       (.I0(data0[8]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \second_counter[9]_i_1 
       (.I0(data0[9]),
        .I1(\Vpixel[6]_i_3_n_0 ),
        .O(second_counter[9]));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[0] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[0]),
        .Q(\second_counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[10] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[10]),
        .Q(\second_counter_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[11] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[11]),
        .Q(\second_counter_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[12] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[12]),
        .Q(\second_counter_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[13] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[13]),
        .Q(\second_counter_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[1] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[1]),
        .Q(\second_counter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[2] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[2]),
        .Q(\second_counter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[3] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[3]),
        .Q(\second_counter_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[4] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[4]),
        .Q(\second_counter_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[5] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[5]),
        .Q(\second_counter_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[6] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[6]),
        .Q(\second_counter_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[7] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[7]),
        .Q(\second_counter_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[8] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[8]),
        .Q(\second_counter_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \second_counter_reg[9] 
       (.C(CLK),
        .CE(Vsync_allow),
        .CLR(AR),
        .D(second_counter[9]),
        .Q(\second_counter_reg_n_0_[9] ));
endmodule

(* NotValidForBitStream *)
module vgacontroller
   (reset,
    clk,
    VGA_RED,
    VGA_GREEN,
    VGA_BLUE,
    VGA_HSYNC,
    VGA_VSYNC);
  input reset;
  input clk;
  output VGA_RED;
  output VGA_GREEN;
  output VGA_BLUE;
  output VGA_HSYNC;
  output VGA_VSYNC;

  wire VGA_BLUE;
  wire VGA_BLUE_OBUF;
  wire VGA_GREEN;
  wire VGA_GREEN_OBUF;
  wire VGA_HSYNC;
  wire VGA_HSYNC_OBUF;
  wire VGA_RED;
  wire VGA_RED_OBUF;
  wire VGA_VSYNC;
  wire VGA_VSYNC_OBUF;
  wire [13:0]address;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [1:0]current_state;
  wire [1:0]current_state_0;
  wire reset;
  wire reset_IBUF;

  OBUF VGA_BLUE_OBUF_inst
       (.I(VGA_BLUE_OBUF),
        .O(VGA_BLUE));
  OBUF VGA_GREEN_OBUF_inst
       (.I(VGA_GREEN_OBUF),
        .O(VGA_GREEN));
  OBUF VGA_HSYNC_OBUF_inst
       (.I(VGA_HSYNC_OBUF),
        .O(VGA_HSYNC));
  OBUF VGA_RED_OBUF_inst
       (.I(VGA_RED_OBUF),
        .O(VGA_RED));
  OBUF VGA_VSYNC_OBUF_inst
       (.I(VGA_VSYNC_OBUF),
        .O(VGA_VSYNC));
  VRAMblue blue
       (.ADDRARDADDR(address),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .DOADO(VGA_BLUE_OBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  VRAMgreen green
       (.ADDRARDADDR(address),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .DOADO(VGA_GREEN_OBUF));
  Hsync hsync
       (.ADDRARDADDR(address[6:0]),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .VGA_HSYNC_OBUF(VGA_HSYNC_OBUF),
        .current_state(current_state),
        .current_state_0(current_state_0));
  VRAMred red
       (.ADDRARDADDR(address),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .DOADO(VGA_RED_OBUF));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  Vsync vsync
       (.ADDRARDADDR(address[13:7]),
        .AR(reset_IBUF),
        .CLK(clk_IBUF_BUFG),
        .VGA_VSYNC_OBUF(VGA_VSYNC_OBUF),
        .current_state(current_state_0),
        .current_state_0(current_state));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
