Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 21 12:44:18 2023
| Host         : DESKTOP-CITRUS running 64-bit major release  (build 9200)
| Command      : report_utilization -file Main_utilization_placed.rpt -pb Main_utilization_placed.pb
| Design       : Main
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2660 |     0 |    274080 |  0.97 |
|   LUT as Logic             |  924 |     0 |    274080 |  0.34 |
|   LUT as Memory            | 1736 |     0 |    144000 |  1.21 |
|     LUT as Distributed RAM | 1024 |     0 |           |       |
|     LUT as Shift Register  |  712 |     0 |           |       |
| CLB Registers              | 8148 |     0 |    548160 |  1.49 |
|   Register as Flip Flop    | 8148 |     0 |    548160 |  1.49 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |   32 |     0 |     34260 |  0.09 |
| F7 Muxes                   |   32 |     0 |    137040 |  0.02 |
| F8 Muxes                   |    0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 2     |          Yes |         Set |            - |
| 8146  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  842 |     0 |     34260 |  2.46 |
|   CLBL                                     |  303 |     0 |           |       |
|   CLBM                                     |  539 |     0 |           |       |
| LUT as Logic                               |  924 |     0 |    274080 |  0.34 |
|   using O5 output only                     |   11 |       |           |       |
|   using O6 output only                     |  173 |       |           |       |
|   using O5 and O6                          |  740 |       |           |       |
| LUT as Memory                              | 1736 |     0 |    144000 |  1.21 |
|   LUT as Distributed RAM                   | 1024 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        | 1024 |       |           |       |
|   LUT as Shift Register                    |  712 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   72 |       |           |       |
|     using O5 and O6                        |  640 |       |           |       |
| CLB Registers                              | 8148 |     0 |    548160 |  1.49 |
|   Register driven from within the CLB      | 4154 |       |           |       |
|   Register driven from outside the CLB     | 3994 |       |           |       |
|     LUT in front of the register is unused | 3925 |       |           |       |
|     LUT in front of the register is used   |   69 |       |           |       |
| Unique Control Sets                        |   77 |       |     68520 |  0.11 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       912 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       912 |  0.00 |
|   RAMB18       |    0 |     0 |      1824 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   88 |     0 |      2520 |  3.49 |
|   DSP48E2 only |   88 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   96 |     0 |       328 | 29.27 |
| HPIOB_M          |   46 |     0 |        96 | 47.92 |
|   INPUT          |   25 |       |           |       |
|   OUTPUT         |   21 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   46 |     0 |        96 | 47.92 |
|   INPUT          |   23 |       |           |       |
|   OUTPUT         |   23 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    4 |     0 |        16 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       404 |  0.25 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 8146 |            Register |
| RAMD32   | 2048 |                 CLB |
| SRL16E   | 1352 |                 CLB |
| LUT3     | 1340 |                 CLB |
| LUT2     |  124 |                 CLB |
| DSP48E2  |   88 |          Arithmetic |
| LUT6     |   86 |                 CLB |
| LUT4     |   68 |                 CLB |
| OBUF     |   48 |                 I/O |
| INBUF    |   48 |                 I/O |
| IBUFCTRL |   48 |              Others |
| LUT1     |   36 |                 CLB |
| MUXF7    |   32 |                 CLB |
| CARRY8   |   32 |                 CLB |
| LUT5     |   10 |                 CLB |
| FDSE     |    2 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------+------+
|    Ref Name    | Used |
+----------------+------+
| dds_compiler_0 |    8 |
| fir_compiler_0 |    4 |
| fir_compiler_1 |    2 |
+----------------+------+


