# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do turnsignal_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/intelFPGA_lite/18.1/turnsignal/turnsignal.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:56 on Mar 24,2020
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/18.1/turnsignal/turnsignal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity turnsignal
# -- Compiling architecture one of turnsignal
# End time: 22:13:56 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/intelFPGA_lite/18.1/turnsignal/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:13:56 on Mar 24,2020
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/18.1/turnsignal/testbench.vhd 
# -- Loading package STANDARD
# -- Compiling entity testbench
# -- Compiling architecture lexus_turnsignal of testbench
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity turnsignal
# End time: 22:13:56 on Mar 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:13:56 on Mar 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(lexus_turnsignal)
# Loading work.turnsignal(one)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 22:18:47 on Mar 24,2020, Elapsed time: 0:04:51
# Errors: 0, Warnings: 0
