[2025-09-17 13:49:34] START suite=gap trace=pr-10
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-10.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2943794 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5942634 heartbeat IPC: 3.335 cumulative IPC: 3.366 (Simulation time: 00 hr 02 min 21 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5942634 cumulative IPC: 3.366 (Simulation time: 00 hr 02 min 21 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5942634 cumulative IPC: 3.366 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 115071486 heartbeat IPC: 0.09163 cumulative IPC: 0.09163 (Simulation time: 00 hr 19 min 29 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 224802926 heartbeat IPC: 0.09113 cumulative IPC: 0.09138 (Simulation time: 00 hr 36 min 36 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 336043206 heartbeat IPC: 0.0899 cumulative IPC: 0.09088 (Simulation time: 00 hr 53 min 32 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 444521468 heartbeat IPC: 0.09218 cumulative IPC: 0.0912 (Simulation time: 01 hr 11 min 48 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 553085137 heartbeat IPC: 0.09211 cumulative IPC: 0.09138 (Simulation time: 01 hr 30 min 08 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 661626000 heartbeat IPC: 0.09213 cumulative IPC: 0.09151 (Simulation time: 01 hr 48 min 56 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 768984828 heartbeat IPC: 0.09315 cumulative IPC: 0.09174 (Simulation time: 02 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 877954950 heartbeat IPC: 0.09177 cumulative IPC: 0.09174 (Simulation time: 02 hr 26 min 56 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 985124506 heartbeat IPC: 0.09331 cumulative IPC: 0.09191 (Simulation time: 02 hr 44 min 59 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 1087280176 cumulative IPC: 0.09197 (Simulation time: 02 hr 56 min 41 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 1087280176 cumulative IPC: 0.09197 (Simulation time: 02 hr 56 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-10.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09197 instructions: 100000002 cycles: 1087280176
CPU 0 Branch Prediction Accuracy: 96.32% MPKI: 7.028 Average ROB Occupancy at Mispredict: 254.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.028
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 827998303
LQ_STALL: 67
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.557602

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 827998303

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14639911

cpu0->cpu0_STLB TOTAL        ACCESS:   12166472 HIT:   12147246 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12166472 HIT:   12147246 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 506.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   22750027 HIT:    8635632 MISS:   14114395 MSHR_MERGE:     398594
cpu0->cpu0_L2C LOAD         ACCESS:   18084283 HIT:    6249646 MISS:   11834637 MSHR_MERGE:      13526
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    4583576 HIT:    2327326 MISS:    2256250 MSHR_MERGE:     385068
cpu0->cpu0_L2C WRITE        ACCESS:      44991 HIT:      44478 MISS:        513 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37177 HIT:      14182 MISS:      22995 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    4127259 ISSUED:    4127259 USEFUL:    1242253 USELESS:     251462
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.39 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13503198 HIT:   13503198 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13503198 HIT:   13503198 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40172235 HIT:   21110607 MISS:   19061628 MSHR_MERGE:     483853
cpu0->cpu0_L1D LOAD         ACCESS:   38426709 HIT:   19882021 MISS:   18544688 MSHR_MERGE:     460405
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     509852 HIT:      30089 MISS:     479763 MSHR_MERGE:      23448
cpu0->cpu0_L1D WRITE        ACCESS:    1197186 HIT:    1197186 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38488 HIT:       1311 MISS:      37177 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     509852 ISSUED:     509852 USEFUL:     103354 USELESS:     352958
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 48.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13503198 HIT:   13503198 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13503198 HIT:   13503198 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39318590 HIT:   26988111 MISS:   12330479 MSHR_MERGE:     164007
cpu0->cpu0_DTLB LOAD         ACCESS:   39318590 HIT:   26988111 MISS:   12330479 MSHR_MERGE:     164007
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.798 cycles
cpu0->LLC TOTAL        ACCESS:   13753768 HIT:    7314505 MISS:    6439263 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   11821111 HIT:    7034814 MISS:    4786297 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1871182 HIT:     240082 MISS:    1631100 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      38480 HIT:      38348 MISS:        132 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22995 HIT:       1261 MISS:      21734 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      83237
  ROW_BUFFER_MISS:    6355894
  AVG DBUS CONGESTED CYCLE: 4.012
Channel 0 WQ ROW_BUFFER_HIT:       8225
  ROW_BUFFER_MISS:      29528
  FULL:          0
Channel 0 REFRESHES ISSUED:      90606

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       727334      3709241      4663880      3045506
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2579
  STLB miss resolved @ L2C                0            0            0            0        27996
  STLB miss resolved @ LLC                0            0            0            0         2520
  STLB miss resolved @ MEM                0            0            0            0        21252

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:46:15] END   suite=gap trace=pr-10 (rc=0)
