// Seed: 3798787385
module module_0 #(
    parameter id_1 = 32'd14
);
  logic [1 : -1 'b0] _id_1 = -1;
  parameter [id_1 : ~  id_1] id_2 = 1;
  logic id_3;
  assign id_3 = 1 ? -1 : id_3;
endmodule
module module_1 #(
    parameter id_17 = 32'd6,
    parameter id_19 = 32'd98
) (
    output supply0 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    output wire id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wand id_13,
    output wire id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri0 _id_17,
    input supply1 id_18,
    input supply0 _id_19,
    input supply0 id_20,
    input supply0 id_21,
    input wand id_22,
    output wire id_23,
    output wand id_24,
    input supply0 id_25,
    input wire id_26,
    input tri id_27
);
  wire [id_19 : id_17] id_29;
  logic [-1 'b0 ==  id_17 : 1] id_30;
  logic [-1 'b0 : id_17] id_31;
  ;
  module_0 modCall_1 ();
  assign modCall_1._id_1 = 0;
endmodule
