$date
  Wed Jul 21 00:48:03 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! i_enable_input $end
$var reg 1 " i_group_signal $end
$var reg 1 # i_enable_output $end
$var reg 8 $ i_data_input[7:0] $end
$var reg 3 % i_data_output[2:0] $end
$var reg 1 & enable_input $end
$var reg 8 ' data_input[7:0] $end
$scope module utt $end
$var reg 1 ( enable_input_inverted $end
$var reg 8 ) data_input_inverted[7:0] $end
$var reg 1 * group_signal_inverted $end
$var reg 3 + data_output_inverted[2:0] $end
$var reg 1 , enable_output_inverted $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
b00000000 $
bUUU %
1&
b11111111 '
U(
b00000000 )
U*
bUUU +
U,
#10000000
1!
1"
1#
b10110111 $
b111 %
U&
1(
b10110111 )
1*
b111 +
1,
#20000000
0!
0"
b00000000 $
b000 %
0&
b01001000 '
0(
b00000000 )
0*
b000 +
#30000000
b00000001 $
b100 %
1&
b11111111 '
b00000001 )
b100 +
#40000000
b00000011 $
b010 %
b11111110 '
b00000011 )
b010 +
#50000000
b00000111 $
b110 %
b11111100 '
b00000111 )
b110 +
#60000000
b00001111 $
b001 %
b11111000 '
b00001111 )
b001 +
#70000000
b00011111 $
b101 %
b11110000 '
b00011111 )
b101 +
#80000000
b00111111 $
b011 %
b11100000 '
b00111111 )
b011 +
#90000000
b01111111 $
b111 %
b11000000 '
b01111111 )
b111 +
#100000000
b01001110 $
b000 %
b10000000 '
b01001110 )
b000 +
#110000000
1"
0#
b11111111 $
b111 %
b10110001 '
b11111111 )
1*
b111 +
0,
#120000000
0"
1#
b00000000 $
b000 %
b00000000 '
b00000000 )
0*
b000 +
1,
