$date
	Tue Jan 09 20:45:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module barrett_reduction_tb $end
$var wire 64 ! t [63:0] $end
$var reg 8 " mu [7:0] $end
$var reg 64 # q [63:0] $end
$var reg 14 $ r [13:0] $end
$var reg 128 % z [127:0] $end
$scope module uut $end
$var wire 8 & mu [7:0] $end
$var wire 64 ' q [63:0] $end
$var wire 14 ( r [13:0] $end
$var wire 128 ) z [127:0] $end
$var wire 128 * m3 [127:0] $end
$var wire 128 + m2 [127:0] $end
$var wire 128 , m1 [127:0] $end
$var reg 64 - t [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101111001100100100010 -
b0 ,
b0 +
b0 *
b1101111011011100100011 )
b10000000000000 (
b1111000000001 '
b100000 &
b1101111011011100100011 %
b10000000000000 $
b1111000000001 #
b100000 "
b1101111001100100100010 !
$end
#10000
