

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Tue Jan  7 20:04:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34563|  34563|  34563|  34563|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2             |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + Loop 2.1          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     180|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     193|    373|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_13s_30_1_1_U6  |network_mul_mul_16s_13s_30_1_1  |  i0 * i1  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |empty_U  |depthwise_conv2d_fix_empty  |        0|  13|   2|    0|     9|   13|     1|          117|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                            |        0|  13|   2|    0|     9|   13|     1|          117|
    +---------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln37_4_fu_358_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln37_5_fu_372_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln37_fu_348_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln45_fu_319_p2    |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_404_p2      |     +    |      0|  0|  39|          32|          32|
    |i_fu_180_p2           |     +    |      0|  0|  13|           4|           1|
    |k_h_fu_250_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_fu_338_p2         |     +    |      0|  0|  10|           2|           1|
    |out_h_fu_192_p2       |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_234_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_278_p2         |     +    |      0|  0|  15|           5|           5|
    |sub_ln37_fu_272_p2    |     -    |      0|  0|  15|           5|           5|
    |tmp6_fu_308_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp8_fu_222_p2        |     -    |      0|  0|  13|          11|          11|
    |icmp_ln24_fu_174_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln31_fu_186_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln32_fu_228_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln35_fu_244_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln36_fu_332_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 261|         132|         117|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |buffer_0_reg_128  |   9|          2|   32|         64|
    |buffer_1_reg_151  |   9|          2|   32|         64|
    |i_0_reg_93        |   9|          2|    4|          8|
    |k_h_0_reg_140     |   9|          2|    2|          4|
    |k_w_0_reg_163     |   9|          2|    2|          4|
    |out_h_0_reg_104   |   9|          2|    5|         10|
    |out_w_0_reg_116   |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         24|   83|        174|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   9|   0|    9|          0|
    |buffer_0_reg_128    |  32|   0|   32|          0|
    |buffer_1_reg_151    |  32|   0|   32|          0|
    |empty_79_reg_492    |  13|   0|   13|          0|
    |i_0_reg_93          |   4|   0|    4|          0|
    |input_load_reg_487  |  16|   0|   16|          0|
    |k_h_0_reg_140       |   2|   0|    2|          0|
    |k_h_reg_454         |   2|   0|    2|          0|
    |k_w_0_reg_163       |   2|   0|    2|          0|
    |k_w_reg_472         |   2|   0|    2|          0|
    |out_h_0_reg_104     |   5|   0|    5|          0|
    |out_h_reg_428       |   5|   0|    5|          0|
    |out_w_0_reg_116     |   5|   0|    5|          0|
    |out_w_reg_441       |   5|   0|    5|          0|
    |sub_ln37_reg_459    |   5|   0|    5|          0|
    |tmp6_reg_464        |  10|   0|   11|          1|
    |tmp8_reg_433        |   9|   0|   11|          2|
    |tmp_7_reg_497       |  17|   0|   17|          0|
    |zext_ln35_reg_446   |   5|   0|   11|          6|
    +--------------------+----+----+-----+-----------+
    |Total               | 180|   0|  189|          9|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

