{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520479173220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520479173230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 07 21:19:32 2018 " "Processing started: Wed Mar 07 21:19:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520479173230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520479173230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/15.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab6 lab6 " "Command: quartus_sh -t c:/altera/15.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab6 lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520479173230 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lab6 lab6 " "Quartus(args): --rtl_sim lab6 lab6" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1520479173230 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1520479173380 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1520479173510 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1520479173520 ""}
{ "Warning" "0" "" "Warning: File lab6_run_msim_rtl_verilog.do already exists - backing up current file as lab6_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File lab6_run_msim_rtl_verilog.do already exists - backing up current file as lab6_run_msim_rtl_verilog.do.bak" 0 0 "Quartus II" 0 0 1520479173770 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/simulation/modelsim/lab6_run_msim_rtl_verilog.do" {  } { { "U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/simulation/modelsim/lab6_run_msim_rtl_verilog.do" "0" { Text "U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/simulation/modelsim/lab6_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file U:/ece385/lab6_demo/lab6_jbai10_jhu41_ABG_restored/simulation/modelsim/lab6_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1520479173830 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1520479173860 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1520479174120 ""}
