

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Dec 10 22:11:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.362 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_616    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
        |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_622  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s        |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_642    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
        |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_fu_662  |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+-------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |  LUT  | URAM|
+-----------------+---------+------+--------+-------+-----+
|DSP              |        -|     -|       -|      -|    -|
|Expression       |        -|     -|       0|      4|    -|
|FIFO             |        -|     -|       -|      -|    -|
|Instance         |       32|  1576|  166009|  64378|    -|
|Memory           |        -|     -|       -|      -|    -|
|Multiplexer      |        -|     -|       -|     36|    -|
|Register         |        -|     -|    2583|      -|    -|
+-----------------+---------+------+--------+-------+-----+
|Total            |       32|  1576|  168592|  64418|    0|
+-----------------+---------+------+--------+-------+-----+
|Available        |      280|   220|  106400|  53200|    0|
+-----------------+---------+------+--------+-------+-----+
|Utilization (%)  |       11|   716|     158|    121|    0|
+-----------------+---------+------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_616    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s    |        0|  794|  85568|  28056|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_642    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s    |        0|  782|  78133|  26496|    0|
    |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_622  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s        |        0|    0|      0|    608|    0|
    |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_fu_662  |sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s  |       32|    0|   2308|   9218|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                         |                                                                   |       32| 1576| 166009|  64378|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+------+-----------+
    |          Name         | LUT| Input Size| Bits | Total Bits|
    +-----------------------+----+-----------+------+-----------+
    |input_1_ap_vld_in_sig  |   9|          2|     1|          2|
    |input_1_ap_vld_preg    |   9|          2|     1|          2|
    |input_1_blk_n          |   9|          2|     1|          2|
    |input_1_in_sig         |   9|          2|  1024|       2048|
    +-----------------------+----+-----------+------+-----------+
    |Total                  |  36|          8|  1027|       2054|
    +-----------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+
    |                                            Name                                           |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20                                                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8                                                                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9                                                                    |     1|   0|     1|          0|
    |grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config5_s_fu_662_ap_start_reg  |     1|   0|     1|          0|
    |input_1_ap_vld_preg                                                                        |     1|   0|     1|          0|
    |input_1_preg                                                                               |  1024|   0|  1024|          0|
    |layer2_out_10_reg_1491                                                                     |    16|   0|    16|          0|
    |layer2_out_11_reg_1496                                                                     |    16|   0|    16|          0|
    |layer2_out_12_reg_1501                                                                     |    16|   0|    16|          0|
    |layer2_out_13_reg_1506                                                                     |    16|   0|    16|          0|
    |layer2_out_14_reg_1511                                                                     |    16|   0|    16|          0|
    |layer2_out_15_reg_1516                                                                     |    16|   0|    16|          0|
    |layer2_out_1_reg_1446                                                                      |    16|   0|    16|          0|
    |layer2_out_2_reg_1451                                                                      |    16|   0|    16|          0|
    |layer2_out_3_reg_1456                                                                      |    16|   0|    16|          0|
    |layer2_out_4_reg_1461                                                                      |    16|   0|    16|          0|
    |layer2_out_5_reg_1466                                                                      |    16|   0|    16|          0|
    |layer2_out_6_reg_1471                                                                      |    16|   0|    16|          0|
    |layer2_out_7_reg_1476                                                                      |    16|   0|    16|          0|
    |layer2_out_8_reg_1481                                                                      |    16|   0|    16|          0|
    |layer2_out_9_reg_1486                                                                      |    16|   0|    16|          0|
    |layer2_out_reg_1441                                                                        |    16|   0|    16|          0|
    |layer3_out_10_reg_1571                                                                     |    16|   0|    16|          0|
    |layer3_out_11_reg_1576                                                                     |    16|   0|    16|          0|
    |layer3_out_12_reg_1581                                                                     |    16|   0|    16|          0|
    |layer3_out_13_reg_1586                                                                     |    16|   0|    16|          0|
    |layer3_out_14_reg_1591                                                                     |    16|   0|    16|          0|
    |layer3_out_15_reg_1596                                                                     |    16|   0|    16|          0|
    |layer3_out_1_reg_1526                                                                      |    16|   0|    16|          0|
    |layer3_out_2_reg_1531                                                                      |    16|   0|    16|          0|
    |layer3_out_3_reg_1536                                                                      |    16|   0|    16|          0|
    |layer3_out_4_reg_1541                                                                      |    16|   0|    16|          0|
    |layer3_out_5_reg_1546                                                                      |    16|   0|    16|          0|
    |layer3_out_6_reg_1551                                                                      |    16|   0|    16|          0|
    |layer3_out_7_reg_1556                                                                      |    16|   0|    16|          0|
    |layer3_out_8_reg_1561                                                                      |    16|   0|    16|          0|
    |layer3_out_9_reg_1566                                                                      |    16|   0|    16|          0|
    |layer3_out_reg_1521                                                                        |    16|   0|    16|          0|
    |layer4_out_10_reg_1651                                                                     |    16|   0|    16|          0|
    |layer4_out_11_reg_1656                                                                     |    16|   0|    16|          0|
    |layer4_out_12_reg_1661                                                                     |    16|   0|    16|          0|
    |layer4_out_13_reg_1666                                                                     |    16|   0|    16|          0|
    |layer4_out_14_reg_1671                                                                     |    16|   0|    16|          0|
    |layer4_out_15_reg_1676                                                                     |    16|   0|    16|          0|
    |layer4_out_16_reg_1681                                                                     |    16|   0|    16|          0|
    |layer4_out_17_reg_1686                                                                     |    16|   0|    16|          0|
    |layer4_out_18_reg_1691                                                                     |    16|   0|    16|          0|
    |layer4_out_19_reg_1696                                                                     |    16|   0|    16|          0|
    |layer4_out_1_reg_1606                                                                      |    16|   0|    16|          0|
    |layer4_out_20_reg_1701                                                                     |    16|   0|    16|          0|
    |layer4_out_21_reg_1706                                                                     |    16|   0|    16|          0|
    |layer4_out_22_reg_1711                                                                     |    16|   0|    16|          0|
    |layer4_out_23_reg_1716                                                                     |    16|   0|    16|          0|
    |layer4_out_24_reg_1721                                                                     |    16|   0|    16|          0|
    |layer4_out_25_reg_1726                                                                     |    16|   0|    16|          0|
    |layer4_out_26_reg_1731                                                                     |    16|   0|    16|          0|
    |layer4_out_27_reg_1736                                                                     |    16|   0|    16|          0|
    |layer4_out_28_reg_1741                                                                     |    16|   0|    16|          0|
    |layer4_out_29_reg_1746                                                                     |    16|   0|    16|          0|
    |layer4_out_2_reg_1611                                                                      |    16|   0|    16|          0|
    |layer4_out_30_reg_1751                                                                     |    16|   0|    16|          0|
    |layer4_out_31_reg_1756                                                                     |    16|   0|    16|          0|
    |layer4_out_32_reg_1761                                                                     |    16|   0|    16|          0|
    |layer4_out_33_reg_1766                                                                     |    16|   0|    16|          0|
    |layer4_out_34_reg_1771                                                                     |    16|   0|    16|          0|
    |layer4_out_35_reg_1776                                                                     |    16|   0|    16|          0|
    |layer4_out_36_reg_1781                                                                     |    16|   0|    16|          0|
    |layer4_out_37_reg_1786                                                                     |    16|   0|    16|          0|
    |layer4_out_38_reg_1791                                                                     |    16|   0|    16|          0|
    |layer4_out_39_reg_1796                                                                     |    16|   0|    16|          0|
    |layer4_out_3_reg_1616                                                                      |    16|   0|    16|          0|
    |layer4_out_40_reg_1801                                                                     |    16|   0|    16|          0|
    |layer4_out_41_reg_1806                                                                     |    16|   0|    16|          0|
    |layer4_out_42_reg_1811                                                                     |    16|   0|    16|          0|
    |layer4_out_43_reg_1816                                                                     |    16|   0|    16|          0|
    |layer4_out_44_reg_1821                                                                     |    16|   0|    16|          0|
    |layer4_out_45_reg_1826                                                                     |    16|   0|    16|          0|
    |layer4_out_46_reg_1831                                                                     |    16|   0|    16|          0|
    |layer4_out_47_reg_1836                                                                     |    16|   0|    16|          0|
    |layer4_out_48_reg_1841                                                                     |    16|   0|    16|          0|
    |layer4_out_49_reg_1846                                                                     |    16|   0|    16|          0|
    |layer4_out_4_reg_1621                                                                      |    16|   0|    16|          0|
    |layer4_out_50_reg_1851                                                                     |    16|   0|    16|          0|
    |layer4_out_51_reg_1856                                                                     |    16|   0|    16|          0|
    |layer4_out_52_reg_1861                                                                     |    16|   0|    16|          0|
    |layer4_out_53_reg_1866                                                                     |    16|   0|    16|          0|
    |layer4_out_54_reg_1871                                                                     |    16|   0|    16|          0|
    |layer4_out_55_reg_1876                                                                     |    16|   0|    16|          0|
    |layer4_out_56_reg_1881                                                                     |    16|   0|    16|          0|
    |layer4_out_57_reg_1886                                                                     |    16|   0|    16|          0|
    |layer4_out_58_reg_1891                                                                     |    16|   0|    16|          0|
    |layer4_out_59_reg_1896                                                                     |    16|   0|    16|          0|
    |layer4_out_5_reg_1626                                                                      |    16|   0|    16|          0|
    |layer4_out_60_reg_1901                                                                     |    16|   0|    16|          0|
    |layer4_out_61_reg_1906                                                                     |    16|   0|    16|          0|
    |layer4_out_62_reg_1911                                                                     |    16|   0|    16|          0|
    |layer4_out_63_reg_1916                                                                     |    16|   0|    16|          0|
    |layer4_out_6_reg_1631                                                                      |    16|   0|    16|          0|
    |layer4_out_7_reg_1636                                                                      |    16|   0|    16|          0|
    |layer4_out_8_reg_1641                                                                      |    16|   0|    16|          0|
    |layer4_out_9_reg_1646                                                                      |    16|   0|    16|          0|
    |layer4_out_reg_1601                                                                        |    16|   0|    16|          0|
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                                      |  2583|   0|  2583|          0|
    +-------------------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  | Source Object |    C Type    |
+----------------------+-----+------+------------+---------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|input_1_ap_vld        |   in|     1|      ap_vld|        input_1|       pointer|
|input_1               |   in|  1024|      ap_vld|        input_1|       pointer|
|layer5_out_0          |  out|    16|      ap_vld|   layer5_out_0|       pointer|
|layer5_out_0_ap_vld   |  out|     1|      ap_vld|   layer5_out_0|       pointer|
|layer5_out_1          |  out|    16|      ap_vld|   layer5_out_1|       pointer|
|layer5_out_1_ap_vld   |  out|     1|      ap_vld|   layer5_out_1|       pointer|
|layer5_out_2          |  out|    16|      ap_vld|   layer5_out_2|       pointer|
|layer5_out_2_ap_vld   |  out|     1|      ap_vld|   layer5_out_2|       pointer|
|layer5_out_3          |  out|    16|      ap_vld|   layer5_out_3|       pointer|
|layer5_out_3_ap_vld   |  out|     1|      ap_vld|   layer5_out_3|       pointer|
|layer5_out_4          |  out|    16|      ap_vld|   layer5_out_4|       pointer|
|layer5_out_4_ap_vld   |  out|     1|      ap_vld|   layer5_out_4|       pointer|
|layer5_out_5          |  out|    16|      ap_vld|   layer5_out_5|       pointer|
|layer5_out_5_ap_vld   |  out|     1|      ap_vld|   layer5_out_5|       pointer|
|layer5_out_6          |  out|    16|      ap_vld|   layer5_out_6|       pointer|
|layer5_out_6_ap_vld   |  out|     1|      ap_vld|   layer5_out_6|       pointer|
|layer5_out_7          |  out|    16|      ap_vld|   layer5_out_7|       pointer|
|layer5_out_7_ap_vld   |  out|     1|      ap_vld|   layer5_out_7|       pointer|
|layer5_out_8          |  out|    16|      ap_vld|   layer5_out_8|       pointer|
|layer5_out_8_ap_vld   |  out|     1|      ap_vld|   layer5_out_8|       pointer|
|layer5_out_9          |  out|    16|      ap_vld|   layer5_out_9|       pointer|
|layer5_out_9_ap_vld   |  out|     1|      ap_vld|   layer5_out_9|       pointer|
|layer5_out_10         |  out|    16|      ap_vld|  layer5_out_10|       pointer|
|layer5_out_10_ap_vld  |  out|     1|      ap_vld|  layer5_out_10|       pointer|
|layer5_out_11         |  out|    16|      ap_vld|  layer5_out_11|       pointer|
|layer5_out_11_ap_vld  |  out|     1|      ap_vld|  layer5_out_11|       pointer|
|layer5_out_12         |  out|    16|      ap_vld|  layer5_out_12|       pointer|
|layer5_out_12_ap_vld  |  out|     1|      ap_vld|  layer5_out_12|       pointer|
|layer5_out_13         |  out|    16|      ap_vld|  layer5_out_13|       pointer|
|layer5_out_13_ap_vld  |  out|     1|      ap_vld|  layer5_out_13|       pointer|
|layer5_out_14         |  out|    16|      ap_vld|  layer5_out_14|       pointer|
|layer5_out_14_ap_vld  |  out|     1|      ap_vld|  layer5_out_14|       pointer|
|layer5_out_15         |  out|    16|      ap_vld|  layer5_out_15|       pointer|
|layer5_out_15_ap_vld  |  out|     1|      ap_vld|  layer5_out_15|       pointer|
|layer5_out_16         |  out|    16|      ap_vld|  layer5_out_16|       pointer|
|layer5_out_16_ap_vld  |  out|     1|      ap_vld|  layer5_out_16|       pointer|
|layer5_out_17         |  out|    16|      ap_vld|  layer5_out_17|       pointer|
|layer5_out_17_ap_vld  |  out|     1|      ap_vld|  layer5_out_17|       pointer|
|layer5_out_18         |  out|    16|      ap_vld|  layer5_out_18|       pointer|
|layer5_out_18_ap_vld  |  out|     1|      ap_vld|  layer5_out_18|       pointer|
|layer5_out_19         |  out|    16|      ap_vld|  layer5_out_19|       pointer|
|layer5_out_19_ap_vld  |  out|     1|      ap_vld|  layer5_out_19|       pointer|
|layer5_out_20         |  out|    16|      ap_vld|  layer5_out_20|       pointer|
|layer5_out_20_ap_vld  |  out|     1|      ap_vld|  layer5_out_20|       pointer|
|layer5_out_21         |  out|    16|      ap_vld|  layer5_out_21|       pointer|
|layer5_out_21_ap_vld  |  out|     1|      ap_vld|  layer5_out_21|       pointer|
|layer5_out_22         |  out|    16|      ap_vld|  layer5_out_22|       pointer|
|layer5_out_22_ap_vld  |  out|     1|      ap_vld|  layer5_out_22|       pointer|
|layer5_out_23         |  out|    16|      ap_vld|  layer5_out_23|       pointer|
|layer5_out_23_ap_vld  |  out|     1|      ap_vld|  layer5_out_23|       pointer|
|layer5_out_24         |  out|    16|      ap_vld|  layer5_out_24|       pointer|
|layer5_out_24_ap_vld  |  out|     1|      ap_vld|  layer5_out_24|       pointer|
|layer5_out_25         |  out|    16|      ap_vld|  layer5_out_25|       pointer|
|layer5_out_25_ap_vld  |  out|     1|      ap_vld|  layer5_out_25|       pointer|
|layer5_out_26         |  out|    16|      ap_vld|  layer5_out_26|       pointer|
|layer5_out_26_ap_vld  |  out|     1|      ap_vld|  layer5_out_26|       pointer|
|layer5_out_27         |  out|    16|      ap_vld|  layer5_out_27|       pointer|
|layer5_out_27_ap_vld  |  out|     1|      ap_vld|  layer5_out_27|       pointer|
|layer5_out_28         |  out|    16|      ap_vld|  layer5_out_28|       pointer|
|layer5_out_28_ap_vld  |  out|     1|      ap_vld|  layer5_out_28|       pointer|
|layer5_out_29         |  out|    16|      ap_vld|  layer5_out_29|       pointer|
|layer5_out_29_ap_vld  |  out|     1|      ap_vld|  layer5_out_29|       pointer|
|layer5_out_30         |  out|    16|      ap_vld|  layer5_out_30|       pointer|
|layer5_out_30_ap_vld  |  out|     1|      ap_vld|  layer5_out_30|       pointer|
|layer5_out_31         |  out|    16|      ap_vld|  layer5_out_31|       pointer|
|layer5_out_31_ap_vld  |  out|     1|      ap_vld|  layer5_out_31|       pointer|
|layer5_out_32         |  out|    16|      ap_vld|  layer5_out_32|       pointer|
|layer5_out_32_ap_vld  |  out|     1|      ap_vld|  layer5_out_32|       pointer|
|layer5_out_33         |  out|    16|      ap_vld|  layer5_out_33|       pointer|
|layer5_out_33_ap_vld  |  out|     1|      ap_vld|  layer5_out_33|       pointer|
|layer5_out_34         |  out|    16|      ap_vld|  layer5_out_34|       pointer|
|layer5_out_34_ap_vld  |  out|     1|      ap_vld|  layer5_out_34|       pointer|
|layer5_out_35         |  out|    16|      ap_vld|  layer5_out_35|       pointer|
|layer5_out_35_ap_vld  |  out|     1|      ap_vld|  layer5_out_35|       pointer|
|layer5_out_36         |  out|    16|      ap_vld|  layer5_out_36|       pointer|
|layer5_out_36_ap_vld  |  out|     1|      ap_vld|  layer5_out_36|       pointer|
|layer5_out_37         |  out|    16|      ap_vld|  layer5_out_37|       pointer|
|layer5_out_37_ap_vld  |  out|     1|      ap_vld|  layer5_out_37|       pointer|
|layer5_out_38         |  out|    16|      ap_vld|  layer5_out_38|       pointer|
|layer5_out_38_ap_vld  |  out|     1|      ap_vld|  layer5_out_38|       pointer|
|layer5_out_39         |  out|    16|      ap_vld|  layer5_out_39|       pointer|
|layer5_out_39_ap_vld  |  out|     1|      ap_vld|  layer5_out_39|       pointer|
|layer5_out_40         |  out|    16|      ap_vld|  layer5_out_40|       pointer|
|layer5_out_40_ap_vld  |  out|     1|      ap_vld|  layer5_out_40|       pointer|
|layer5_out_41         |  out|    16|      ap_vld|  layer5_out_41|       pointer|
|layer5_out_41_ap_vld  |  out|     1|      ap_vld|  layer5_out_41|       pointer|
|layer5_out_42         |  out|    16|      ap_vld|  layer5_out_42|       pointer|
|layer5_out_42_ap_vld  |  out|     1|      ap_vld|  layer5_out_42|       pointer|
|layer5_out_43         |  out|    16|      ap_vld|  layer5_out_43|       pointer|
|layer5_out_43_ap_vld  |  out|     1|      ap_vld|  layer5_out_43|       pointer|
|layer5_out_44         |  out|    16|      ap_vld|  layer5_out_44|       pointer|
|layer5_out_44_ap_vld  |  out|     1|      ap_vld|  layer5_out_44|       pointer|
|layer5_out_45         |  out|    16|      ap_vld|  layer5_out_45|       pointer|
|layer5_out_45_ap_vld  |  out|     1|      ap_vld|  layer5_out_45|       pointer|
|layer5_out_46         |  out|    16|      ap_vld|  layer5_out_46|       pointer|
|layer5_out_46_ap_vld  |  out|     1|      ap_vld|  layer5_out_46|       pointer|
|layer5_out_47         |  out|    16|      ap_vld|  layer5_out_47|       pointer|
|layer5_out_47_ap_vld  |  out|     1|      ap_vld|  layer5_out_47|       pointer|
|layer5_out_48         |  out|    16|      ap_vld|  layer5_out_48|       pointer|
|layer5_out_48_ap_vld  |  out|     1|      ap_vld|  layer5_out_48|       pointer|
|layer5_out_49         |  out|    16|      ap_vld|  layer5_out_49|       pointer|
|layer5_out_49_ap_vld  |  out|     1|      ap_vld|  layer5_out_49|       pointer|
|layer5_out_50         |  out|    16|      ap_vld|  layer5_out_50|       pointer|
|layer5_out_50_ap_vld  |  out|     1|      ap_vld|  layer5_out_50|       pointer|
|layer5_out_51         |  out|    16|      ap_vld|  layer5_out_51|       pointer|
|layer5_out_51_ap_vld  |  out|     1|      ap_vld|  layer5_out_51|       pointer|
|layer5_out_52         |  out|    16|      ap_vld|  layer5_out_52|       pointer|
|layer5_out_52_ap_vld  |  out|     1|      ap_vld|  layer5_out_52|       pointer|
|layer5_out_53         |  out|    16|      ap_vld|  layer5_out_53|       pointer|
|layer5_out_53_ap_vld  |  out|     1|      ap_vld|  layer5_out_53|       pointer|
|layer5_out_54         |  out|    16|      ap_vld|  layer5_out_54|       pointer|
|layer5_out_54_ap_vld  |  out|     1|      ap_vld|  layer5_out_54|       pointer|
|layer5_out_55         |  out|    16|      ap_vld|  layer5_out_55|       pointer|
|layer5_out_55_ap_vld  |  out|     1|      ap_vld|  layer5_out_55|       pointer|
|layer5_out_56         |  out|    16|      ap_vld|  layer5_out_56|       pointer|
|layer5_out_56_ap_vld  |  out|     1|      ap_vld|  layer5_out_56|       pointer|
|layer5_out_57         |  out|    16|      ap_vld|  layer5_out_57|       pointer|
|layer5_out_57_ap_vld  |  out|     1|      ap_vld|  layer5_out_57|       pointer|
|layer5_out_58         |  out|    16|      ap_vld|  layer5_out_58|       pointer|
|layer5_out_58_ap_vld  |  out|     1|      ap_vld|  layer5_out_58|       pointer|
|layer5_out_59         |  out|    16|      ap_vld|  layer5_out_59|       pointer|
|layer5_out_59_ap_vld  |  out|     1|      ap_vld|  layer5_out_59|       pointer|
|layer5_out_60         |  out|    16|      ap_vld|  layer5_out_60|       pointer|
|layer5_out_60_ap_vld  |  out|     1|      ap_vld|  layer5_out_60|       pointer|
|layer5_out_61         |  out|    16|      ap_vld|  layer5_out_61|       pointer|
|layer5_out_61_ap_vld  |  out|     1|      ap_vld|  layer5_out_61|       pointer|
|layer5_out_62         |  out|    16|      ap_vld|  layer5_out_62|       pointer|
|layer5_out_62_ap_vld  |  out|     1|      ap_vld|  layer5_out_62|       pointer|
|layer5_out_63         |  out|    16|      ap_vld|  layer5_out_63|       pointer|
|layer5_out_63_ap_vld  |  out|     1|      ap_vld|  layer5_out_63|       pointer|
+----------------------+-----+------+------------+---------------+--------------+

