Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct  7 11:43:38 2020
| Host         : LAPTOP-FAE0D0IA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.224        0.000                      0                  138        0.175        0.000                      0                  138        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.224        0.000                      0                  138        0.175        0.000                      0                  138        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.451ns (25.323%)  route 4.279ns (74.677%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.324     7.793 r  control_i/IncSec_INST_0/O
                         net (fo=5, routed)           1.235     9.028    time_cnt_i/IncSec
    SLICE_X5Y117         LUT3 (Prop_lut3_I0_O)        0.376     9.404 r  time_cnt_i/SecLo_int[3]_i_2/O
                         net (fo=2, routed)           0.826    10.230    time_cnt_i/SecLo_int[3]_i_2_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I1_O)        0.332    10.562 r  time_cnt_i/SecLo_int[2]_i_1/O
                         net (fo=1, routed)           0.000    10.562    time_cnt_i/SecLo_int[2]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.675    14.460    time_cnt_i/Clk
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[2]/C
                         clock pessimism              0.330    14.790    
                         clock uncertainty           -0.035    14.755    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)        0.031    14.786    time_cnt_i/SecLo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecHi_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 1.339ns (23.463%)  route 4.368ns (76.537%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.324     7.793 r  control_i/IncSec_INST_0/O
                         net (fo=5, routed)           0.731     8.524    time_cnt_i/IncSec
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.348     8.872 r  time_cnt_i/SecHi_int[0]_i_2/O
                         net (fo=3, routed)           0.594     9.466    time_cnt_i/SecHi_int[0]_i_2_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.590 r  time_cnt_i/SecHi_int[2]_i_3/O
                         net (fo=2, routed)           0.825    10.415    time_cnt_i/SecHi_int[2]_i_3_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I1_O)        0.124    10.539 r  time_cnt_i/SecHi_int[1]_i_1/O
                         net (fo=1, routed)           0.000    10.539    time_cnt_i/SecHi_int[1]_i_1_n_0
    SLICE_X3Y118         FDRE                                         r  time_cnt_i/SecHi_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.673    14.458    time_cnt_i/Clk
    SLICE_X3Y118         FDRE                                         r  time_cnt_i/SecHi_int_reg[1]/C
                         clock pessimism              0.344    14.802    
                         clock uncertainty           -0.035    14.767    
    SLICE_X3Y118         FDRE (Setup_fdre_C_D)        0.029    14.796    time_cnt_i/SecHi_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecHi_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.369ns (23.990%)  route 4.337ns (76.010%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.324     7.793 r  control_i/IncSec_INST_0/O
                         net (fo=5, routed)           0.731     8.524    time_cnt_i/IncSec
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.348     8.872 r  time_cnt_i/SecHi_int[0]_i_2/O
                         net (fo=3, routed)           0.570     9.442    time_cnt_i/SecHi_int[0]_i_2_n_0
    SLICE_X3Y118         LUT6 (Prop_lut6_I4_O)        0.124     9.566 r  time_cnt_i/SecHi_int[3]_i_2/O
                         net (fo=1, routed)           0.818    10.385    time_cnt_i/SecHi_int[3]_i_2_n_0
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.154    10.539 r  time_cnt_i/SecHi_int[3]_i_1/O
                         net (fo=1, routed)           0.000    10.539    time_cnt_i/SecHi_int[3]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  time_cnt_i/SecHi_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.671    14.456    time_cnt_i/Clk
    SLICE_X4Y119         FDRE                                         r  time_cnt_i/SecHi_int_reg[3]/C
                         clock pessimism              0.330    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.075    14.826    time_cnt_i/SecHi_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecHi_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.339ns (24.081%)  route 4.221ns (75.919%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.324     7.793 r  control_i/IncSec_INST_0/O
                         net (fo=5, routed)           0.731     8.524    time_cnt_i/IncSec
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.348     8.872 r  time_cnt_i/SecHi_int[0]_i_2/O
                         net (fo=3, routed)           0.594     9.466    time_cnt_i/SecHi_int[0]_i_2_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.124     9.590 r  time_cnt_i/SecHi_int[2]_i_3/O
                         net (fo=2, routed)           0.679    10.269    time_cnt_i/SecHi_int[2]_i_3_n_0
    SLICE_X4Y118         LUT4 (Prop_lut4_I1_O)        0.124    10.393 r  time_cnt_i/SecHi_int[2]_i_1/O
                         net (fo=1, routed)           0.000    10.393    time_cnt_i/SecHi_int[2]_i_1_n_0
    SLICE_X4Y118         FDRE                                         r  time_cnt_i/SecHi_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.672    14.457    time_cnt_i/Clk
    SLICE_X4Y118         FDRE                                         r  time_cnt_i/SecHi_int_reg[2]/C
                         clock pessimism              0.330    14.787    
                         clock uncertainty           -0.035    14.752    
    SLICE_X4Y118         FDRE (Setup_fdre_C_D)        0.031    14.783    time_cnt_i/SecHi_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/HourHi_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.963ns (18.492%)  route 4.245ns (81.508%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.296     7.765 r  control_i/IncHour_INST_0/O
                         net (fo=6, routed)           1.019     8.784    time_cnt_i/IncHour
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  time_cnt_i/HourHi_int[3]_i_2/O
                         net (fo=3, routed)           1.008     9.916    time_cnt_i/HourHi_int[3]_i_2_n_0
    SLICE_X5Y120         LUT5 (Prop_lut5_I1_O)        0.124    10.040 r  time_cnt_i/HourHi_int[3]_i_1/O
                         net (fo=1, routed)           0.000    10.040    time_cnt_i/HourHi_int[3]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  time_cnt_i/HourHi_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.671    14.456    time_cnt_i/Clk
    SLICE_X5Y120         FDRE                                         r  time_cnt_i/HourHi_int_reg[3]/C
                         clock pessimism              0.330    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)        0.031    14.782    time_cnt_i/HourHi_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.451ns (27.979%)  route 3.735ns (72.021%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.324     7.793 r  control_i/IncSec_INST_0/O
                         net (fo=5, routed)           1.235     9.028    time_cnt_i/IncSec
    SLICE_X5Y117         LUT3 (Prop_lut3_I0_O)        0.376     9.404 r  time_cnt_i/SecLo_int[3]_i_2/O
                         net (fo=2, routed)           0.282     9.686    time_cnt_i/SecLo_int[3]_i_2_n_0
    SLICE_X5Y117         LUT6 (Prop_lut6_I4_O)        0.332    10.018 r  time_cnt_i/SecLo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    10.018    time_cnt_i/SecLo_int[3]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  time_cnt_i/SecLo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.674    14.459    time_cnt_i/Clk
    SLICE_X5Y117         FDRE                                         r  time_cnt_i/SecLo_int_reg[3]/C
                         clock pessimism              0.330    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)        0.031    14.785    time_cnt_i/SecLo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/HourHi_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.963ns (19.003%)  route 4.105ns (80.997%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.296     7.765 r  control_i/IncHour_INST_0/O
                         net (fo=6, routed)           1.019     8.784    time_cnt_i/IncHour
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  time_cnt_i/HourHi_int[3]_i_2/O
                         net (fo=3, routed)           0.868     9.776    time_cnt_i/HourHi_int[3]_i_2_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I3_O)        0.124     9.900 r  time_cnt_i/HourHi_int[1]_i_1/O
                         net (fo=1, routed)           0.000     9.900    time_cnt_i/HourHi_int[1]_i_1_n_0
    SLICE_X7Y120         FDRE                                         r  time_cnt_i/HourHi_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.671    14.456    time_cnt_i/Clk
    SLICE_X7Y120         FDRE                                         r  time_cnt_i/HourHi_int_reg[1]/C
                         clock pessimism              0.330    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X7Y120         FDRE (Setup_fdre_C_D)        0.031    14.782    time_cnt_i/HourHi_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.091ns (22.163%)  route 3.832ns (77.837%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.324     7.793 r  control_i/IncSec_INST_0/O
                         net (fo=5, routed)           1.235     9.028    time_cnt_i/IncSec
    SLICE_X5Y117         LUT4 (Prop_lut4_I0_O)        0.348     9.376 r  time_cnt_i/SecLo_int[0]_i_1/O
                         net (fo=1, routed)           0.379     9.755    time_cnt_i/SecLo_int[0]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  time_cnt_i/SecLo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.674    14.459    time_cnt_i/Clk
    SLICE_X5Y117         FDRE                                         r  time_cnt_i/SecLo_int_reg[0]/C
                         clock pessimism              0.330    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X5Y117         FDRE (Setup_fdre_C_D)       -0.067    14.687    time_cnt_i/SecLo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/HourHi_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.963ns (19.229%)  route 4.045ns (80.771%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 f  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.296     7.765 r  control_i/IncHour_INST_0/O
                         net (fo=6, routed)           1.019     8.784    time_cnt_i/IncHour
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.124     8.908 r  time_cnt_i/HourHi_int[3]_i_2/O
                         net (fo=3, routed)           0.809     9.716    time_cnt_i/HourHi_int[3]_i_2_n_0
    SLICE_X5Y120         LUT6 (Prop_lut6_I1_O)        0.124     9.840 r  time_cnt_i/HourHi_int[2]_i_1/O
                         net (fo=1, routed)           0.000     9.840    time_cnt_i/HourHi_int[2]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  time_cnt_i/HourHi_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.671    14.456    time_cnt_i/Clk
    SLICE_X5Y120         FDRE                                         r  time_cnt_i/HourHi_int_reg[2]/C
                         clock pessimism              0.330    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)        0.029    14.780    time_cnt_i/HourHi_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 control_i/State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.215ns (24.476%)  route 3.749ns (75.524%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.965     0.965 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.932    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.028 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.804     4.832    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.419     5.251 r  control_i/State_reg[2]/Q
                         net (fo=43, routed)          2.218     7.469    control_i/State_reg_n_0_[2]
    SLICE_X6Y118         LUT4 (Prop_lut4_I0_O)        0.324     7.793 f  control_i/IncSec_INST_0/O
                         net (fo=5, routed)           0.731     8.524    time_cnt_i/IncSec
    SLICE_X4Y117         LUT6 (Prop_lut6_I2_O)        0.348     8.872 f  time_cnt_i/SecLo_int[2]_i_2/O
                         net (fo=2, routed)           0.800     9.672    time_cnt_i/SecLo_int[2]_i_2_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I5_O)        0.124     9.796 r  time_cnt_i/SecLo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     9.796    time_cnt_i/SecLo_int[1]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U8                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.832    10.832 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.694    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.785 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.675    14.460    time_cnt_i/Clk
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[1]/C
                         clock pessimism              0.330    14.790    
                         clock uncertainty           -0.035    14.755    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)        0.029    14.784    time_cnt_i/SecLo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  4.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 time_cnt_i/MinLo_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinLo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.667     1.518    time_cnt_i/Clk
    SLICE_X5Y118         FDRE                                         r  time_cnt_i/MinLo_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  time_cnt_i/MinLo_int_reg[2]/Q
                         net (fo=13, routed)          0.093     1.752    time_cnt_i/MinLo[2]
    SLICE_X4Y118         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  time_cnt_i/MinLo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    time_cnt_i/MinLo_int[3]_i_1_n_0
    SLICE_X4Y118         FDRE                                         r  time_cnt_i/MinLo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.939     2.036    time_cnt_i/Clk
    SLICE_X4Y118         FDRE                                         r  time_cnt_i/MinLo_int_reg[3]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.091     1.622    time_cnt_i/MinLo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 time_cnt_i/SecLo_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.669     1.520    time_cnt_i/Clk
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  time_cnt_i/SecLo_int_reg[2]/Q
                         net (fo=14, routed)          0.135     1.796    time_cnt_i/SecLo[2]
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  time_cnt_i/SecLo_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    time_cnt_i/SecLo_int[2]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.941     2.038    time_cnt_i/Clk
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.092     1.612    time_cnt_i/SecLo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 time_cnt_i/MinHi_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinHi_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.329%)  route 0.163ns (46.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.668     1.519    time_cnt_i/Clk
    SLICE_X4Y117         FDRE                                         r  time_cnt_i/MinHi_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  time_cnt_i/MinHi_int_reg[0]/Q
                         net (fo=14, routed)          0.163     1.823    time_cnt_i/MinHi[0]
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  time_cnt_i/MinHi_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    time_cnt_i/MinHi_int[1]_i_1_n_0
    SLICE_X5Y118         FDRE                                         r  time_cnt_i/MinHi_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.939     2.036    time_cnt_i/Clk
    SLICE_X5Y118         FDRE                                         r  time_cnt_i/MinHi_int_reg[1]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.091     1.623    time_cnt_i/MinHi_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 time_cnt_i/SecLo_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/SecLo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.826%)  route 0.166ns (47.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.669     1.520    time_cnt_i/Clk
    SLICE_X5Y116         FDRE                                         r  time_cnt_i/SecLo_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  time_cnt_i/SecLo_int_reg[2]/Q
                         net (fo=14, routed)          0.166     1.827    time_cnt_i/SecLo[2]
    SLICE_X5Y117         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  time_cnt_i/SecLo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    time_cnt_i/SecLo_int[3]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  time_cnt_i/SecLo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.940     2.037    time_cnt_i/Clk
    SLICE_X5Y117         FDRE                                         r  time_cnt_i/SecLo_int_reg[3]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.092     1.625    time_cnt_i/SecLo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mode_i/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_i/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.594     1.445    mode_i/Clk
    SLICE_X0Y98          FDRE                                         r  mode_i/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mode_i/Q2_reg/Q
                         net (fo=2, routed)           0.185     1.771    mode_i/Q2
    SLICE_X0Y98          FDRE                                         r  mode_i/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.961    mode_i/Clk
    SLICE_X0Y98          FDRE                                         r  mode_i/Q3_reg/C
                         clock pessimism             -0.516     1.445    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.066     1.511    mode_i/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 control_i/State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/State_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.671     1.522    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control_i/State_reg[3]/Q
                         net (fo=15, routed)          0.185     1.848    control_i/State_reg_n_0_[3]
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.043     1.891 r  control_i/State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    control_i/State[2]
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.945     2.042    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[2]/C
                         clock pessimism             -0.519     1.522    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.107     1.629    control_i/State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 time_cnt_i/MinLo_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_cnt_i/MinLo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.371%)  route 0.169ns (47.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.667     1.518    time_cnt_i/Clk
    SLICE_X5Y118         FDRE                                         r  time_cnt_i/MinLo_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  time_cnt_i/MinLo_int_reg[1]/Q
                         net (fo=14, routed)          0.169     1.829    time_cnt_i/MinLo[1]
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  time_cnt_i/MinLo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    time_cnt_i/MinLo_int[1]_i_1_n_0
    SLICE_X5Y118         FDRE                                         r  time_cnt_i/MinLo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.939     2.036    time_cnt_i/Clk
    SLICE_X5Y118         FDRE                                         r  time_cnt_i/MinLo_int_reg[1]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092     1.610    time_cnt_i/MinLo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displ7seg_blink_i/BlinkOn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg_blink_i/BlinkOn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.669     1.520    displ7seg_blink_i/Clk
    SLICE_X2Y117         FDRE                                         r  displ7seg_blink_i/BlinkOn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  displ7seg_blink_i/BlinkOn_reg/Q
                         net (fo=6, routed)           0.175     1.860    displ7seg_blink_i/BlinkOn_reg_n_0
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.045     1.905 r  displ7seg_blink_i/BlinkOn_i_1/O
                         net (fo=1, routed)           0.000     1.905    displ7seg_blink_i/BlinkOn_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  displ7seg_blink_i/BlinkOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.942     2.039    displ7seg_blink_i/Clk
    SLICE_X2Y117         FDRE                                         r  displ7seg_blink_i/BlinkOn_reg/C
                         clock pessimism             -0.518     1.520    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.120     1.640    displ7seg_blink_i/BlinkOn_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 displ7seg_blink_i/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg_blink_i/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.674     1.525    displ7seg_blink_i/Clk
    SLICE_X1Y108         FDRE                                         r  displ7seg_blink_i/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  displ7seg_blink_i/Count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.846    displ7seg_blink_i/Count_reg_n_0_[0]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.045     1.891 r  displ7seg_blink_i/Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    displ7seg_blink_i/Count[0]
    SLICE_X1Y108         FDRE                                         r  displ7seg_blink_i/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.949     2.046    displ7seg_blink_i/Clk
    SLICE_X1Y108         FDRE                                         r  displ7seg_blink_i/Count_reg[0]/C
                         clock pessimism             -0.520     1.525    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     1.616    displ7seg_blink_i/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 control_i/State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_i/State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.825    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.671     1.522    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  control_i/State_reg[3]/Q
                         net (fo=15, routed)          0.185     1.848    control_i/State_reg_n_0_[3]
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.045     1.893 r  control_i/State[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    control_i/State[1]
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U8                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    U8                   IBUF (Prop_ibuf_I_O)         0.383     0.383 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.068    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  Clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.945     2.042    control_i/Clk
    SLICE_X0Y113         FDRE                                         r  control_i/State_reg[1]/C
                         clock pessimism             -0.519     1.522    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.092     1.614    control_i/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111   control_i/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111   control_i/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112   control_i/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112   control_i/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112   control_i/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112   control_i/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113   control_i/Count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113   control_i/Count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113   control_i/Count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   displ7seg_blink_i/CountBlink_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   displ7seg_blink_i/CountBlink_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   displ7seg_blink_i/CountBlink_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   displ7seg_blink_i/CountBlink_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   displ7seg_blink_i/CountBlink_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y115   displ7seg_blink_i/CountBlink_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y117   displ7seg_blink_i/BlinkOn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116   time_cnt_i/SecLo_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116   time_cnt_i/SecLo_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   control_i/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   displ7seg_blink_i/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   displ7seg_blink_i/Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   displ7seg_blink_i/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   displ7seg_blink_i/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   displ7seg_blink_i/Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   displ7seg_blink_i/Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118   time_cnt_i/HourLo_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y119   time_cnt_i/HourLo_int_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y119   time_cnt_i/HourLo_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y119   time_cnt_i/HourLo_int_reg[3]/C



