#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Jan 21 15:59:11 2023
# Process ID: 868
# Current directory: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5928 C:\Users\sarah\OneDrive\Dokumente\FH\5. Sem\CHIP\Froeler_Project\impl\VGA_controller_project\VGA_controller_project.xpr
# Log file: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/vivado.log
# Journal file: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 859.676 ; gain = 154.746
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips rom1]
generate_target all [get_files  {{C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/rom1/rom1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom1'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.105 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/rom1/rom1.xci}}] -no_script -force -quiet
reset_run rom1_synth_1
launch_run -jobs 16 rom1_synth_1
[Sat Jan 21 16:03:07 2023] Launched rom1_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/rom1_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'rom1'... please wait for 'rom1_synth_1' run to finish...
wait_on_run rom1_synth_1
[Sat Jan 21 16:03:07 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:03:12 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:03:17 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:03:22 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:03:33 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:03:43 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:03:53 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:04:03 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:04:23 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:04:44 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:05:04 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:05:24 2023] Waiting for rom1_synth_1 to finish...
[Sat Jan 21 16:05:24 2023] rom1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:17 . Memory (MB): peak = 1140.105 ; gain = 0.000
export_simulation -of_objects [get_files {{C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/rom1/rom1.xci}}] -directory {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files} -ipstatic_source_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/ipstatic} -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips rom2]
generate_target all [get_files  {{C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/rom2/rom2.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom2'...
export_ip_user_files -of_objects [get_files {{C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/rom2/rom2.xci}}] -no_script -force -quiet
reset_run rom2_synth_1
launch_run -jobs 16 rom2_synth_1
[Sat Jan 21 16:07:41 2023] Launched rom2_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/rom2_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'rom2'... please wait for 'rom2_synth_1' run to finish...
wait_on_run rom2_synth_1
[Sat Jan 21 16:07:41 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:07:47 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:07:52 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:07:57 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:08:07 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:08:17 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:08:27 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:08:37 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:08:58 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:09:18 2023] Waiting for rom2_synth_1 to finish...
[Sat Jan 21 16:09:23 2023] rom2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:42 . Memory (MB): peak = 1140.105 ; gain = 0.000
export_simulation -of_objects [get_files {{C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/rom2/rom2.xci}}] -directory {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files} -ipstatic_source_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/ipstatic} -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 16:09:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 16:10:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 16:12:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 16:13:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 16:14:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736568A
close_hw
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_wiz_0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.MMCM_CLKOUT1_DIVIDE {18} CONFIG.MMCM_CLKOUT2_DIVIDE {36} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {159.475} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {183.467} CONFIG.CLKOUT3_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
generate_target {instantiation_template} [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_run -jobs 16 clk_wiz_0_synth_1
[Sat Jan 21 16:30:22 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/clk_wiz_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Sat Jan 21 16:30:22 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:30:27 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:30:32 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:30:38 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:30:48 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:30:58 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:31:03 2023] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1184.957 ; gain = 5.324
export_simulation -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files} -ipstatic_source_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/ipstatic} -force -quiet
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
generate_target all [get_files  {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -force -quiet
reset_run clk_wiz_0_synth_1
launch_run -jobs 16 clk_wiz_0_synth_1
[Sat Jan 21 16:40:54 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/clk_wiz_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Sat Jan 21 16:40:54 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:40:59 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:41:05 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:41:10 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:41:20 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:41:30 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 16:41:30 2023] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1193.813 ; gain = 8.117
export_simulation -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files} -ipstatic_source_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/ipstatic} -force -quiet
update_compile_order -fileset sources_1
reset_run clk_wiz_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:50]
[Sat Jan 21 16:51:07 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/clk_wiz_0_synth_1/runme.log
[Sat Jan 21 16:51:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 16:52:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 17:31:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 17:32:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736568A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736568A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1}] [get_ips clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
generate_target all [get_files  {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -force -quiet
reset_run clk_wiz_0_synth_1
launch_run -jobs 16 clk_wiz_0_synth_1
[Sat Jan 21 17:36:22 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/clk_wiz_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Sat Jan 21 17:36:22 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 17:36:27 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 17:36:32 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 17:36:37 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 17:36:48 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 17:36:58 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 17:37:03 2023] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1233.348 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files} -ipstatic_source_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/ipstatic} -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 17:37:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 16
[Sat Jan 21 17:43:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
[Sat Jan 21 17:43:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 17:43:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 17:45:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 17:45:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 17:46:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 17:47:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 17:48:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 17:55:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 17:56:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
reset_run impl_1 -noclean_dir 
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {10} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.100} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {175.402} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
generate_target all [get_files  {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -force -quiet
reset_run clk_wiz_0_synth_1
launch_run -jobs 16 clk_wiz_0_synth_1
[Sat Jan 21 18:00:06 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/clk_wiz_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Sat Jan 21 18:00:06 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:00:12 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:00:17 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:00:22 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:00:32 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:00:42 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:00:47 2023] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1267.520 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files} -ipstatic_source_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/ipstatic} -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/VGA_ctrl_top_struc.vhd:1]
[Sat Jan 21 18:00:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:01:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 18:03:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736568A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.MMCM_CLKOUT1_DIVIDE {18} CONFIG.MMCM_CLKOUT2_DIVIDE {36} CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {159.475} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {183.467} CONFIG.CLKOUT3_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
generate_target all [get_files  {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -force -quiet
reset_run clk_wiz_0_synth_1
launch_run -jobs 16 clk_wiz_0_synth_1
[Sat Jan 21 18:06:26 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/clk_wiz_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_wiz_0'... please wait for 'clk_wiz_0_synth_1' run to finish...
wait_on_run clk_wiz_0_synth_1
[Sat Jan 21 18:06:26 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:06:31 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:06:36 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:06:41 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:06:51 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:07:01 2023] Waiting for clk_wiz_0_synth_1 to finish...
[Sat Jan 21 18:07:07 2023] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1267.520 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files} -ipstatic_source_dir {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.ip_user_files/ipstatic} -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_1_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_1_rtl.vhd:1]
[Sat Jan 21 18:14:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_1_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_1_rtl.vhd:1]
[Sat Jan 21 18:15:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:15:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 18:17:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 18:21:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:22:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 18:24:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 18:33:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 18:34:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:34:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 18:36:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 18:38:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:39:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 18:41:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 18:43:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:43:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 18:45:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:50:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
[Sat Jan 21 18:50:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 18:53:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 18:56:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 18:59:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 19:01:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 19:05:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 19:12:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 19:13:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 19:14:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 19:17:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 19:18:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:78]
[Sat Jan 21 19:22:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 19:24:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/mem_ctrl_2_rtl.vhd:1]
[Sat Jan 21 19:25:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Jan 21 19:26:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jan 21 19:28:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/.Xil/Vivado-868-DESKTOP-7DLC06A/dcp/VGA_ctrl_top_struc_cfg_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1802.082 ; gain = 457.285
Finished Parsing XDC File [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/.Xil/Vivado-868-DESKTOP-7DLC06A/dcp/VGA_ctrl_top_struc_cfg_early.xdc]
Parsing XDC File [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/.Xil/Vivado-868-DESKTOP-7DLC06A/dcp/VGA_ctrl_top_struc_cfg.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.srcs/constrs_1/new/VGA_ctrl_project.xdc:1]
Finished Parsing XDC File [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/.Xil/Vivado-868-DESKTOP-7DLC06A/dcp/VGA_ctrl_top_struc_cfg.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1803.047 ; gain = 0.934
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1803.047 ; gain = 0.934
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1950.969 ; gain = 659.223
ERROR: [Common 17-165] Too many positional options when parsing 'Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg_power_routed.rpx', please type 'open_report -help' for usage info.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/VGA_ctrl_top_struc_cfg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736568A
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/pattern_gen_1_rtl.vhd" into library xil_defaultlib [C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/vhdl/pattern_gen_1_rtl.vhd:1]
[Sun Jan 22 19:16:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Jan 22 19:17:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jan 22 19:19:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/sarah/OneDrive/Dokumente/FH/5. Sem/CHIP/Froeler_Project/impl/VGA_controller_project/VGA_controller_project.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210183736568A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210183736568A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210183736568A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210183736568A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210183736568A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210183736568A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736568A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210183736568A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
