///------------------------------------------------------------------------------
///                                                                              
///  INTEL CONFIDENTIAL                                                          
///                                                                              
///  Copyright 2018 Intel Corporation All Rights Reserved.                 
///                                                                              
///  The source code contained or described herein and all documents related     
///  to the source code ("Material") are owned by Intel Corporation or its    
///  suppliers or licensors. Title to the Material remains with Intel            
///  Corporation or its suppliers and licensors. The Material contains trade     
///  secrets and proprietary and confidential information of Intel or its        
///  suppliers and licensors. The Material is protected by worldwide copyright   
///  and trade secret laws and treaty provisions. No part of the Material may    
///  be used, copied, reproduced, modified, published, uploaded, posted,         
///  transmitted, distributed, or disclosed in any way without Intel's prior     
///  express written permission.                                                 
///                                                                              
///  No license under any patent, copyright, trade secret or other intellectual  
///  property right is granted to or conferred upon you by disclosure or         
///  delivery of the Materials, either expressly, by implication, inducement,    
///  estoppel or otherwise. Any license under such intellectual property rights  
///  must be express and approved by Intel in writing.                           
///                                                                              
///------------------------------------------------------------------------------
///  Auto-generated by ngen. please do not hand edit
///------------------------------------------------------------------------------
// -- Author       : Copy from Steve Olson <steve.olson.com> 
// -- Project Name : MBY 
// -- Description  : GCM memory wrapper netlist. 
// ------------------------------------------------------------------- 

module mby_gcm_gen_mem (
input i_reset, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_0_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_1_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_2_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_3_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_4_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_5_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_6_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_7_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_8_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_9_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_10_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_11_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_12_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_13_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_14_if, 
mby_gcm_mem_if.rx_uc_mem     mem_rx_uc_15_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_0_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_1_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_2_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_3_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_4_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_5_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_6_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_7_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_8_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_9_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_10_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_11_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_12_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_13_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_14_if, 
mby_gcm_mem_if.rx_mc_mem     mem_rx_mc_15_if, 
//Input List
input                   cclk,                                     
input                   mclk                                      
);

logic  [96:0] gcm_mem_rx_mc_0_from_mem;       
logic [111:0] gcm_mem_rx_mc_0_to_mem;         
logic  [96:0] gcm_mem_rx_mc_10_from_mem;      
logic [111:0] gcm_mem_rx_mc_10_to_mem;        
logic  [96:0] gcm_mem_rx_mc_11_from_mem;      
logic [111:0] gcm_mem_rx_mc_11_to_mem;        
logic  [96:0] gcm_mem_rx_mc_12_from_mem;      
logic [111:0] gcm_mem_rx_mc_12_to_mem;        
logic  [96:0] gcm_mem_rx_mc_13_from_mem;      
logic [111:0] gcm_mem_rx_mc_13_to_mem;        
logic  [96:0] gcm_mem_rx_mc_14_from_mem;      
logic [111:0] gcm_mem_rx_mc_14_to_mem;        
logic  [96:0] gcm_mem_rx_mc_15_from_mem;      
logic [111:0] gcm_mem_rx_mc_15_to_mem;        
logic  [96:0] gcm_mem_rx_mc_1_from_mem;       
logic [111:0] gcm_mem_rx_mc_1_to_mem;         
logic  [96:0] gcm_mem_rx_mc_2_from_mem;       
logic [111:0] gcm_mem_rx_mc_2_to_mem;         
logic  [96:0] gcm_mem_rx_mc_3_from_mem;       
logic [111:0] gcm_mem_rx_mc_3_to_mem;         
logic  [96:0] gcm_mem_rx_mc_4_from_mem;       
logic [111:0] gcm_mem_rx_mc_4_to_mem;         
logic  [96:0] gcm_mem_rx_mc_5_from_mem;       
logic [111:0] gcm_mem_rx_mc_5_to_mem;         
logic  [96:0] gcm_mem_rx_mc_6_from_mem;       
logic [111:0] gcm_mem_rx_mc_6_to_mem;         
logic  [96:0] gcm_mem_rx_mc_7_from_mem;       
logic [111:0] gcm_mem_rx_mc_7_to_mem;         
logic  [96:0] gcm_mem_rx_mc_8_from_mem;       
logic [111:0] gcm_mem_rx_mc_8_to_mem;         
logic  [96:0] gcm_mem_rx_mc_9_from_mem;       
logic [111:0] gcm_mem_rx_mc_9_to_mem;         
logic [185:0] gcm_mem_rx_uc_0_from_mem;       
logic [200:0] gcm_mem_rx_uc_0_to_mem;         
logic [185:0] gcm_mem_rx_uc_10_from_mem;      
logic [200:0] gcm_mem_rx_uc_10_to_mem;        
logic [185:0] gcm_mem_rx_uc_11_from_mem;      
logic [200:0] gcm_mem_rx_uc_11_to_mem;        
logic [185:0] gcm_mem_rx_uc_12_from_mem;      
logic [200:0] gcm_mem_rx_uc_12_to_mem;        
logic [185:0] gcm_mem_rx_uc_13_from_mem;      
logic [200:0] gcm_mem_rx_uc_13_to_mem;        
logic [185:0] gcm_mem_rx_uc_14_from_mem;      
logic [200:0] gcm_mem_rx_uc_14_to_mem;        
logic [185:0] gcm_mem_rx_uc_15_from_mem;      
logic [200:0] gcm_mem_rx_uc_15_to_mem;        
logic [185:0] gcm_mem_rx_uc_1_from_mem;       
logic [200:0] gcm_mem_rx_uc_1_to_mem;         
logic [185:0] gcm_mem_rx_uc_2_from_mem;       
logic [200:0] gcm_mem_rx_uc_2_to_mem;         
logic [185:0] gcm_mem_rx_uc_3_from_mem;       
logic [200:0] gcm_mem_rx_uc_3_to_mem;         
logic [185:0] gcm_mem_rx_uc_4_from_mem;       
logic [200:0] gcm_mem_rx_uc_4_to_mem;         
logic [185:0] gcm_mem_rx_uc_5_from_mem;       
logic [200:0] gcm_mem_rx_uc_5_to_mem;         
logic [185:0] gcm_mem_rx_uc_6_from_mem;       
logic [200:0] gcm_mem_rx_uc_6_to_mem;         
logic [185:0] gcm_mem_rx_uc_7_from_mem;       
logic [200:0] gcm_mem_rx_uc_7_to_mem;         
logic [185:0] gcm_mem_rx_uc_8_from_mem;       
logic [200:0] gcm_mem_rx_uc_8_to_mem;         
logic [185:0] gcm_mem_rx_uc_9_from_mem;       
logic [200:0] gcm_mem_rx_uc_9_to_mem;         
logic         mem_rx_mc_0_if;                 
logic         mem_rx_mc_10_if;                
logic         mem_rx_mc_11_if;                
logic         mem_rx_mc_12_if;                
logic         mem_rx_mc_13_if;                
logic         mem_rx_mc_14_if;                
logic         mem_rx_mc_15_if;                
logic         mem_rx_mc_1_if;                 
logic         mem_rx_mc_2_if;                 
logic         mem_rx_mc_3_if;                 
logic         mem_rx_mc_4_if;                 
logic         mem_rx_mc_5_if;                 
logic         mem_rx_mc_6_if;                 
logic         mem_rx_mc_7_if;                 
logic         mem_rx_mc_8_if;                 
logic         mem_rx_mc_9_if;                 
logic         mem_rx_uc_0_if;                 
logic         mem_rx_uc_10_if;                
logic         mem_rx_uc_11_if;                
logic         mem_rx_uc_12_if;                
logic         mem_rx_uc_13_if;                
logic         mem_rx_uc_14_if;                
logic         mem_rx_uc_15_if;                
logic         mem_rx_uc_1_if;                 
logic         mem_rx_uc_2_if;                 
logic         mem_rx_uc_3_if;                 
logic         mem_rx_uc_4_if;                 
logic         mem_rx_uc_5_if;                 
logic         mem_rx_uc_6_if;                 
logic         mem_rx_uc_7_if;                 
logic         mem_rx_uc_8_if;                 
logic         mem_rx_uc_9_if;                 
logic reset_n; 
assign reset_n = !i_reset;


// module gcm_shells_wrapper    from gcm_shells_wrapper using gcm_shells_wrapper.map 
gcm_shells_wrapper    gcm_shells_wrapper(
/* input  logic          */ .GCM_ECC_COR_ERR_reg_sel     (1'b0),                                 
/* input  logic          */ .GCM_ECC_UNCOR_ERR_reg_sel   (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_0_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_0_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_10_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_10_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_11_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_11_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_12_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_14_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_15_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_15_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_1_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .mem_rx_mc_6_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_6_rd_adr          (mem_rx_mc_6_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_6_rd_en           (mem_rx_mc_6_if.rd_en),                 
/* Interface .wr_data    */ .mem_rx_uc_4_wr_data         (mem_rx_uc_4_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_4_wr_en           (mem_rx_uc_4_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_5_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_5_rd_adr          (mem_rx_uc_5_if.rd_adr),                
/* input  logic          */ .MEM_RX_MC_12_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_13_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_13_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_14_CFG_reg_sel    (1'b0),                                 
/* input  logic   [96:0] */ .gcm_mem_rx_mc_5_from_mem    (gcm_mem_rx_mc_5_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_6_from_mem    (gcm_mem_rx_mc_6_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_7_from_mem    (gcm_mem_rx_mc_7_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_8_from_mem    (gcm_mem_rx_mc_8_from_mem),             
/* input  logic          */ .MEM_RX_MC_1_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_2_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_2_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_3_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_3_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_4_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_4_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_5_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_5_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_6_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_6_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_7_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_7_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_8_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_8_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_9_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_MC_9_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_0_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_0_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_10_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_10_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_11_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_11_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_12_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_12_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_13_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_13_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_14_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_14_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_15_CFG_reg_sel    (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_15_STATUS_reg_sel (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_1_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_1_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_2_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_2_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_3_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_3_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_4_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_4_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_5_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_5_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_6_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_6_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_7_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_7_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_8_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_8_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_9_CFG_reg_sel     (1'b0),                                 
/* input  logic          */ .MEM_RX_UC_9_STATUS_reg_sel  (1'b0),                                 
/* input  logic          */ .clk                         (mclk),                                 
/* input  logic   [96:0] */ .gcm_mem_rx_mc_0_from_mem    (gcm_mem_rx_mc_0_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_10_from_mem   (gcm_mem_rx_mc_10_from_mem),            
/* input  logic   [96:0] */ .gcm_mem_rx_mc_11_from_mem   (gcm_mem_rx_mc_11_from_mem),            
/* input  logic   [96:0] */ .gcm_mem_rx_mc_12_from_mem   (gcm_mem_rx_mc_12_from_mem),            
/* input  logic   [96:0] */ .gcm_mem_rx_mc_13_from_mem   (gcm_mem_rx_mc_13_from_mem),            
/* input  logic   [96:0] */ .gcm_mem_rx_mc_14_from_mem   (gcm_mem_rx_mc_14_from_mem),            
/* input  logic   [96:0] */ .gcm_mem_rx_mc_15_from_mem   (gcm_mem_rx_mc_15_from_mem),            
/* input  logic   [96:0] */ .gcm_mem_rx_mc_1_from_mem    (gcm_mem_rx_mc_1_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_2_from_mem    (gcm_mem_rx_mc_2_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_3_from_mem    (gcm_mem_rx_mc_3_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_4_from_mem    (gcm_mem_rx_mc_4_from_mem),             
/* input  logic   [96:0] */ .gcm_mem_rx_mc_9_from_mem    (gcm_mem_rx_mc_9_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_0_from_mem    (gcm_mem_rx_uc_0_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_10_from_mem   (gcm_mem_rx_uc_10_from_mem),            
/* input  logic  [185:0] */ .gcm_mem_rx_uc_11_from_mem   (gcm_mem_rx_uc_11_from_mem),            
/* input  logic  [185:0] */ .gcm_mem_rx_uc_12_from_mem   (gcm_mem_rx_uc_12_from_mem),            
/* input  logic  [185:0] */ .gcm_mem_rx_uc_13_from_mem   (gcm_mem_rx_uc_13_from_mem),            
/* input  logic  [185:0] */ .gcm_mem_rx_uc_14_from_mem   (gcm_mem_rx_uc_14_from_mem),            
/* input  logic  [185:0] */ .gcm_mem_rx_uc_15_from_mem   (gcm_mem_rx_uc_15_from_mem),            
/* input  logic  [185:0] */ .gcm_mem_rx_uc_1_from_mem    (gcm_mem_rx_uc_1_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_2_from_mem    (gcm_mem_rx_uc_2_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_3_from_mem    (gcm_mem_rx_uc_3_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_4_from_mem    (gcm_mem_rx_uc_4_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_5_from_mem    (gcm_mem_rx_uc_5_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_6_from_mem    (gcm_mem_rx_uc_6_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_7_from_mem    (gcm_mem_rx_uc_7_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_8_from_mem    (gcm_mem_rx_uc_8_from_mem),             
/* input  logic  [185:0] */ .gcm_mem_rx_uc_9_from_mem    (gcm_mem_rx_uc_9_from_mem),             
/* input  logic          */ .mem_rx_mc_0_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_0_rd_adr          (mem_rx_mc_0_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_0_rd_en           (mem_rx_mc_0_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_0_wr_adr          (mem_rx_mc_0_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_0_wr_data         (mem_rx_mc_0_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_0_wr_en           (mem_rx_mc_0_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_10_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_10_rd_adr         (mem_rx_mc_10_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_mc_10_rd_en          (mem_rx_mc_10_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_mc_10_wr_adr         (mem_rx_mc_10_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_mc_10_wr_data        (mem_rx_mc_10_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_mc_10_wr_en          (mem_rx_mc_10_if.wr_en),                
/* input  logic          */ .mem_rx_mc_11_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_11_rd_adr         (mem_rx_mc_11_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_mc_11_rd_en          (mem_rx_mc_11_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_mc_11_wr_adr         (mem_rx_mc_11_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_mc_11_wr_data        (mem_rx_mc_11_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_mc_11_wr_en          (mem_rx_mc_11_if.wr_en),                
/* input  logic          */ .mem_rx_mc_12_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_12_rd_adr         (mem_rx_mc_12_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_mc_12_rd_en          (mem_rx_mc_12_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_mc_12_wr_adr         (mem_rx_mc_12_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_mc_12_wr_data        (mem_rx_mc_12_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_mc_12_wr_en          (mem_rx_mc_12_if.wr_en),                
/* input  logic          */ .mem_rx_mc_13_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_13_rd_adr         (mem_rx_mc_13_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_mc_13_rd_en          (mem_rx_mc_13_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_mc_13_wr_adr         (mem_rx_mc_13_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_mc_13_wr_data        (mem_rx_mc_13_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_mc_13_wr_en          (mem_rx_mc_13_if.wr_en),                
/* input  logic          */ .mem_rx_mc_14_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_14_rd_adr         (mem_rx_mc_14_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_mc_14_rd_en          (mem_rx_mc_14_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_mc_14_wr_adr         (mem_rx_mc_14_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_mc_14_wr_data        (mem_rx_mc_14_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_mc_14_wr_en          (mem_rx_mc_14_if.wr_en),                
/* input  logic          */ .mem_rx_mc_15_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_15_rd_adr         (mem_rx_mc_15_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_mc_15_rd_en          (mem_rx_mc_15_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_mc_15_wr_adr         (mem_rx_mc_15_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_mc_15_wr_data        (mem_rx_mc_15_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_mc_15_wr_en          (mem_rx_mc_15_if.wr_en),                
/* input  logic          */ .mem_rx_mc_1_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_1_rd_adr          (mem_rx_mc_1_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_1_rd_en           (mem_rx_mc_1_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_1_wr_adr          (mem_rx_mc_1_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_1_wr_data         (mem_rx_mc_1_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_1_wr_en           (mem_rx_mc_1_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_2_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_2_rd_adr          (mem_rx_mc_2_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_2_rd_en           (mem_rx_mc_2_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_2_wr_adr          (mem_rx_mc_2_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_2_wr_data         (mem_rx_mc_2_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_2_wr_en           (mem_rx_mc_2_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_3_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_3_rd_adr          (mem_rx_mc_3_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_3_rd_en           (mem_rx_mc_3_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_3_wr_adr          (mem_rx_mc_3_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_3_wr_data         (mem_rx_mc_3_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_3_wr_en           (mem_rx_mc_3_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_4_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_4_rd_adr          (mem_rx_mc_4_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_4_rd_en           (mem_rx_mc_4_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_4_wr_adr          (mem_rx_mc_4_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_4_wr_data         (mem_rx_mc_4_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_4_wr_en           (mem_rx_mc_4_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_5_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_5_rd_adr          (mem_rx_mc_5_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_5_rd_en           (mem_rx_mc_5_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_5_wr_adr          (mem_rx_mc_5_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_5_wr_data         (mem_rx_mc_5_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_5_wr_en           (mem_rx_mc_5_if.wr_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_6_wr_adr          (mem_rx_mc_6_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_6_wr_data         (mem_rx_mc_6_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_6_wr_en           (mem_rx_mc_6_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_7_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_7_rd_adr          (mem_rx_mc_7_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_7_rd_en           (mem_rx_mc_7_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_7_wr_adr          (mem_rx_mc_7_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_7_wr_data         (mem_rx_mc_7_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_7_wr_en           (mem_rx_mc_7_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_8_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_8_rd_adr          (mem_rx_mc_8_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_8_rd_en           (mem_rx_mc_8_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_8_wr_adr          (mem_rx_mc_8_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_8_wr_data         (mem_rx_mc_8_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_8_wr_en           (mem_rx_mc_8_if.wr_en),                 
/* input  logic          */ .mem_rx_mc_9_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_mc_9_rd_adr          (mem_rx_mc_9_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_mc_9_rd_en           (mem_rx_mc_9_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_mc_9_wr_adr          (mem_rx_mc_9_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_mc_9_wr_data         (mem_rx_mc_9_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_mc_9_wr_en           (mem_rx_mc_9_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_0_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_0_rd_adr          (mem_rx_uc_0_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_0_rd_en           (mem_rx_uc_0_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_0_wr_adr          (mem_rx_uc_0_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_0_wr_data         (mem_rx_uc_0_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_0_wr_en           (mem_rx_uc_0_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_10_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_10_rd_adr         (mem_rx_uc_10_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_uc_10_rd_en          (mem_rx_uc_10_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_uc_10_wr_adr         (mem_rx_uc_10_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_uc_10_wr_data        (mem_rx_uc_10_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_uc_10_wr_en          (mem_rx_uc_10_if.wr_en),                
/* input  logic          */ .mem_rx_uc_11_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_11_rd_adr         (mem_rx_uc_11_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_uc_11_rd_en          (mem_rx_uc_11_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_uc_11_wr_adr         (mem_rx_uc_11_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_uc_11_wr_data        (mem_rx_uc_11_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_uc_11_wr_en          (mem_rx_uc_11_if.wr_en),                
/* input  logic          */ .mem_rx_uc_12_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_12_rd_adr         (mem_rx_uc_12_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_uc_12_rd_en          (mem_rx_uc_12_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_uc_12_wr_adr         (mem_rx_uc_12_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_uc_12_wr_data        (mem_rx_uc_12_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_uc_12_wr_en          (mem_rx_uc_12_if.wr_en),                
/* input  logic          */ .mem_rx_uc_13_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_13_rd_adr         (mem_rx_uc_13_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_uc_13_rd_en          (mem_rx_uc_13_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_uc_13_wr_adr         (mem_rx_uc_13_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_uc_13_wr_data        (mem_rx_uc_13_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_uc_13_wr_en          (mem_rx_uc_13_if.wr_en),                
/* input  logic          */ .mem_rx_uc_14_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_14_rd_adr         (mem_rx_uc_14_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_uc_14_rd_en          (mem_rx_uc_14_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_uc_14_wr_adr         (mem_rx_uc_14_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_uc_14_wr_data        (mem_rx_uc_14_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_uc_14_wr_en          (mem_rx_uc_14_if.wr_en),                
/* input  logic          */ .mem_rx_uc_15_mem_ls_enter   (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_15_rd_adr         (mem_rx_uc_15_if.rd_adr),               
/* Interface .rd_en      */ .mem_rx_uc_15_rd_en          (mem_rx_uc_15_if.rd_en),                
/* Interface .wr_adr     */ .mem_rx_uc_15_wr_adr         (mem_rx_uc_15_if.wr_adr),               
/* Interface .wr_data    */ .mem_rx_uc_15_wr_data        (mem_rx_uc_15_if.wr_data),              
/* Interface .wr_en      */ .mem_rx_uc_15_wr_en          (mem_rx_uc_15_if.wr_en),                
/* input  logic          */ .mem_rx_uc_1_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_1_rd_adr          (mem_rx_uc_1_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_1_rd_en           (mem_rx_uc_1_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_1_wr_adr          (mem_rx_uc_1_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_1_wr_data         (mem_rx_uc_1_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_1_wr_en           (mem_rx_uc_1_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_2_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_2_rd_adr          (mem_rx_uc_2_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_2_rd_en           (mem_rx_uc_2_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_2_wr_adr          (mem_rx_uc_2_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_2_wr_data         (mem_rx_uc_2_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_2_wr_en           (mem_rx_uc_2_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_3_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_3_rd_adr          (mem_rx_uc_3_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_3_rd_en           (mem_rx_uc_3_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_3_wr_adr          (mem_rx_uc_3_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_3_wr_data         (mem_rx_uc_3_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_3_wr_en           (mem_rx_uc_3_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_4_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_4_rd_adr          (mem_rx_uc_4_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_4_rd_en           (mem_rx_uc_4_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_4_wr_adr          (mem_rx_uc_4_if.wr_adr),                
/* Interface .rd_en      */ .mem_rx_uc_5_rd_en           (mem_rx_uc_5_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_5_wr_adr          (mem_rx_uc_5_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_5_wr_data         (mem_rx_uc_5_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_5_wr_en           (mem_rx_uc_5_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_6_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_6_rd_adr          (mem_rx_uc_6_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_6_rd_en           (mem_rx_uc_6_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_6_wr_adr          (mem_rx_uc_6_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_6_wr_data         (mem_rx_uc_6_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_6_wr_en           (mem_rx_uc_6_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_7_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_7_rd_adr          (mem_rx_uc_7_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_7_rd_en           (mem_rx_uc_7_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_7_wr_adr          (mem_rx_uc_7_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_7_wr_data         (mem_rx_uc_7_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_7_wr_en           (mem_rx_uc_7_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_8_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_8_rd_adr          (mem_rx_uc_8_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_8_rd_en           (mem_rx_uc_8_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_8_wr_adr          (mem_rx_uc_8_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_8_wr_data         (mem_rx_uc_8_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_8_wr_en           (mem_rx_uc_8_if.wr_en),                 
/* input  logic          */ .mem_rx_uc_9_mem_ls_enter    (1'b0),                                 
/* Interface .rd_adr     */ .mem_rx_uc_9_rd_adr          (mem_rx_uc_9_if.rd_adr),                
/* Interface .rd_en      */ .mem_rx_uc_9_rd_en           (mem_rx_uc_9_if.rd_en),                 
/* Interface .wr_adr     */ .mem_rx_uc_9_wr_adr          (mem_rx_uc_9_if.wr_adr),                
/* Interface .wr_data    */ .mem_rx_uc_9_wr_data         (mem_rx_uc_9_if.wr_data),               
/* Interface .wr_en      */ .mem_rx_uc_9_wr_en           (mem_rx_uc_9_if.wr_en),                 
/* input  logic          */ .reset_n                     (reset_n),                              
/* input  logic          */ .unified_regs_rd             (1'b1),                                 
/* input  logic   [31:0] */ .unified_regs_wr_data        ('h0),                                  
/* Interface .rd_valid   */ .mem_rx_mc_14_rd_valid       (mem_rx_mc_14_if.rd_valid),             
/* output logic          */ .mem_rx_mc_15_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_mc_15_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_mc_15_rd_data        (mem_rx_mc_15_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_uc_5_rd_valid        (mem_rx_uc_5_if.rd_valid),              
/* output logic          */ .mem_rx_uc_6_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_6_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_6_rd_data         (mem_rx_uc_6_if.rd_data),               
/* output logic          */ .gcm_ecc_int                 (),                                     
/* output logic          */ .gcm_init_done               (),                                     
/* output logic  [111:0] */ .gcm_mem_rx_mc_0_to_mem      (gcm_mem_rx_mc_0_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_10_to_mem     (gcm_mem_rx_mc_10_to_mem),              
/* output logic  [111:0] */ .gcm_mem_rx_mc_11_to_mem     (gcm_mem_rx_mc_11_to_mem),              
/* output logic  [111:0] */ .gcm_mem_rx_mc_12_to_mem     (gcm_mem_rx_mc_12_to_mem),              
/* output logic  [111:0] */ .gcm_mem_rx_mc_13_to_mem     (gcm_mem_rx_mc_13_to_mem),              
/* output logic  [111:0] */ .gcm_mem_rx_mc_14_to_mem     (gcm_mem_rx_mc_14_to_mem),              
/* output logic  [111:0] */ .gcm_mem_rx_mc_15_to_mem     (gcm_mem_rx_mc_15_to_mem),              
/* output logic  [111:0] */ .gcm_mem_rx_mc_1_to_mem      (gcm_mem_rx_mc_1_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_2_to_mem      (gcm_mem_rx_mc_2_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_3_to_mem      (gcm_mem_rx_mc_3_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_4_to_mem      (gcm_mem_rx_mc_4_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_5_to_mem      (gcm_mem_rx_mc_5_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_6_to_mem      (gcm_mem_rx_mc_6_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_7_to_mem      (gcm_mem_rx_mc_7_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_8_to_mem      (gcm_mem_rx_mc_8_to_mem),               
/* output logic  [111:0] */ .gcm_mem_rx_mc_9_to_mem      (gcm_mem_rx_mc_9_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_0_to_mem      (gcm_mem_rx_uc_0_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_10_to_mem     (gcm_mem_rx_uc_10_to_mem),              
/* output logic  [200:0] */ .gcm_mem_rx_uc_11_to_mem     (gcm_mem_rx_uc_11_to_mem),              
/* output logic  [200:0] */ .gcm_mem_rx_uc_12_to_mem     (gcm_mem_rx_uc_12_to_mem),              
/* output logic  [200:0] */ .gcm_mem_rx_uc_13_to_mem     (gcm_mem_rx_uc_13_to_mem),              
/* output logic  [200:0] */ .gcm_mem_rx_uc_14_to_mem     (gcm_mem_rx_uc_14_to_mem),              
/* output logic  [200:0] */ .gcm_mem_rx_uc_15_to_mem     (gcm_mem_rx_uc_15_to_mem),              
/* output logic  [200:0] */ .gcm_mem_rx_uc_1_to_mem      (gcm_mem_rx_uc_1_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_2_to_mem      (gcm_mem_rx_uc_2_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_3_to_mem      (gcm_mem_rx_uc_3_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_4_to_mem      (gcm_mem_rx_uc_4_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_5_to_mem      (gcm_mem_rx_uc_5_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_6_to_mem      (gcm_mem_rx_uc_6_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_7_to_mem      (gcm_mem_rx_uc_7_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_8_to_mem      (gcm_mem_rx_uc_8_to_mem),               
/* output logic  [200:0] */ .gcm_mem_rx_uc_9_to_mem      (gcm_mem_rx_uc_9_to_mem),               
/* output logic          */ .mem_rx_mc_0_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_0_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_0_rd_data         (mem_rx_mc_0_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_0_rd_valid        (mem_rx_mc_0_if.rd_valid),              
/* output logic          */ .mem_rx_mc_10_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_mc_10_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_mc_10_rd_data        (mem_rx_mc_10_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_mc_10_rd_valid       (mem_rx_mc_10_if.rd_valid),             
/* output logic          */ .mem_rx_mc_11_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_mc_11_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_mc_11_rd_data        (mem_rx_mc_11_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_mc_11_rd_valid       (mem_rx_mc_11_if.rd_valid),             
/* output logic          */ .mem_rx_mc_12_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_mc_12_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_mc_12_rd_data        (mem_rx_mc_12_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_mc_12_rd_valid       (mem_rx_mc_12_if.rd_valid),             
/* output logic          */ .mem_rx_mc_13_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_mc_13_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_mc_13_rd_data        (mem_rx_mc_13_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_mc_13_rd_valid       (mem_rx_mc_13_if.rd_valid),             
/* output logic          */ .mem_rx_mc_14_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_mc_14_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_mc_14_rd_data        (mem_rx_mc_14_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_mc_15_rd_valid       (mem_rx_mc_15_if.rd_valid),             
/* output logic          */ .mem_rx_mc_1_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_1_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_1_rd_data         (mem_rx_mc_1_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_1_rd_valid        (mem_rx_mc_1_if.rd_valid),              
/* output logic          */ .mem_rx_mc_2_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_2_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_2_rd_data         (mem_rx_mc_2_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_2_rd_valid        (mem_rx_mc_2_if.rd_valid),              
/* output logic          */ .mem_rx_mc_3_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_3_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_3_rd_data         (mem_rx_mc_3_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_3_rd_valid        (mem_rx_mc_3_if.rd_valid),              
/* output logic          */ .mem_rx_mc_4_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_4_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_4_rd_data         (mem_rx_mc_4_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_4_rd_valid        (mem_rx_mc_4_if.rd_valid),              
/* output logic          */ .mem_rx_mc_5_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_5_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_5_rd_data         (mem_rx_mc_5_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_5_rd_valid        (mem_rx_mc_5_if.rd_valid),              
/* output logic          */ .mem_rx_mc_6_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_6_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_6_rd_data         (mem_rx_mc_6_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_6_rd_valid        (mem_rx_mc_6_if.rd_valid),              
/* output logic          */ .mem_rx_mc_7_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_7_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_7_rd_data         (mem_rx_mc_7_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_7_rd_valid        (mem_rx_mc_7_if.rd_valid),              
/* output logic          */ .mem_rx_mc_8_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_8_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_8_rd_data         (mem_rx_mc_8_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_8_rd_valid        (mem_rx_mc_8_if.rd_valid),              
/* output logic          */ .mem_rx_mc_9_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_mc_9_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_mc_9_rd_data         (mem_rx_mc_9_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_mc_9_rd_valid        (mem_rx_mc_9_if.rd_valid),              
/* output logic          */ .mem_rx_uc_0_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_0_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_0_rd_data         (mem_rx_uc_0_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_0_rd_valid        (mem_rx_uc_0_if.rd_valid),              
/* output logic          */ .mem_rx_uc_10_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_uc_10_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_uc_10_rd_data        (mem_rx_uc_10_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_uc_10_rd_valid       (mem_rx_uc_10_if.rd_valid),             
/* output logic          */ .mem_rx_uc_11_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_uc_11_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_uc_11_rd_data        (mem_rx_uc_11_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_uc_11_rd_valid       (mem_rx_uc_11_if.rd_valid),             
/* output logic          */ .mem_rx_uc_12_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_uc_12_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_uc_12_rd_data        (mem_rx_uc_12_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_uc_12_rd_valid       (mem_rx_uc_12_if.rd_valid),             
/* output logic          */ .mem_rx_uc_13_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_uc_13_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_uc_13_rd_data        (mem_rx_uc_13_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_uc_13_rd_valid       (mem_rx_uc_13_if.rd_valid),             
/* output logic          */ .mem_rx_uc_14_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_uc_14_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_uc_14_rd_data        (mem_rx_uc_14_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_uc_14_rd_valid       (mem_rx_uc_14_if.rd_valid),             
/* output logic          */ .mem_rx_uc_15_ecc_uncor_err  (),                                     
/* output logic          */ .mem_rx_uc_15_init_done      (),                                     
/* Interface .rd_data    */ .mem_rx_uc_15_rd_data        (mem_rx_uc_15_if.rd_data),              
/* Interface .rd_valid   */ .mem_rx_uc_15_rd_valid       (mem_rx_uc_15_if.rd_valid),             
/* output logic          */ .mem_rx_uc_1_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_1_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_1_rd_data         (mem_rx_uc_1_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_1_rd_valid        (mem_rx_uc_1_if.rd_valid),              
/* output logic          */ .mem_rx_uc_2_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_2_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_2_rd_data         (mem_rx_uc_2_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_2_rd_valid        (mem_rx_uc_2_if.rd_valid),              
/* output logic          */ .mem_rx_uc_3_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_3_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_3_rd_data         (mem_rx_uc_3_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_3_rd_valid        (mem_rx_uc_3_if.rd_valid),              
/* output logic          */ .mem_rx_uc_4_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_4_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_4_rd_data         (mem_rx_uc_4_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_4_rd_valid        (mem_rx_uc_4_if.rd_valid),              
/* output logic          */ .mem_rx_uc_5_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_5_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_5_rd_data         (mem_rx_uc_5_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_6_rd_valid        (mem_rx_uc_6_if.rd_valid),              
/* output logic          */ .mem_rx_uc_7_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_7_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_7_rd_data         (mem_rx_uc_7_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_7_rd_valid        (mem_rx_uc_7_if.rd_valid),              
/* output logic          */ .mem_rx_uc_8_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_8_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_8_rd_data         (mem_rx_uc_8_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_8_rd_valid        (mem_rx_uc_8_if.rd_valid),              
/* output logic          */ .mem_rx_uc_9_ecc_uncor_err   (),                                     
/* output logic          */ .mem_rx_uc_9_init_done       (),                                     
/* Interface .rd_data    */ .mem_rx_uc_9_rd_data         (mem_rx_uc_9_if.rd_data),               
/* Interface .rd_valid   */ .mem_rx_uc_9_rd_valid        (mem_rx_uc_9_if.rd_valid),              
/* output logic          */ .unified_regs_ack            (),                                     
/* output logic   [31:0] */ .unified_regs_rd_data        ());                                     
// End of module gcm_shells_wrapper from gcm_shells_wrapper


// module gcm_ff_mems    from gcm_ff_mems using gcm_ff_mems.map 
gcm_ff_mems    gcm_ff_mems(
/* input  logic  [111:0] */ .gcm_mem_rx_mc_10_to_mem            (gcm_mem_rx_mc_10_to_mem),              
/* input  logic          */ .car_raw_lan_power_good_with_byprst (1'b1),                                 
/* input  logic  [111:0] */ .gcm_mem_rx_mc_0_to_mem             (gcm_mem_rx_mc_0_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_11_to_mem            (gcm_mem_rx_mc_11_to_mem),              
/* input  logic  [111:0] */ .gcm_mem_rx_mc_12_to_mem            (gcm_mem_rx_mc_12_to_mem),              
/* input  logic          */ .cclk                               (cclk),                                 
/* input  logic  [111:0] */ .gcm_mem_rx_mc_13_to_mem            (gcm_mem_rx_mc_13_to_mem),              
/* input  logic  [111:0] */ .gcm_mem_rx_mc_14_to_mem            (gcm_mem_rx_mc_14_to_mem),              
/* input  logic  [111:0] */ .gcm_mem_rx_mc_15_to_mem            (gcm_mem_rx_mc_15_to_mem),              
/* input  logic  [111:0] */ .gcm_mem_rx_mc_1_to_mem             (gcm_mem_rx_mc_1_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_2_to_mem             (gcm_mem_rx_mc_2_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_3_to_mem             (gcm_mem_rx_mc_3_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_4_to_mem             (gcm_mem_rx_mc_4_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_5_to_mem             (gcm_mem_rx_mc_5_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_6_to_mem             (gcm_mem_rx_mc_6_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_7_to_mem             (gcm_mem_rx_mc_7_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_8_to_mem             (gcm_mem_rx_mc_8_to_mem),               
/* input  logic  [111:0] */ .gcm_mem_rx_mc_9_to_mem             (gcm_mem_rx_mc_9_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_0_to_mem             (gcm_mem_rx_uc_0_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_10_to_mem            (gcm_mem_rx_uc_10_to_mem),              
/* input  logic  [200:0] */ .gcm_mem_rx_uc_11_to_mem            (gcm_mem_rx_uc_11_to_mem),              
/* input  logic  [200:0] */ .gcm_mem_rx_uc_12_to_mem            (gcm_mem_rx_uc_12_to_mem),              
/* input  logic  [200:0] */ .gcm_mem_rx_uc_13_to_mem            (gcm_mem_rx_uc_13_to_mem),              
/* input  logic  [200:0] */ .gcm_mem_rx_uc_14_to_mem            (gcm_mem_rx_uc_14_to_mem),              
/* input  logic  [200:0] */ .gcm_mem_rx_uc_15_to_mem            (gcm_mem_rx_uc_15_to_mem),              
/* input  logic  [200:0] */ .gcm_mem_rx_uc_1_to_mem             (gcm_mem_rx_uc_1_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_2_to_mem             (gcm_mem_rx_uc_2_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_3_to_mem             (gcm_mem_rx_uc_3_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_4_to_mem             (gcm_mem_rx_uc_4_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_5_to_mem             (gcm_mem_rx_uc_5_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_6_to_mem             (gcm_mem_rx_uc_6_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_7_to_mem             (gcm_mem_rx_uc_7_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_8_to_mem             (gcm_mem_rx_uc_8_to_mem),               
/* input  logic  [200:0] */ .gcm_mem_rx_uc_9_to_mem             (gcm_mem_rx_uc_9_to_mem),               
/* output logic   [96:0] */ .gcm_mem_rx_mc_0_from_mem           (gcm_mem_rx_mc_0_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_10_from_mem          (gcm_mem_rx_mc_10_from_mem),            
/* output logic   [96:0] */ .gcm_mem_rx_mc_11_from_mem          (gcm_mem_rx_mc_11_from_mem),            
/* output logic   [96:0] */ .gcm_mem_rx_mc_12_from_mem          (gcm_mem_rx_mc_12_from_mem),            
/* output logic   [96:0] */ .gcm_mem_rx_mc_13_from_mem          (gcm_mem_rx_mc_13_from_mem),            
/* output logic   [96:0] */ .gcm_mem_rx_mc_14_from_mem          (gcm_mem_rx_mc_14_from_mem),            
/* output logic   [96:0] */ .gcm_mem_rx_mc_15_from_mem          (gcm_mem_rx_mc_15_from_mem),            
/* output logic   [96:0] */ .gcm_mem_rx_mc_1_from_mem           (gcm_mem_rx_mc_1_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_2_from_mem           (gcm_mem_rx_mc_2_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_3_from_mem           (gcm_mem_rx_mc_3_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_4_from_mem           (gcm_mem_rx_mc_4_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_5_from_mem           (gcm_mem_rx_mc_5_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_6_from_mem           (gcm_mem_rx_mc_6_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_7_from_mem           (gcm_mem_rx_mc_7_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_8_from_mem           (gcm_mem_rx_mc_8_from_mem),             
/* output logic   [96:0] */ .gcm_mem_rx_mc_9_from_mem           (gcm_mem_rx_mc_9_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_0_from_mem           (gcm_mem_rx_uc_0_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_10_from_mem          (gcm_mem_rx_uc_10_from_mem),            
/* output logic  [185:0] */ .gcm_mem_rx_uc_11_from_mem          (gcm_mem_rx_uc_11_from_mem),            
/* output logic  [185:0] */ .gcm_mem_rx_uc_12_from_mem          (gcm_mem_rx_uc_12_from_mem),            
/* output logic  [185:0] */ .gcm_mem_rx_uc_13_from_mem          (gcm_mem_rx_uc_13_from_mem),            
/* output logic  [185:0] */ .gcm_mem_rx_uc_14_from_mem          (gcm_mem_rx_uc_14_from_mem),            
/* output logic  [185:0] */ .gcm_mem_rx_uc_15_from_mem          (gcm_mem_rx_uc_15_from_mem),            
/* output logic  [185:0] */ .gcm_mem_rx_uc_1_from_mem           (gcm_mem_rx_uc_1_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_2_from_mem           (gcm_mem_rx_uc_2_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_3_from_mem           (gcm_mem_rx_uc_3_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_4_from_mem           (gcm_mem_rx_uc_4_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_5_from_mem           (gcm_mem_rx_uc_5_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_6_from_mem           (gcm_mem_rx_uc_6_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_7_from_mem           (gcm_mem_rx_uc_7_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_8_from_mem           (gcm_mem_rx_uc_8_from_mem),             
/* output logic  [185:0] */ .gcm_mem_rx_uc_9_from_mem           (gcm_mem_rx_uc_9_from_mem));             
// End of module gcm_ff_mems from gcm_ff_mems

endmodule // mby_gcm_gen_mem
