// Seed: 1860434042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7[-1 : 1 'b0];
endmodule
module module_1 #(
    parameter id_6 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire id_5;
  wire _id_6;
  parameter id_7 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_4,
      id_1,
      id_3
  );
  assign id_4 = $signed(57);
  ;
  wire [id_6 : 1 'b0] id_8;
  logic id_9 = -1'b0;
endmodule
