{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670875741317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875741334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 21:09:01 2022 " "Processing started: Mon Dec 12 21:09:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875741334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875741334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verin_avalon -c verin_avalon " "Command: quartus_map --read_settings_files=on --write_settings_files=off verin_avalon -c verin_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875741334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670875743896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670875743896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/verin_avalon2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin_avalon2/synthesis/verin_avalon2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verin_avalon2-rtl " "Found design unit 1: verin_avalon2-rtl" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769239 ""} { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2 " "Found entity 1: verin_avalon2" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_irq_mapper " "Found entity 1: verin_avalon2_irq_mapper" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0 " "Found entity 1: verin_avalon2_mm_interconnect_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: verin_avalon2_mm_interconnect_0_avalon_st_adapter" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_rsp_mux " "Found entity 1: verin_avalon2_mm_interconnect_0_rsp_mux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769369 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_rsp_demux " "Found entity 1: verin_avalon2_mm_interconnect_0_rsp_demux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_cmd_mux " "Found entity 1: verin_avalon2_mm_interconnect_0_cmd_mux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_cmd_demux " "Found entity 1: verin_avalon2_mm_interconnect_0_cmd_demux" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel verin_avalon2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670875769413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel verin_avalon2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670875769414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_router_002_default_decode " "Found entity 1: verin_avalon2_mm_interconnect_0_router_002_default_decode" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769418 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_mm_interconnect_0_router_002 " "Found entity 2: verin_avalon2_mm_interconnect_0_router_002" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel verin_avalon2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670875769426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel verin_avalon2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at verin_avalon2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670875769427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_mm_interconnect_0_router_default_decode " "Found entity 1: verin_avalon2_mm_interconnect_0_router_default_decode" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769432 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_mm_interconnect_0_router " "Found entity 2: verin_avalon2_mm_interconnect_0_router" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verin_avalon-arch_VerAvalon " "Found design unit 1: verin_avalon-arch_VerAvalon" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769528 ""} { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon " "Found entity 1: verin_avalon" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_onchip_memory2_0 " "Found entity 1: verin_avalon2_onchip_memory2_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0 " "Found entity 1: verin_avalon2_nios2_gen2_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "3 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "4 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "5 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "6 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "7 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "8 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "9 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "10 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "11 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "12 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "13 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "14 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "15 verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "16 verin_avalon2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: verin_avalon2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "17 verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "18 verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "19 verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "20 verin_avalon2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: verin_avalon2_nios2_gen2_0_cpu_nios2_oci" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""} { "Info" "ISGN_ENTITY_NAME" "21 verin_avalon2_nios2_gen2_0_cpu " "Found entity 21: verin_avalon2_nios2_gen2_0_cpu" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_nios2_gen2_0_cpu_test_bench " "Found entity 1: verin_avalon2_nios2_gen2_0_cpu_test_bench" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_led " "Found entity 1: verin_avalon2_led" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_led.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_jtag_uart_0_sim_scfifo_w " "Found entity 1: verin_avalon2_jtag_uart_0_sim_scfifo_w" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769752 ""} { "Info" "ISGN_ENTITY_NAME" "2 verin_avalon2_jtag_uart_0_scfifo_w " "Found entity 2: verin_avalon2_jtag_uart_0_scfifo_w" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769752 ""} { "Info" "ISGN_ENTITY_NAME" "3 verin_avalon2_jtag_uart_0_sim_scfifo_r " "Found entity 3: verin_avalon2_jtag_uart_0_sim_scfifo_r" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769752 ""} { "Info" "ISGN_ENTITY_NAME" "4 verin_avalon2_jtag_uart_0_scfifo_r " "Found entity 4: verin_avalon2_jtag_uart_0_scfifo_r" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769752 ""} { "Info" "ISGN_ENTITY_NAME" "5 verin_avalon2_jtag_uart_0 " "Found entity 5: verin_avalon2_jtag_uart_0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon2/synthesis/submodules/verin_avalon2_bp.v 1 1 " "Found 1 design units, including 1 entities, in source file verin_avalon2/synthesis/submodules/verin_avalon2_bp.v" { { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon2_bp " "Found entity 1: verin_avalon2_bp" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_bp.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_bp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verin_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verin_avalon-arch_VerAvalon " "Found design unit 1: verin_avalon-arch_VerAvalon" {  } { { "verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769780 ""} { "Info" "ISGN_ENTITY_NAME" "1 verin_avalon " "Found entity 1: verin_avalon" {  } { { "verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decalage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_decalage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_decalage-arch_reg_dec " "Found design unit 1: reg_decalage-arch_reg_dec" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769801 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_decalage " "Found entity 1: reg_decalage" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arch_pwm " "Found design unit 1: pwm-arch_pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769829 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcp-bdf_type " "Found design unit 1: mcp-bdf_type" {  } { { "mcp.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/mcp.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcp " "Found entity 1: mcp" {  } { { "mcp.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/mcp.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div10-arch_div10 " "Found design unit 1: div10-arch_div10" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769862 ""} { "Info" "ISGN_ENTITY_NAME" "1 div10 " "Found entity 1: div10" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div1m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1M-arch_div1M " "Found design unit 1: div1M-arch_div1M" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769874 ""} { "Info" "ISGN_ENTITY_NAME" "1 div1M " "Found entity 1: div1M" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_butees-arch_butees " "Found design unit 1: controle_butees-arch_butees" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769887 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_butees " "Found entity 1: controle_butees" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chip_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_select-arch_chipselect " "Found design unit 1: chip_select-arch_chipselect" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769900 ""} { "Info" "ISGN_ENTITY_NAME" "1 chip_select " "Found entity 1: chip_select" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_block " "Found entity 1: avalon_block" {  } { { "avalon_block.bdf" "" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875769912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875769912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_block " "Elaborating entity \"avalon_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670875770227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2 verin_avalon2:inst7 " "Elaborating entity \"verin_avalon2\" for hierarchy \"verin_avalon2:inst7\"" {  } { { "avalon_block.bdf" "inst7" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { { 160 544 1200 544 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875770266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_bp verin_avalon2:inst7\|verin_avalon2_bp:bp " "Elaborating entity \"verin_avalon2_bp\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_bp:bp\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "bp" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875770346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_jtag_uart_0 verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"verin_avalon2_jtag_uart_0\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "jtag_uart_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875770396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_jtag_uart_0_scfifo_w verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w " "Elaborating entity \"verin_avalon2_jtag_uart_0_scfifo_w\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "the_verin_avalon2_jtag_uart_0_scfifo_w" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875770443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "wfifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875770967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875770988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875770989 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670875770989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875771146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875771146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875771156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875771246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875771246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875771258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875771387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875771387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875771417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875771616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875771616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875771645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875771819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875771819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875771835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875771979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875771979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_w:the_verin_avalon2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875771994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_jtag_uart_0_scfifo_r verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_r:the_verin_avalon2_jtag_uart_0_scfifo_r " "Elaborating entity \"verin_avalon2_jtag_uart_0_scfifo_r\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|verin_avalon2_jtag_uart_0_scfifo_r:the_verin_avalon2_jtag_uart_0_scfifo_r\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "the_verin_avalon2_jtag_uart_0_scfifo_r" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875772101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "verin_avalon2_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875772939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875773012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875773012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875773012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875773012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875773012 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670875773012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875773448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:verin_avalon2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875773924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_led verin_avalon2:inst7\|verin_avalon2_led:led " "Elaborating entity \"verin_avalon2_led\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_led:led\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "led" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875774097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0 verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"verin_avalon2_nios2_gen2_0\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "nios2_gen2_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875774146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" "cpu" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875774198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_test_bench verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_test_bench:the_verin_avalon2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_test_bench:the_verin_avalon2_nios2_gen2_0_cpu_test_bench\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875774596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875774663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775140 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670875775140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875775322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875775322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_a_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_register_bank_b_module:verin_avalon2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875775786 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670875775786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875775979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode:verin_avalon2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_dtrace\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_td_mode:verin_avalon2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg:the_verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg:the_verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875776795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875776795 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670875776795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875777020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875777020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem:the_verin_avalon2_nios2_gen2_0_cpu_nios2_ocimem\|verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram_module:verin_avalon2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875777593 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670875777593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper:the_verin_avalon2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:verin_avalon2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_onchip_memory2_0 verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"verin_avalon2_onchip_memory2_0\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "onchip_memory2_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875777966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875778004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file verin_avalon2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"verin_avalon2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670875778004 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670875778004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rmh1 " "Found entity 1: altsyncram_rmh1" {  } { { "db/altsyncram_rmh1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/altsyncram_rmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875778219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875778219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rmh1 verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rmh1:auto_generated " "Elaborating entity \"altsyncram_rmh1\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875778232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon verin_avalon2:inst7\|verin_avalon:ver_component_0 " "Elaborating entity \"verin_avalon\" for hierarchy \"verin_avalon2:inst7\|verin_avalon:ver_component_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "ver_component_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fin_course_g verin_avalon.vhd(34) " "Verilog HDL or VHDL warning at verin_avalon.vhd(34): object \"fin_course_g\" assigned a value but never read" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670875779250 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fin_course_d verin_avalon.vhd(35) " "Verilog HDL or VHDL warning at verin_avalon.vhd(35): object \"fin_course_d\" assigned a value but never read" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670875779251 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address verin_avalon.vhd(201) " "VHDL Process Statement warning at verin_avalon.vhd(201): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779256 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config verin_avalon.vhd(206) " "VHDL Process Statement warning at verin_avalon.vhd(206): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779257 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata verin_avalon.vhd(198) " "VHDL Process Statement warning at verin_avalon.vhd(198): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670875779257 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[12\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779262 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[13\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779263 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[14\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779263 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[15\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779263 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[16\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779263 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[17\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779263 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[18\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779263 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[19\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779263 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[20\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779264 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[21\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779264 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[22\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779264 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[23\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779264 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[24\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779264 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[25\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779264 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[26\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779265 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[27\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779265 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[28\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779265 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[29\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779265 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[30\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779265 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] verin_avalon.vhd(198) " "Inferred latch for \"readdata\[31\]\" at verin_avalon.vhd(198)" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779265 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_select verin_avalon2:inst7\|verin_avalon:ver_component_0\|chip_select:b2v_inst " "Elaborating entity \"chip_select\" for hierarchy \"verin_avalon2:inst7\|verin_avalon:ver_component_0\|chip_select:b2v_inst\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779308 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_c chip_select.vhd(26) " "VHDL Process Statement warning at chip_select.vhd(26): signal \"start_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779309 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|chip_select:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop chip_select.vhd(32) " "VHDL Process Statement warning at chip_select.vhd(32): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779309 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|chip_select:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_decalage verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1 " "Elaborating entity \"reg_decalage\" for hierarchy \"verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst1" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779340 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decalage reg_decalage.vhd(46) " "VHDL Process Statement warning at reg_decalage.vhd(46): signal \"decalage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779341 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|reg_decalage:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1M verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2 " "Elaborating entity \"div1M\" for hierarchy \"verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst2" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n div1M.vhd(24) " "VHDL Process Statement warning at div1M.vhd(24): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779376 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div1M:b2v_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div1M.vhd(34) " "VHDL Process Statement warning at div1M.vhd(34): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779377 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div1M:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_butees verin_avalon2:inst7\|verin_avalon:ver_component_0\|controle_butees:b2v_inst3 " "Elaborating entity \"controle_butees\" for hierarchy \"verin_avalon2:inst7\|verin_avalon:ver_component_0\|controle_butees:b2v_inst3\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst3" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779413 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_sens controle_butees.vhd(14) " "VHDL Signal Declaration warning at controle_butees.vhd(14): used implicit default value for signal \"out_sens\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670875779414 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_g controle_butees.vhd(27) " "VHDL Process Statement warning at controle_butees.vhd(27): signal \"butee_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779415 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens controle_butees.vhd(28) " "VHDL Process Statement warning at controle_butees.vhd(28): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779415 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm controle_butees.vhd(31) " "VHDL Process Statement warning at controle_butees.vhd(31): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779415 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_d controle_butees.vhd(33) " "VHDL Process Statement warning at controle_butees.vhd(33): signal \"butee_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779415 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens controle_butees.vhd(34) " "VHDL Process Statement warning at controle_butees.vhd(34): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779415 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm controle_butees.vhd(37) " "VHDL Process Statement warning at controle_butees.vhd(37): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779415 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm controle_butees.vhd(40) " "VHDL Process Statement warning at controle_butees.vhd(40): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779415 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fin_course_g controle_butees.vhd(25) " "VHDL Process Statement warning at controle_butees.vhd(25): inferring latch(es) for signal or variable \"fin_course_g\", which holds its previous value in one or more paths through the process" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670875779416 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fin_course_d controle_butees.vhd(25) " "VHDL Process Statement warning at controle_butees.vhd(25): inferring latch(es) for signal or variable \"fin_course_d\", which holds its previous value in one or more paths through the process" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670875779416 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin_course_d controle_butees.vhd(25) " "Inferred latch for \"fin_course_d\" at controle_butees.vhd(25)" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779416 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin_course_g controle_butees.vhd(25) " "Inferred latch for \"fin_course_g\" at controle_butees.vhd(25)" {  } { { "controle_butees.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/controle_butees.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875779416 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|controle_butees:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10 verin_avalon2:inst7\|verin_avalon:ver_component_0\|div10:b2v_inst4 " "Elaborating entity \"div10\" for hierarchy \"verin_avalon2:inst7\|verin_avalon:ver_component_0\|div10:b2v_inst4\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst4" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779446 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n div10.vhd(22) " "VHDL Process Statement warning at div10.vhd(22): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779446 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div10:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div10.vhd(32) " "VHDL Process Statement warning at div10.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670875779447 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div10:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm verin_avalon2:inst7\|verin_avalon:ver_component_0\|pwm:b2v_inst5 " "Elaborating entity \"pwm\" for hierarchy \"verin_avalon2:inst7\|verin_avalon:ver_component_0\|pwm:b2v_inst5\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "b2v_inst5" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0 verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"verin_avalon2_mm_interconnect_0\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "mm_interconnect_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875779513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ver_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ver_component_0_avalon_slave_0_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "ver_component_0_avalon_slave_0_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bp_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bp_s1_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "bp_s1_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "router" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router_default_decode verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router\|verin_avalon2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router_default_decode\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router:router\|verin_avalon2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router_002 verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router_002\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "router_002" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_router_002_default_decode verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002\|verin_avalon2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"verin_avalon2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_router_002:router_002\|verin_avalon2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875780938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_cmd_demux verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_cmd_demux\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_cmd_mux verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_cmd_mux\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_rsp_demux verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_rsp_demux\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_rsp_mux verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"verin_avalon2_mm_interconnect_0_rsp_mux\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_avalon_st_adapter verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"verin_avalon2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|verin_avalon2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875781843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verin_avalon2_irq_mapper verin_avalon2:inst7\|verin_avalon2_irq_mapper:irq_mapper " "Elaborating entity \"verin_avalon2_irq_mapper\" for hierarchy \"verin_avalon2:inst7\|verin_avalon2_irq_mapper:irq_mapper\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "irq_mapper" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875782077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller verin_avalon2:inst7\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"verin_avalon2:inst7\|altera_reset_controller:rst_controller\"" {  } { { "verin_avalon2/synthesis/verin_avalon2.vhd" "rst_controller" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/verin_avalon2.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875782117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer verin_avalon2:inst7\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"verin_avalon2:inst7\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875782161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer verin_avalon2:inst7\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"verin_avalon2:inst7\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875782198 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670875784517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.12.21:09:56 Progress: Loading slde7789132/alt_sld_fab_wrapper_hw.tcl " "2022.12.12.21:09:56 Progress: Loading slde7789132/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875796093 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875800416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875800694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875804452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875804639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875804839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875805072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875805080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875805082 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670875805810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde7789132/alt_sld_fab.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875806310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875806310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875806469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875806469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875806489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875806489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875806629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875806629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875806801 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875806801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875806801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/db/ip/slde7789132/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670875806947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875806947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670875813622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[22\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813865 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[23\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813866 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[24\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813866 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[25\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813866 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[26\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813866 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[15\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813866 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[14\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813866 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[13\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813867 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[16\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813867 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[12\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813867 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[21\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813867 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[20\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813867 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[19\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813867 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813867 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[17\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813868 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[27\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813868 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[28\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813868 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[29\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813868 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[30\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813868 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[31\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\] " "Ports D and ENA on the latch are fed by the same signal verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[40\]" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670875813868 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670875813868 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 352 -1 0 } } { "verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_jtag_uart_0.v" 398 -1 0 } } { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670875813886 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670875813887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_sens GND " "Pin \"out_sens\" is stuck at GND" {  } { { "avalon_block.bdf" "" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { { 576 560 736 592 "out_sens" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670875816062 "|avalon_block|out_sens"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670875816062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875816406 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670875819340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/output_files/verin_avalon.map.smsg " "Generated suppressed messages file C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/output_files/verin_avalon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875820365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670875824911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670875824911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2662 " "Implemented 2662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670875825474 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670875825474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2505 " "Implemented 2505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670875825474 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670875825474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670875825474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875825626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 21:10:25 2022 " "Processing ended: Mon Dec 12 21:10:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875825626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875825626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875825626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670875825626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670875827796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875827804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 21:10:26 2022 " "Processing started: Mon Dec 12 21:10:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875827804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670875827804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off verin_avalon -c verin_avalon " "Command: quartus_fit --read_settings_files=off --write_settings_files=off verin_avalon -c verin_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670875827804 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670875828134 ""}
{ "Info" "0" "" "Project  = verin_avalon" {  } {  } 0 0 "Project  = verin_avalon" 0 0 "Fitter" 0 0 1670875828135 ""}
{ "Info" "0" "" "Revision = verin_avalon" {  } {  } 0 0 "Revision = verin_avalon" 0 0 "Fitter" 0 0 1670875828135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670875828371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670875828372 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "verin_avalon EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"verin_avalon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670875828419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670875828584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670875828584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670875828882 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670875828900 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875829916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875829916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670875829916 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670875829916 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 7351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875829930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 7353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875829930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 7355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875829930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 7357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875829930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 7359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670875829930 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670875829930 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670875829935 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670875830117 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670875831402 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670875831406 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1670875831406 ""}
{ "Info" "ISTA_SDC_FOUND" "verin_avalon2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'verin_avalon2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670875831457 ""}
{ "Info" "ISTA_SDC_FOUND" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670875831482 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|butee_d\[0\] clk " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|butee_d\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875831535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670875831535 "|avalon_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[12\] verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[12\] is being clocked by verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875831535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670875831535 "|avalon_block|verin_avalon2:inst7|verin_avalon2_mm_interconnect_0:mm_interconnect_0|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Node: verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] is being clocked by verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875831535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670875831535 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div1M:b2v_inst2|tmp"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875831602 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875831602 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875831602 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1670875831602 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1670875831602 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670875831602 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670875831602 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670875831602 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1670875831602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875832048 ""}  } { { "avalon_block.bdf" "" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { { 264 216 384 280 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 7339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875832048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875832049 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 6887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875832049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp  " "Automatically promoted node verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp~0" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 3050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_adc~output " "Destination node clk_adc~output" {  } { { "avalon_block.bdf" "" { Schematic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/avalon_block.bdf" { { 680 560 736 696 "clk_adc" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 7338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670875832049 ""}  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875832049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|Mux32~0  " "Automatically promoted node verin_avalon2:inst7\|verin_avalon:ver_component_0\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|butee_d\[11\]~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|butee_d\[11\]~0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|Angle_barre\[11\]~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|Angle_barre\[11\]~0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670875832049 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 201 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875832049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "verin_avalon2:inst7\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node verin_avalon2:inst7\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|butee_d\[11\]~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|butee_d\[11\]~0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|sens~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|sens~0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|Angle_barre\[11\]~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|Angle_barre\[11\]~0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node verin_avalon2:inst7\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 3250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 1886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670875832049 ""}  } { { "verin_avalon2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875832049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n  " "Automatically promoted node verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[0\] " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[0\]" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[1\] " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[1\]" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[4\] " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[4\]" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[3\] " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[3\]" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[2\] " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|cnt2\[2\]" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|Decoder0~3 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|Decoder0~3" {  } { { "reg_decalage.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/reg_decalage.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|chip_select:b2v_inst\|cs~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|chip_select:b2v_inst\|cs~0" {  } { { "chip_select.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/chip_select.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 2974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp~0" {  } { { "div1M.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div1M.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 3050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n~0" {  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 3402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div10:b2v_inst4\|tmp~0 " "Destination node verin_avalon2:inst7\|verin_avalon:ver_component_0\|div10:b2v_inst4\|tmp~0" {  } { { "div10.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/div10.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 3442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670875832051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670875832051 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875832051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670875832052 ""}  } { { "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "verin_avalon2:inst7\|verin_avalon2_nios2_gen2_0:nios2_gen2_0\|verin_avalon2_nios2_gen2_0_cpu:cpu\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci\|verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug:the_verin_avalon2_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670875832052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670875832819 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670875832831 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670875832831 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670875832839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670875832855 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670875832880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670875832881 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670875832887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670875833029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1670875833035 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670875833035 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875833319 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670875833334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670875834921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875835766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670875835829 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670875837280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875837280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670875838220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670875840637 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670875840637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670875841099 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670875841099 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670875841099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875841103 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670875841371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670875841418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670875841998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670875842000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670875842822 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670875844062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/output_files/verin_avalon.fit.smsg " "Generated suppressed messages file C:/Users/utilisateur/Desktop/FPGA/Verin_avalon/output_files/verin_avalon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670875845059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5554 " "Peak virtual memory: 5554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875846651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 21:10:46 2022 " "Processing ended: Mon Dec 12 21:10:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875846651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875846651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875846651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670875846651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670875848329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875848340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 21:10:48 2022 " "Processing started: Mon Dec 12 21:10:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875848340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670875848340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off verin_avalon -c verin_avalon " "Command: quartus_asm --read_settings_files=off --write_settings_files=off verin_avalon -c verin_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670875848340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670875849162 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670875850983 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670875851030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875851465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 21:10:51 2022 " "Processing ended: Mon Dec 12 21:10:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875851465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875851465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875851465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670875851465 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670875852247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670875853556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670875853567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 21:10:52 2022 " "Processing started: Mon Dec 12 21:10:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670875853567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670875853567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta verin_avalon -c verin_avalon " "Command: quartus_sta verin_avalon -c verin_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670875853567 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670875853889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670875855229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670875855229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875855323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875855323 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670875855731 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670875855853 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1670875855853 ""}
{ "Info" "ISTA_SDC_FOUND" "verin_avalon2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'verin_avalon2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670875855889 ""}
{ "Info" "ISTA_SDC_FOUND" "verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'verin_avalon2/synthesis/submodules/verin_avalon2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670875855901 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Node: verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] is being clocked by verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875855939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875855939 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div1M:b2v_inst2|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n clk " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875855939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875855939 "|avalon_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] is being clocked by verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875855939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875855939 "|avalon_block|verin_avalon2:inst7|verin_avalon2_mm_interconnect_0:mm_interconnect_0|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875855973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875855973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875855973 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1670875855973 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670875855974 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670875856002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.590 " "Worst-case setup slack is 46.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.590               0.000 altera_reserved_tck  " "   46.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875856057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875856071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.289 " "Worst-case recovery slack is 48.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.289               0.000 altera_reserved_tck  " "   48.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875856085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.053 " "Worst-case removal slack is 1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 altera_reserved_tck  " "    1.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875856092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.627 " "Worst-case minimum pulse width slack is 49.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627               0.000 altera_reserved_tck  " "   49.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875856096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875856096 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.062 ns " "Worst Case Available Settling Time: 198.062 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875856232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670875856232 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670875856240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670875856334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670875857268 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Node: verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] is being clocked by verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875857516 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875857516 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div1M:b2v_inst2|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n clk " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875857516 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875857516 "|avalon_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] is being clocked by verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875857516 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875857516 "|avalon_block|verin_avalon2:inst7|verin_avalon2_mm_interconnect_0:mm_interconnect_0|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875857520 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875857520 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875857520 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1670875857520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.015 " "Worst-case setup slack is 47.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.015               0.000 altera_reserved_tck  " "   47.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.498 " "Worst-case recovery slack is 48.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.498               0.000 altera_reserved_tck  " "   48.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.950 " "Worst-case removal slack is 0.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 altera_reserved_tck  " "    0.950               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.604 " "Worst-case minimum pulse width slack is 49.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.604               0.000 altera_reserved_tck  " "   49.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857583 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.271 ns " "Worst Case Available Settling Time: 198.271 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875857668 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670875857668 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670875857679 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Node: verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|reg_decalage:b2v_inst1\|decalage\[0\] is being clocked by verin_avalon2:inst7\|verin_avalon:ver_component_0\|div1M:b2v_inst2\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875857884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875857884 "|avalon_block|verin_avalon2:inst7|verin_avalon:ver_component_0|div1M:b2v_inst2|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n clk " "Register verin_avalon2:inst7\|verin_avalon:ver_component_0\|raz_n is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875857885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875857885 "|avalon_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch verin_avalon2:inst7\|verin_avalon:ver_component_0\|readdata\[18\] is being clocked by verin_avalon2:inst7\|verin_avalon2_mm_interconnect_0:mm_interconnect_0\|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670875857885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670875857885 "|avalon_block|verin_avalon2:inst7|verin_avalon2_mm_interconnect_0:mm_interconnect_0|verin_avalon2_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875857889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875857889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670875857889 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1670875857889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.260 " "Worst-case setup slack is 48.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.260               0.000 altera_reserved_tck  " "   48.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.212 " "Worst-case recovery slack is 49.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.212               0.000 altera_reserved_tck  " "   49.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.577 " "Worst-case removal slack is 0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 altera_reserved_tck  " "    0.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670875857948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670875857948 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.951 ns " "Worst Case Available Settling Time: 198.951 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670875858038 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670875858038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670875858694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670875858697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670875858867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 21:10:58 2022 " "Processing ended: Mon Dec 12 21:10:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670875858867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670875858867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670875858867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670875858867 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus Prime Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670875859833 ""}
