{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655495499693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655495499694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 16:51:39 2022 " "Processing started: Fri Jun 17 16:51:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655495499694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655495499694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_multiplicador -c ula_multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_multiplicador -c ula_multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655495499695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655495499882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500322 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-estrutura " "Found design unit 1: somadorsubtrator-estrutura" {  } { { "somadorsubtrator.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/somadorsubtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500323 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/somadorsubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_r-estrutura " "Found design unit 1: registrador_r-estrutura" {  } { { "registrador_r.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador_r.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500324 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_r " "Found entity 1: registrador_r" {  } { { "registrador_r.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500325 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500325 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualazero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file igualazero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/igualazero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500326 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500326 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_multiplicador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula_multiplicador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador_v1-behavior " "Found design unit 1: multiplicador_v1-behavior" {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500328 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_v1 " "Found entity 1: multiplicador_v1" {  } { { "multiplicador_v1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/multiplicador_v1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc_multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc_multiplicador-estrutura " "Found design unit 1: bc_multiplicador-estrutura" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500328 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc_multiplicador " "Found entity 1: bc_multiplicador" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo_multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo_multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo_multiplicador-estrutura " "Found design unit 1: bo_multiplicador-estrutura" {  } { { "bo_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500329 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo_multiplicador " "Found entity 1: bo_multiplicador" {  } { { "bo_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bo_multiplicador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_a_b_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_a_b_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 locica_a_b_bit-arch " "Found design unit 1: locica_a_b_bit-arch" {  } { { "logica_a_b_bit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logica_a_b_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500330 ""} { "Info" "ISGN_ENTITY_NAME" "1 locica_a_b_bit " "Found entity 1: locica_a_b_bit" {  } { { "logica_a_b_bit.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/logica_a_b_bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655495500330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655495500330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bc_multiplicador " "Elaborating entity \"bc_multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655495500399 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mB bc_multiplicador.vhd(11) " "VHDL Signal Declaration warning at bc_multiplicador.vhd(11): used implicit default value for signal \"mB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1655495500402 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ini bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"ini\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cA bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cA\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cB bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cB\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cM bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cM\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mP bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mP\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cP bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cP\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mMul bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mMul\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cBbit bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cBbit\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cAbit bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cAbit\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cMultiplicando bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cMultiplicando\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cMultiplicador bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cMultiplicador\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mMultiplicador bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mMultiplicador\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500403 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cSaida bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"cSaida\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500404 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pronto bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"pronto\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500404 "|bc_multiplicador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mM bc_multiplicador.vhd(66) " "VHDL Process Statement warning at bc_multiplicador.vhd(66): inferring latch(es) for signal or variable \"mM\", which holds its previous value in one or more paths through the process" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1655495500404 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mM bc_multiplicador.vhd(66) " "Inferred latch for \"mM\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500404 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pronto bc_multiplicador.vhd(66) " "Inferred latch for \"pronto\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500404 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cSaida bc_multiplicador.vhd(66) " "Inferred latch for \"cSaida\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500404 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mMultiplicador bc_multiplicador.vhd(66) " "Inferred latch for \"mMultiplicador\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMultiplicador bc_multiplicador.vhd(66) " "Inferred latch for \"cMultiplicador\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMultiplicando bc_multiplicador.vhd(66) " "Inferred latch for \"cMultiplicando\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cAbit bc_multiplicador.vhd(66) " "Inferred latch for \"cAbit\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cBbit bc_multiplicador.vhd(66) " "Inferred latch for \"cBbit\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mMul bc_multiplicador.vhd(66) " "Inferred latch for \"mMul\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cP bc_multiplicador.vhd(66) " "Inferred latch for \"cP\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mP bc_multiplicador.vhd(66) " "Inferred latch for \"mP\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cM bc_multiplicador.vhd(66) " "Inferred latch for \"cM\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cB bc_multiplicador.vhd(66) " "Inferred latch for \"cB\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cA bc_multiplicador.vhd(66) " "Inferred latch for \"cA\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ini bc_multiplicador.vhd(66) " "Inferred latch for \"ini\" at bc_multiplicador.vhd(66)" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655495500405 "|bc_multiplicador"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cB\$latch cA\$latch " "Duplicate LATCH primitive \"cB\$latch\" merged with LATCH primitive \"cA\$latch\"" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655495500774 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cAbit\$latch cBbit\$latch " "Duplicate LATCH primitive \"cAbit\$latch\" merged with LATCH primitive \"cBbit\$latch\"" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655495500774 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1655495500774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pronto\$latch " "Latch pronto\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S1 " "Ports D and ENA on the latch are fed by the same signal state.S1" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ini\$latch " "Latch ini\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S1 " "Ports D and ENA on the latch are fed by the same signal state.S1" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mM\$latch " "Latch mM\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S5 " "Ports D and ENA on the latch are fed by the same signal state.S5" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mMul\$latch " "Latch mMul\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mP\$latch " "Latch mP\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S1 " "Ports D and ENA on the latch are fed by the same signal state.S1" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mMultiplicador\$latch " "Latch mMultiplicador\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S6 " "Ports D and ENA on the latch are fed by the same signal state.S6" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cSaida\$latch " "Latch cSaida\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S7 " "Ports D and ENA on the latch are fed by the same signal state.S7" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cMultiplicando\$latch " "Latch cMultiplicando\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S3 " "Ports D and ENA on the latch are fed by the same signal state.S3" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cA\$latch " "Latch cA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.S1 " "Ports D and ENA on the latch are fed by the same signal state.S1" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655495500775 ""}  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 66 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655495500775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mB GND " "Pin \"mB\" is stuck at GND" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655495500799 "|bc_multiplicador|mB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655495500799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655495500988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655495500988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "multiplicador " "No output dependent on input pin \"multiplicador\"" {  } { { "bc_multiplicador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ula_multiplicador/bc_multiplicador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655495501068 "|bc_multiplicador|multiplicador"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655495501068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655495501068 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655495501068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655495501068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655495501068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655495501078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 16:51:41 2022 " "Processing ended: Fri Jun 17 16:51:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655495501078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655495501078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655495501078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655495501078 ""}
