<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
  <meta name="description" content="">
  <meta name="author" content="">

  <title>William Wang</title>

  <!-- Bootstrap core CSS -->
  <link href="vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">

  <!-- Custom fonts for this template -->
  <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet">
  <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet">
  <link href="vendor/fontawesome-free/css/all.min.css" rel="stylesheet">

  <!-- Custom styles for this template -->
  <link href="css/resume.min.css" rel="stylesheet">

</head>

<body id="page-top">

  <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
    <a class="navbar-brand js-scroll-trigger" href="#page-top">
      <span class="d-block d-lg-none">William Wang</span>
      <span class="d-none d-lg-block">
        <img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="img/profile.jpg" alt="">
      </span>
    </a>
    <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
      <span class="navbar-toggler-icon"></span>
    </button>
    <div class="collapse navbar-collapse" id="navbarSupportedContent">
      <ul class="navbar-nav">
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#about">About</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#experience">Publications</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#education">Patents</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#skills">Talks</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#interests">Interests</a>
        </li>
        <li class="nav-item">
          <a class="nav-link js-scroll-trigger" href="#awards">Services</a>
        </li>
      </ul>
    </div>
  </nav>

  <div class="container-fluid p-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="about">
      <div class="w-100">
        <h1 class="mb-0">William
          <span class="text-primary">Wang</span>
        </h1>
        <div class="subheading mb-5">
          <a href="https://goo.gl/maps/8EbFmp8KmHoha9fQ7">Find me</a>
        </div>
        <p class="lead mb-5"> I'm a researcher at Arm Research in Cambridge, where I lead the systems research on non-volatile memories. My current <a href=pdf/PIRL20.pdf>research</a> focus is on addressing the persistent memory programming challenges with the right architectural and microarchitectural support. </p>
        <div class="social-icons">
          <a href="https://scholar.google.co.uk/citations?user=nJ9OLBoAAAAJ&hl=en&authuser=1">
            <i class="fab fa-google"></i>
          </a>
        </div>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex justify-content-center" id="experience">
      <div class="w-100">
        <h2 class="mb-5">Selected Publications</h2>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/hpca2021.pdf>BBB: Simplifying Persistent Programming using Battery-Backed Buffers</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">HPCA'21, March 2021</span>
          </div>
        </div>

         <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/enssys2020.pdf>Energy-aware HW/SW Co-modeling of Batteryless Wireless
              Sensor Nodes</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ENSsys'20, November 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/isca2020.pdf>Relaxed Persist Ordering Using Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ISCA'20, June 2020</span>
          </div>
        </div>

         <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/ispass2020.pdf>Fused: Closed-loop Performance and Energy Simulation of Embedded Systems</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">ISPASS'20, April 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/nvmw2020.pdf>Hardware Implementation of Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">NVMW'20, March 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/spaa19_paper.pdf>Persistent Atomics for Implementing Durable Lock-Free Data Structures for Non-Volatile Memory</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">SPAA'19, June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/toppicks-19.pdf>Language support for memory persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">IEEE Micro Top Picks, May-June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/dac19.pdf>Efficient State Retention through Paged Memory Management for Reactive Transient Computing</a></h3>
            <div class="subheading mb-3">NVM for IoT</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">DAC'19, June 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/nvmw19.pdf>Strand Persistency</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">NVMW'19, March 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/fast19.pdf>Software Wear Management for Persistent Memories</a></h3>
            <div class="subheading mb-3">Addressing NVM Endurance Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">FAST'19, Feburary 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys18_paper.pdf>Quantifying the performance overheads of PMDK</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
            <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'18, October 2018</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/pldi18.pdf>Persistency for synchronization-free regions</a></h3>
            <div class="subheading mb-3">Addressing NVM Programming Challenges</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">PLDI'18, June 2018</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys17.pdf>Composing lifetime enhancing techniques for non-volatile main memories</a></h3>
            <div class="subheading mb-3">Addressing NVM Endurance Challenges</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'17, October 2017</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/memsys15.pdf>Inefficiencies in the Cache Hierarchy: A Sensitivity Study of Cacheline Size with Mobile Workloads</a></h3>
            <div class="subheading mb-3">Pushing Mobile Performance and Efficiency Boundary</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">MEMSYS'15, October 2015</span>
          </div>
        </div>


        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=pdf/iiswc13.pdf>A structured approach to the simulation, analysis and characterization of smartphone applications</a></h3>
            <div class="subheading mb-3">Pushing Mobile Performance and Efficiency Boundary</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">IISWC'13, September 2013</span>
          </div>
        </div>

      </div>

    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="education">
      <div class="w-100">
        <h2 class="mb-5">Selected Patents</h2>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0">Draining Operation to Cause Store Data to be Written to Persistent Memory</h3>
            <div class="subheading mb-3">Processor Microarchitecture，US17/069,057</div>
              <p> An apparatus comprises a write buffer to buffer store requests issued by the processing circuitry, prior to the store data being written to at least one cache.  Draining circuitry detects a draining trigger event having potential to cause loss of state stored in the at least one cache.  In response to the draining trigger event, the draining circuitry performs a draining operation to identify whether the write buffer buffers any committed store requests requiring persistence, and when the write buffer buffers at least one committed store request requiring persistence, to cause the store data associated with the at least one committed store request to be written to persistent memory. This helps to eliminate barrier instructions from software, simplifying persistent programming and improving performance. </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">October 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0">Draining Operation for Draining Dirty Cache Lines to Persistent Memory</h3>
            <div class="subheading mb-3">Processor Microarchitecture，UK App No. 2014440.8</div>
              <p> An apparatus has processing circuitry with support for transactional memory, and a cache hierarchy comprising at least two levels of cache. In response to a draining trigger event having potential to cause loss of state stored in at least one further level cache beyond a predetermined level cache in which speculative store data generated by a transaction is marked as speculative until the transaction is committed, draining circuitry performs a draining operation to scan a subset of the cache hierarchy to identify dirty cache lines and write data associated with the dirty cache lines to persistent memory. The subset of the cache hierarchy includes the at least one further level cache. In the draining operation, speculative store data marked as speculative in the predetermined level cache is prevented from being drained to the persistent memory. </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">September 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0">Hardware Bitvector Techniques</h3>
            <div class="subheading mb-3">Intermittent Computing，US16/882,402</div>
              <p> Various implementations described herein are related to a device having energy harvesting circuitry that experiences power failures.  The device may include computing circuitry having a processor coupled to the energy harvesting circuitry. The processor may be configured to reduce a number of write operations to a log structure having a hardware bit-vector used by the computing circuitry to boost computational progress even with the power failures. </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">May 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0">Task-Aware Checkpointing for Intermittent Compute</h3>
            <div class="subheading mb-3">Intermittent Computing, UK App No. 2001782.8</div>
              <p> A computer-implemented method comprises generating computer executable code as one or more code portions; detecting a number of processing operations required to reach one or more predetermined stages in execution of each code portion; and associating with each code portion one or more progress indicators, each representing a respective execution stage of the one or more predetermined stages within execution of that code portion.</p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">February 2020</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href="http://appft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&S1=16296507&OS=16296507&RS=16296507">Instruction ordering</a></h3>
            <div class="subheading mb-3">Processor Architecture, US16/296,507</div>
              <p> </p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2019</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=http://appft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PG01&s1=%2216,183,201%22&OS=%2216,183,201%22&RS=%2216,183,201%22>Method and apparatus for implementing lock-free data structures</a></h3>
            <div class="subheading mb-3"> Processor Architecture, US Patent No.: 10,866,890</div>
              <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/66/f4/1e/b7aa1f73f83a4b/US10445238.pdf>Robust Transactional Memory</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, US Patent No.: 10,445,238</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">April 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patentimages.storage.googleapis.com/cf/59/cf/eaebb28fc30280/US20190294364A1.pdf>Energy conservation for memory applications</a></h3>
            <div class="subheading mb-3">Memory System, US15/927,478</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2018</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US20190155750A1>Multi-tier cache placement mechanism</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, US Patent No.: 10,831,678 </div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US20190129633A1>Initialisation of a storage device</a></h3>
            <div class="subheading mb-3">Memory System, US15/798,259</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">October 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10,642,743&OS=10,642,743&RS=10,642,743>Apparatus and method of handling caching of persistent data</a></h3>
            <div class="subheading mb-3">Memory System, US Patent No.: 10,642,743 </div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">June 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://patents.google.com/patent/US20200286557A1>Initialisation of a storage device</a></h3>
            <div class="subheading mb-3">Memory System, PCT/GB2018/050782</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=https://worldwide.espacenet.com/patent/search/family/058682742/publication/GB2560968B?q=pn%3DGB2560968A>Control of refresh operation for memory regions</a></h3>
            <div class="subheading mb-3">Memory System, UK Patent No.: 2560968. US Patent No.: 10,847,204</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">March 2017</span>
          </div>
        </div>

        <div class="resume-item d-flex flex-column flex-md-row justify-content-between mb-5">
          <div class="resume-content">
            <h3 class="mb-0"><a href=http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=10719236&OS=10719236&RS=10719236>Non-volatile buffer for memory operations</a></h3>
            <div class="subheading mb-3">Processor Microarchitecture, Memory System, US Patent No.: 10,719,236</div>
            <p></p>
          </div>
          <div class="resume-date text-md-right">
            <span class="text-primary">November 2015</span>
          </div>
        </div>


      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="skills">
      <div class="w-100">
        <h2 class="mb-5">Talks</h2>

        <div class="subheading mb-3"></div>
        <ul class="fa-ul mb-0">
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="https://youtu.be/8QAuN8CL5Zg">PIRL'20 Keynote </a>: <a href="pdf/PIRL20.pdf">"Architectural Support for Persistent Memory Programming"</a>

            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/isca20_blog.pdf">ISCA'20 Blog: "Relaxed Persist Ordering Using Strand Persistency" </a>
            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/spaa19_talk.pdf">SPAA'19 Talk: "Persistent Atomics for Implementing Durable Lock-free Data Structures for Non-Volatile Memory" </a>
            </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/spaa19_paper.pdf">SPAA'19 Paper: "Persistent Atomics for Implementing Durable Lock-free Data Structures for Non-Volatile Memory"</a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/memsys18_talk.pdf">MEMSYS'18 Talk: "Quantifying the performance overheads of PMDK" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/memsys18_paper.pdf">MEMSYS'18 Paper: "Quantifying the performance overheads of PMDK"</a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mimoics17_talk.pdf">MIMOICS'17 Invited Talk: "Genomics at Arm" </a> and <a href="pdf/sve2-genomics.png"> Bit shuffle ISA ext. in SVE2 for genomics </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mspc14_talk.pdf">MSPC'14 Talk: "DataProf: Exposing Data Movements in the Memory Hierarchy" </a>
          </li>
          <li>
            <i class="fa-li fa fa-check"></i>
            <a href="pdf/mspc14_poster.pdf"> MSPC'14 Poster: "Data Profiler: Exposing Data Movements"</a>
          </li>
        </ul>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="interests">
      <div class="w-100">
        <h2 class="mb-5">Research Interests</h2>
        <p>In addition to architectural and microarchitectural support for persistent memory, I've looked a bit into programming lanaguages and operating systems support for persistent memory, and thought about tackling translation, protection and persistence holistically. Apart from systems research related to non-volatile memory, I've also looked into novel use cases of emerging non-volatile memories, ranging from off-chip to on-chip memory use cases, and from uses as memory to uses as analog computing device for machine learning and bioinformatics. </p>

        <p class="mb-3">Outside of memory, I'm interested in exploring pushing up the boundary between hardware and software, e.g., from ISA to EDGE, just as non-volatile memory shifts up the boundary between volatility and non-volatility from memory/storage to caches/memory. You can find some of my thoughts in this direction in the short <a href="pdf/2020.pdf"> write-up (中文)</a>. </p>

        <p>In the past, I've also led the project on accelerating genomics on Arm, you can find the invited talk that I gave at Cambridge University Computer Laboratory on <a href="pdf/mimoics17_talk.pdf">Genomics at Arm</a>, in which <a href="pdf/sve2-genomics.png"> the bit shuffle ISA extensions </a> were accepted to SVE2, also a short abstract on <a href="pdf/accelerator_abstract.pdf">Hardware Accelerators for Genomic Data Processing</a>. In addition, I've spent a couple of years working on the <a href="https://arxiv.org/pdf/2007.03152.pdf">gem5</a> simulator around 2010, refactoring the memory subsystems and verifying the AArch64 ISA support, alongside many system and CPU studies with the simulator. </p>

        <p class="mb-1">Please <a href="mailto:william.wang at arm.com">get in touch</a> if you are interested in exploring collaboration opportunities.</p>
      </div>
    </section>

    <hr class="m-0">

    <section class="resume-section p-3 p-lg-5 d-flex align-items-center" id="awards">
      <div class="w-100">
        <h2 class="mb-5">Services &amp; Awards</h2>
        <ul class="fa-ul mb-0">
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.snia.org/forums/cmsi/nvmp>Member of SNIA NVM Programming Technical Working Group</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://www.sagestorage.eu/>Consortium member of EU funded project SAGE2</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.hpca-conf.org/2020/program-committee>Program Committee for HPCA 2020</a> </li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://nvmw.ucsd.edu/about>Program Committee for NVMW 2020 and NVMW 2021</a> </li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://www.gem5.org/events/asplos-2017>Organizer of Architectural Exploration with Gem5 Tutorial at ASPLOS 2017</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://taco.acm.org>Reviewer for ACM Transactions on Architecture and Code Optimization (TACO) 2018-19</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.computer.org/csdl/journal/ca>Reviewer for IEEE Computer Architecture Letters 2020 </a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.computer.org/csdl/journal/ec>Reviewer for IEEE Transactions on Emerging Topics in Computing 2020 </a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://www.arm.com/company/events/research-summit>Program Committee and Session Chair for Arm Research Summit 2016-20 </a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=https://akolli.github.io/pubs/lsmp-toppicks19.pdf>IEEE Micro Top Picks 2019</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=pdf/mspc14_award.jpg>Best Poster Award at MSPC'14</a></li>
          <li>
            <i class="fa-li fa fa-trophy text-warning"></i>
            <a href=http://iiswc.org/iiswc2020/committee2020.html>Organizing Committee for IISWC 2020</a></li>
        </ul>
      </div>
    </section>

  </div>

  <!-- Bootstrap core JavaScript -->
  <script src="vendor/jquery/jquery.min.js"></script>
  <script src="vendor/bootstrap/js/bootstrap.bundle.min.js"></script>

  <!-- Plugin JavaScript -->
  <script src="vendor/jquery-easing/jquery.easing.min.js"></script>

  <!-- Custom scripts for this template -->
  <script src="js/resume.min.js"></script>

</body>

</html>
