Analysis & Synthesis report for DE1_SOC_D8M_RTL
Sun Jun 03 16:27:18 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SOC_D8M_RTL|frame_display:frame_controller|ps
 12. State Machine - |DE1_SOC_D8M_RTL|square_convolution:s_convolver|ps
 13. State Machine - |DE1_SOC_D8M_RTL|camera_frame_monitor:cam_monitor|ps
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 22. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
 41. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 42. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 43. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 44. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 62. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 63. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
 64. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
 65. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 66. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 67. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 68. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 69. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
 70. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 71. Source assignments for sld_signaltap:auto_signaltap_0
 72. Source assignments for frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0|altsyncram_66n1:auto_generated
 73. Source assignments for raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0|shift_taps_jjv:auto_generated|altsyncram_35a1:altsyncram5
 74. Source assignments for square_convolution:s_convolver|altshift_taps:buffer_rtl_0|shift_taps_a2v:auto_generated|altsyncram_b5a1:altsyncram5
 75. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 76. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 77. Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component
 78. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 79. Parameter Settings for User Entity Instance: camera_frame_monitor:cam_monitor
 80. Parameter Settings for User Entity Instance: square_convolution:s_convolver
 81. Parameter Settings for User Entity Instance: square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:compare_d3_d2
 82. Parameter Settings for User Entity Instance: square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:compare_d1_d0
 83. Parameter Settings for User Entity Instance: square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:max
 84. Parameter Settings for User Entity Instance: frame_display:frame_controller
 85. Parameter Settings for User Entity Instance: frame_display:frame_controller|video_driver:vga_driver
 86. Parameter Settings for User Entity Instance: frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video
 87. Parameter Settings for User Entity Instance: frame_display:frame_controller|line_cache:line_buf
 88. Parameter Settings for User Entity Instance: Sdram_Control:u7
 89. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 90. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 91. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 92. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 95. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component
 96. Parameter Settings for User Entity Instance: D8M_SET:ccd|D8M_WRITE_COUNTER:u3
 97. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4
 98. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: VGA_Controller_trig:u1
102. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
103. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
104. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
105. Parameter Settings for User Entity Instance: FpsMonitor:uFps
106. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
107. Parameter Settings for Inferred Entity Instance: frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0
108. Parameter Settings for Inferred Entity Instance: raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0
109. Parameter Settings for Inferred Entity Instance: square_convolution:s_convolver|altshift_taps:buffer_rtl_0
110. altpll Parameter Settings by Entity Instance
111. dcfifo Parameter Settings by Entity Instance
112. altsyncram Parameter Settings by Entity Instance
113. altshift_taps Parameter Settings by Entity Instance
114. Port Connectivity Checks: "FpsMonitor:uFps"
115. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"
116. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
117. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
118. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
119. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
120. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
121. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
122. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
123. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
124. Port Connectivity Checks: "FOCUS_ADJ:adl"
125. Port Connectivity Checks: "VGA_Controller_trig:u1"
126. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"
127. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3"
128. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2"
129. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1"
130. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"
131. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4"
132. Port Connectivity Checks: "D8M_SET:ccd|D8M_WRITE_COUNTER:u3"
133. Port Connectivity Checks: "D8M_SET:ccd"
134. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
135. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
136. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"
137. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
138. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
139. Port Connectivity Checks: "Sdram_Control:u7|command:u_command"
140. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
141. Port Connectivity Checks: "Sdram_Control:u7"
142. Port Connectivity Checks: "raw_2_grayscale_filter:gray_filter"
143. Port Connectivity Checks: "frame_display:frame_controller|line_cache:line_buf"
144. Port Connectivity Checks: "frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video"
145. Port Connectivity Checks: "frame_display:frame_controller"
146. Port Connectivity Checks: "square_convolution:s_convolver|comp:max_pool_simple"
147. Port Connectivity Checks: "square_convolution:s_convolver|filter_sel:filters"
148. Port Connectivity Checks: "sdram_pll:u6"
149. Port Connectivity Checks: "pll_test:pll_ref"
150. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
151. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
152. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
153. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
154. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
155. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
156. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
157. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
158. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
159. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
160. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
161. Signal Tap Logic Analyzer Settings
162. Post-Synthesis Netlist Statistics for Top Partition
163. Elapsed Time Per Partition
164. Connections to In-System Debugging Instance "auto_signaltap_0"
165. Analysis & Synthesis Messages
166. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 03 16:27:18 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC_D8M_RTL                             ;
; Top-level Entity Name           ; DE1_SOC_D8M_RTL                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 8458                                        ;
; Total pins                      ; 226                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,058,182                                   ;
; Total DSP Blocks                ; 10                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_D8M_RTL    ; DE1_SOC_D8M_RTL    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; bsg_defines.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/bsg_defines.sv                                                     ;             ;
; bsg_mux.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/bsg_mux.sv                                                         ;             ;
; comp.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/comp.sv                                                            ;             ;
; square_convolution.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv                                              ;             ;
; filter_sel.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/filter_sel.sv                                                      ;             ;
; auto_focus/VGA_READ_COUNTER.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_READ_COUNTER.v                                      ;             ;
; auto_focus/RAW2RGB_L.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/RAW2RGB_L.v                                             ;             ;
; auto_focus/D8M_WRITE_COUNTER.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_WRITE_COUNTER.v                                     ;             ;
; auto_focus/VGA_Param_trig.h                                        ; yes             ; User File                                    ; C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Param_trig.h                                        ;             ;
; auto_focus/VGA_Controller_trig.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v                                   ;             ;
; auto_focus/D8M_SET.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v                                               ;             ;
; V/CLOCK_DELAY.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v                                                    ;             ;
; V/I2C_WRITE_WDATA.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_WDATA.v                                                ;             ;
; V/I2C_WRITE_PTR.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_PTR.v                                                  ;             ;
; V/I2C_RESET_DELAY.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_RESET_DELAY.v                                                ;             ;
; V/I2C_READ_DATA.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v                                                  ;             ;
; V/pll_test.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/zjc19/Desktop/EE526/526_conv/V/pll_test.v                                                       ;             ;
; V/RESET_DELAY.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/RESET_DELAY.v                                                    ;             ;
; V/CLOCKMEM.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCKMEM.v                                                       ;             ;
; V/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/zjc19/Desktop/EE526/526_conv/V/sdram_pll.v                                                      ; sdram_pll   ;
; V/FpsMonitor.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V/FpsMonitor.v                                                     ;             ;
; V_D8M/RAW_RGB_BIN.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/RAW_RGB_BIN.v                                                ;             ;
; V_D8M/MIPI_CAMERA_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ;             ;
; V_D8M/Line_Buffer_J.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v                                              ;             ;
; V_D8M/int_line.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/int_line.v                                                   ;             ;
; V_Auto/VCM_I2C.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v                                                   ;             ;
; V_Auto/VCM_CTRL_P.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_CTRL_P.v                                                ;             ;
; V_Auto/MODIFY_SYNC.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/MODIFY_SYNC.v                                               ;             ;
; V_Auto/LCD_COUNTER.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/LCD_COUNTER.v                                               ;             ;
; V_Auto/I2C_DELAY.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/I2C_DELAY.v                                                 ;             ;
; V_Auto/FOCUS_ADJ.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v                                                 ;             ;
; V_Auto/F_VCM.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v                                                     ;             ;
; V_Auto/AUTO_SYNC_MODIFY.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_SYNC_MODIFY.v                                          ;             ;
; V_Auto/AUTO_FOCUS_ON.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_FOCUS_ON.v                                             ;             ;
; V_Sdram_Control/Sdram_WR_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_WR_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_RD_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_RD_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_Params.h                                     ; yes             ; User File                                    ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Params.h                                     ;             ;
; V_Sdram_Control/Sdram_Control.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v                                    ;             ;
; V_Sdram_Control/sdr_data_path.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/sdr_data_path.v                                    ;             ;
; V_Sdram_Control/control_interface.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/control_interface.v                                ;             ;
; V_Sdram_Control/command.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/command.v                                          ;             ;
; DE1_SOC_D8M_RTL.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v                                                  ;             ;
; camera_frame_monitor.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/camera_frame_monitor.sv                                            ;             ;
; line_cache.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/line_cache.sv                                                      ;             ;
; video_driver.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/video_driver.sv                                                    ;             ;
; altera_up_avalon_video_vga_timing.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/zjc19/Desktop/EE526/526_conv/altera_up_avalon_video_vga_timing.v                                ;             ;
; frame_display.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv                                                   ;             ;
; raw_2_grayscale_filter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/zjc19/Desktop/EE526/526_conv/raw_2_grayscale_filter.sv                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;             ;
; db/pll_test_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/pll_test_altpll.v                                               ;             ;
; db/sdram_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/sdram_pll_altpll.v                                              ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                 ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                      ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                    ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                       ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                   ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                               ;             ;
; db/dcfifo_kkp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf                                                 ;             ;
; db/a_gray2bin_pab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/a_gray2bin_pab.tdf                                              ;             ;
; db/a_graycounter_ov6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/a_graycounter_ov6.tdf                                           ;             ;
; db/a_graycounter_kdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/a_graycounter_kdc.tdf                                           ;             ;
; db/altsyncram_f1b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf                                             ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_fpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_fpl.tdf                                          ;             ;
; db/dffpipe_0f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_0f9.tdf                                                 ;             ;
; db/alt_synch_pipe_gpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_gpl.tdf                                          ;             ;
; db/dffpipe_1f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_1f9.tdf                                                 ;             ;
; db/cmpr_uu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_uu5.tdf                                                    ;             ;
; db/cmpr_tu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_tu5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/mux_5r7.tdf                                                     ;             ;
; db/dcfifo_7lp1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_7lp1.tdf                                                 ;             ;
; db/alt_synch_pipe_hpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_hpl.tdf                                          ;             ;
; db/dffpipe_2f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_2f9.tdf                                                 ;             ;
; db/alt_synch_pipe_ipl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_ipl.tdf                                          ;             ;
; db/dffpipe_3f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_3f9.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; db/altsyncram_6lq1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                     ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                      ;             ;
; db/sld_ela_trigger_flow_sel_ig41.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/sld_ela_trigger_flow_sel_ig41.tdf                               ;             ;
; db/sld_reserved_de1_soc_d8m_rtl_auto_signaltap_0_flow_mgr_aaea.v   ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/zjc19/Desktop/EE526/526_conv/db/sld_reserved_de1_soc_d8m_rtl_auto_signaltap_0_flow_mgr_aaea.v   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                            ;             ;
; db/altsyncram_0o84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_0o84.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/decode_5la.tdf                                                  ;             ;
; db/mux_hib.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/mux_hib.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                      ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                        ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                           ;             ;
; db/cntr_hai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_hai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/sld015eeb33/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
; db/altsyncram_66n1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_66n1.tdf                                             ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                 ;             ;
; db/shift_taps_jjv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/shift_taps_jjv.tdf                                              ;             ;
; db/altsyncram_35a1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_35a1.tdf                                             ;             ;
; db/cntr_mmf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_mmf.tdf                                                    ;             ;
; db/cmpr_pac.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_pac.tdf                                                    ;             ;
; db/shift_taps_a2v.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/shift_taps_a2v.tdf                                              ;             ;
; db/altsyncram_b5a1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_b5a1.tdf                                             ;             ;
; db/cntr_kmf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_kmf.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5732           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 5664           ;
;     -- 7 input functions                    ; 222            ;
;     -- 6 input functions                    ; 1942           ;
;     -- 5 input functions                    ; 525            ;
;     -- 4 input functions                    ; 497            ;
;     -- <=3 input functions                  ; 2478           ;
;                                             ;                ;
; Dedicated logic registers                   ; 8458           ;
;                                             ;                ;
; I/O pins                                    ; 226            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2058182        ;
;                                             ;                ;
; Total DSP Blocks                            ; 10             ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 5171           ;
; Total fan-out                               ; 59985          ;
; Average fan-out                             ; 4.00           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; |DE1_SOC_D8M_RTL                                                                                                                        ; 5664 (11)           ; 8458 (0)                  ; 2058182           ; 10         ; 226  ; 0            ; |DE1_SOC_D8M_RTL                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE1_SOC_D8M_RTL                                                           ; work         ;
;    |AUTO_FOCUS_ON:vd|                                                                                                                   ; 40 (40)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd                                                                                                                                                                                                                                                                                                                                                                                                                         ; AUTO_FOCUS_ON                                                             ; work         ;
;    |CLOCK_DELAY:del1|                                                                                                                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|CLOCK_DELAY:del1                                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_DELAY                                                               ; work         ;
;    |FOCUS_ADJ:adl|                                                                                                                      ; 681 (0)             ; 496 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl                                                                                                                                                                                                                                                                                                                                                                                                                            ; FOCUS_ADJ                                                                 ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                                                                                                             ; 70 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                                                                                                                                                                                                                                        ; AUTO_SYNC_MODIFY                                                          ; work         ;
;          |MODIFY_SYNC:hs|                                                                                                               ; 35 (35)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                                                                                                                                                                                                                                         ; MODIFY_SYNC                                                               ; work         ;
;          |MODIFY_SYNC:vs|                                                                                                               ; 35 (35)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                                                                                                                                                                                                                                         ; MODIFY_SYNC                                                               ; work         ;
;       |I2C_DELAY:i2c|                                                                                                                   ; 38 (38)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_DELAY                                                                 ; work         ;
;       |LCD_COUNTER:cv1|                                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                                                                                                                                                                                                                                            ; LCD_COUNTER                                                               ; work         ;
;       |VCM_CTRL_P:pp|                                                                                                                   ; 201 (98)            ; 157 (132)                 ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                                                                                                                                                                                                                              ; VCM_CTRL_P                                                                ; work         ;
;          |F_VCM:f|                                                                                                                      ; 103 (103)           ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                                                                                                                                                                                                                                      ; F_VCM                                                                     ; work         ;
;       |VCM_I2C:i2c2|                                                                                                                    ; 371 (148)           ; 205 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                                                                                                                                               ; VCM_I2C                                                                   ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                                                                                                                   ; CLOCKMEM                                                                  ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 69 (69)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                                                                                                              ; I2C_READ_DATA                                                             ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 71 (71)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                                                                                                                             ; I2C_WRITE_PTR                                                             ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                                                                                           ; I2C_WRITE_WDATA                                                           ; work         ;
;    |FpsMonitor:uFps|                                                                                                                    ; 66 (66)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|FpsMonitor:uFps                                                                                                                                                                                                                                                                                                                                                                                                                          ; FpsMonitor                                                                ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 1278 (1)            ; 436 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                                                                                                                           ; MIPI_BRIDGE_CAMERA_Config                                                 ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 384 (195)           ; 199 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                                                                                                                   ; MIPI_BRIDGE_CONFIG                                                        ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                                                                                       ; CLOCKMEM                                                                  ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 65 (65)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                                                                                  ; I2C_READ_DATA                                                             ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 66 (66)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                                                                                                 ; I2C_WRITE_PTR                                                             ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                                                               ; I2C_WRITE_WDATA                                                           ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 893 (706)           ; 237 (124)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                                                                                                                  ; MIPI_CAMERA_CONFIG                                                        ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                                                                                      ; CLOCKMEM                                                                  ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 66 (66)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                                                                                 ; I2C_READ_DATA                                                             ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 68 (68)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                                                                                                ; I2C_WRITE_PTR                                                             ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                                                              ; I2C_WRITE_WDATA                                                           ; work         ;
;    |RESET_DELAY:u2|                                                                                                                     ; 52 (52)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|RESET_DELAY:u2                                                                                                                                                                                                                                                                                                                                                                                                                           ; RESET_DELAY                                                               ; work         ;
;    |Sdram_Control:u7|                                                                                                                   ; 679 (181)           ; 1330 (138)                ; 55296             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                                                                                                                         ; Sdram_Control                                                             ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 91 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                                                                                                              ; Sdram_RD_FIFO                                                             ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 91 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                                                                    ; work         ;
;             |dcfifo_7lp1:auto_generated|                                                                                                ; 91 (16)             ; 272 (48)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                                                                                                                                                                                                                                           ; dcfifo_7lp1                                                               ; work         ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                           ; a_gray2bin_pab                                                            ; work         ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                           ; a_gray2bin_pab                                                            ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                               ; a_graycounter_kdc                                                         ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                               ; a_graycounter_ov6                                                         ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_hpl                                                        ; work         ;
;                   |dffpipe_2f9:dffpipe5|                                                                                                ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                                                                                                                                                                                                                                           ; dffpipe_2f9                                                               ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_ipl                                                        ; work         ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                                                                                                                          ; dffpipe_3f9                                                               ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                                                                                                                  ; altsyncram_f1b1                                                           ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                                               ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                                               ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                             ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                             ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                                                      ; 95 (0)              ; 272 (0)                   ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                                                                                                                              ; Sdram_RD_FIFO                                                             ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 95 (0)              ; 272 (0)                   ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                                                                    ; work         ;
;             |dcfifo_7lp1:auto_generated|                                                                                                ; 95 (16)             ; 272 (48)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated                                                                                                                                                                                                                                                                                                                                           ; dcfifo_7lp1                                                               ; work         ;
;                |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                           ; a_gray2bin_pab                                                            ; work         ;
;                |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                           ; a_gray2bin_pab                                                            ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                               ; a_graycounter_kdc                                                         ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                               ; a_graycounter_ov6                                                         ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_hpl                                                        ; work         ;
;                   |dffpipe_2f9:dffpipe5|                                                                                                ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                                                                                                                                                                                                                                           ; dffpipe_2f9                                                               ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_ipl                                                        ; work         ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                                                                                                                          ; dffpipe_3f9                                                               ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                                                                                                                  ; altsyncram_f1b1                                                           ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                                               ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                        ; dffpipe_pe9                                                               ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                             ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                             ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 92 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; Sdram_WR_FIFO                                                             ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 92 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo                                                                    ; work         ;
;             |dcfifo_kkp1:auto_generated|                                                                                                ; 92 (15)             ; 272 (48)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated                                                                                                                                                                                                                                                                                                                                          ; dcfifo_kkp1                                                               ; work         ;
;                |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                          ; a_gray2bin_pab                                                            ; work         ;
;                |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                          ; a_gray2bin_pab                                                            ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                              ; a_graycounter_kdc                                                         ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                              ; a_graycounter_ov6                                                         ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                                                                                                               ; alt_synch_pipe_fpl                                                        ; work         ;
;                   |dffpipe_0f9:dffpipe13|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                                                                                                                                                                                                                                         ; dffpipe_0f9                                                               ; work         ;
;                |alt_synch_pipe_gpl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                                                                                                                                                                                               ; alt_synch_pipe_gpl                                                        ; work         ;
;                   |dffpipe_1f9:dffpipe22|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22                                                                                                                                                                                                                                                                                         ; dffpipe_1f9                                                               ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                                                                                                                 ; altsyncram_f1b1                                                           ; work         ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                                                                       ; dffpipe_pe9                                                               ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                                                                       ; dffpipe_pe9                                                               ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                           ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                           ; mux_5r7                                                                   ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                                                     ; 93 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; Sdram_WR_FIFO                                                             ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 93 (0)              ; 272 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo                                                                    ; work         ;
;             |dcfifo_kkp1:auto_generated|                                                                                                ; 93 (16)             ; 272 (48)                  ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated                                                                                                                                                                                                                                                                                                                                          ; dcfifo_kkp1                                                               ; work         ;
;                |a_gray2bin_pab:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                          ; a_gray2bin_pab                                                            ; work         ;
;                |a_gray2bin_pab:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                          ; a_gray2bin_pab                                                            ; work         ;
;                |a_graycounter_kdc:wrptr_g1p|                                                                                            ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                                                              ; a_graycounter_kdc                                                         ; work         ;
;                |a_graycounter_ov6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                                                              ; a_graycounter_ov6                                                         ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                                                                                                               ; alt_synch_pipe_fpl                                                        ; work         ;
;                   |dffpipe_0f9:dffpipe13|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                                                                                                                                                                                                                                         ; dffpipe_0f9                                                               ; work         ;
;                |alt_synch_pipe_gpl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                                                                                                                                                                                               ; alt_synch_pipe_gpl                                                        ; work         ;
;                   |dffpipe_1f9:dffpipe22|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22                                                                                                                                                                                                                                                                                         ; dffpipe_1f9                                                               ; work         ;
;                |altsyncram_f1b1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram                                                                                                                                                                                                                                                                                                                 ; altsyncram_f1b1                                                           ; work         ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                                                                                                                       ; dffpipe_pe9                                                               ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                                                                                                                       ; dffpipe_pe9                                                               ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                            ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                           ; mux_5r7                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                           ; mux_5r7                                                                   ; work         ;
;       |command:u_command|                                                                                                               ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                                                                                                                       ; command                                                                   ; work         ;
;       |control_interface:u_control_interface|                                                                                           ; 73 (73)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                                                                                                                   ; control_interface                                                         ; work         ;
;    |camera_frame_monitor:cam_monitor|                                                                                                   ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|camera_frame_monitor:cam_monitor                                                                                                                                                                                                                                                                                                                                                                                                         ; camera_frame_monitor                                                      ; work         ;
;    |frame_display:frame_controller|                                                                                                     ; 2130 (24)           ; 3986 (32)                 ; 3840              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|frame_display:frame_controller                                                                                                                                                                                                                                                                                                                                                                                                           ; frame_display                                                             ; work         ;
;       |line_cache:line_buf|                                                                                                             ; 1951 (1951)         ; 3840 (3840)               ; 3840              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|line_cache:line_buf                                                                                                                                                                                                                                                                                                                                                                                       ; line_cache                                                                ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                                ; work         ;
;             |altsyncram_66n1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0|altsyncram_66n1:auto_generated                                                                                                                                                                                                                                                                                                                                   ; altsyncram_66n1                                                           ; work         ;
;       |video_driver:vga_driver|                                                                                                         ; 155 (87)            ; 114 (65)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver                                                                                                                                                                                                                                                                                                                                                                                   ; video_driver                                                              ; work         ;
;          |altera_up_avalon_video_vga_timing:video|                                                                                      ; 68 (68)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video                                                                                                                                                                                                                                                                                                                                           ; altera_up_avalon_video_vga_timing                                         ; work         ;
;    |pll_test:pll_ref|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref                                                                                                                                                                                                                                                                                                                                                                                                                         ; pll_test                                                                  ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                 ; altpll                                                                    ; work         ;
;          |pll_test_altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; pll_test_altpll                                                           ; work         ;
;    |raw_2_grayscale_filter:gray_filter|                                                                                                 ; 52 (24)             ; 50 (30)                   ; 6390              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|raw_2_grayscale_filter:gray_filter                                                                                                                                                                                                                                                                                                                                                                                                       ; raw_2_grayscale_filter                                                    ; work         ;
;       |altshift_taps:buffer_rtl_0|                                                                                                      ; 28 (0)              ; 20 (0)                    ; 6390              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; altshift_taps                                                             ; work         ;
;          |shift_taps_jjv:auto_generated|                                                                                                ; 28 (16)             ; 20 (10)                   ; 6390              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0|shift_taps_jjv:auto_generated                                                                                                                                                                                                                                                                                                                                              ; shift_taps_jjv                                                            ; work         ;
;             |altsyncram_35a1:altsyncram5|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6390              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0|shift_taps_jjv:auto_generated|altsyncram_35a1:altsyncram5                                                                                                                                                                                                                                                                                                                  ; altsyncram_35a1                                                           ; work         ;
;             |cntr_mmf:cntr1|                                                                                                            ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0|shift_taps_jjv:auto_generated|cntr_mmf:cntr1                                                                                                                                                                                                                                                                                                                               ; cntr_mmf                                                                  ; work         ;
;    |sdram_pll:u6|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6                                                                                                                                                                                                                                                                                                                                                                                                                             ; sdram_pll                                                                 ; sdram_pll    ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                     ; altpll                                                                    ; work         ;
;          |sdram_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; sdram_pll_altpll                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                      ; alt_sld_fab                                                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                                         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                         ; sld_jtag_hub                                                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                 ; sld_rom_sr                                                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                               ; sld_shadow_jsm                                                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 370 (2)             ; 1677 (243)                ; 1982464           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                           ; sld_signaltap                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 368 (0)             ; 1434 (0)                  ; 1982464           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                                                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 368 (69)            ; 1434 (572)                ; 1982464           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                              ; sld_signaltap_implb                                                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                               ; altdpram                                                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                           ; lpm_decode                                                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                                 ; decode_vnf                                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 1982464           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                              ; altsyncram                                                                ; work         ;
;                |altsyncram_0o84:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1982464           ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0o84:auto_generated                                                                                                                                                                                                                                               ; altsyncram_0o84                                                           ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0o84:auto_generated|decode_5la:decode2                                                                                                                                                                                                                            ; decode_5la                                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                               ; lpm_shiftreg                                                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                 ; lpm_shiftreg                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                      ; serial_crc_16                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                   ; sld_buffer_manager                                                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 7 (2)               ; 422 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                  ; sld_ela_control                                                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                          ; lpm_shiftreg                                                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 363 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                           ; sld_ela_basic_multi_level_trigger                                         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 363 (363)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                ; lpm_shiftreg                                                              ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 4 (0)               ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                  ; sld_ela_trigger_flow_sel                                                  ; work         ;
;                   |sld_ela_trigger_flow_sel_ig41:auto_generated|                                                                        ; 4 (0)               ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated                                                                                                                                                                                     ; sld_ela_trigger_flow_sel_ig41                                             ; work         ;
;                      |sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|                                            ; 4 (4)               ; 51 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1                                                                                                               ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea               ; work         ;
;                         |sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_0|                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_0                  ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18      ; work         ;
;                         |sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_1|                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_1                  ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18      ; work         ;
;                         |sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_2|                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_2                  ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18      ; work         ;
;                         |sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c1_init_val| ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c1_init_val ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7 ; work         ;
;                         |sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c2_init_val| ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c2_init_val ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7 ; work         ;
;                         |sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c3_init_val| ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c3_init_val ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7 ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                                                                                                ; sld_mbpmg                                                                 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                          ; sld_sbpmg                                                                 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 167 (12)            ; 206 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                             ; sld_offload_buffer_mgr                                                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                   ; lpm_counter                                                               ; work         ;
;                   |cntr_hai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hai:auto_generated                                                                                                                                                           ; cntr_hai                                                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                            ; lpm_counter                                                               ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                                                                                                                    ; cntr_t3j                                                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                  ; lpm_counter                                                               ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_79i:auto_generated                                                                                                                                                                          ; cntr_79i                                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                     ; lpm_counter                                                               ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                             ; cntr_kri                                                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                            ; lpm_shiftreg                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 121 (121)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                             ; lpm_shiftreg                                                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                          ; lpm_shiftreg                                                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                        ; sld_rom_sr                                                                ; work         ;
;    |square_convolution:s_convolver|                                                                                                     ; 201 (146)           ; 275 (180)                 ; 10192             ; 8          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver                                                                                                                                                                                                                                                                                                                                                                                                           ; square_convolution                                                        ; work         ;
;       |altshift_taps:buffer_rtl_0|                                                                                                      ; 29 (0)              ; 20 (0)                    ; 10192             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|altshift_taps:buffer_rtl_0                                                                                                                                                                                                                                                                                                                                                                                ; altshift_taps                                                             ; work         ;
;          |shift_taps_a2v:auto_generated|                                                                                                ; 29 (17)             ; 20 (10)                   ; 10192             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|altshift_taps:buffer_rtl_0|shift_taps_a2v:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; shift_taps_a2v                                                            ; work         ;
;             |altsyncram_b5a1:altsyncram5|                                                                                               ; 0 (0)               ; 0 (0)                     ; 10192             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|altshift_taps:buffer_rtl_0|shift_taps_a2v:auto_generated|altsyncram_b5a1:altsyncram5                                                                                                                                                                                                                                                                                                                      ; altsyncram_b5a1                                                           ; work         ;
;             |cntr_kmf:cntr1|                                                                                                            ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|altshift_taps:buffer_rtl_0|shift_taps_a2v:auto_generated|cntr_kmf:cntr1                                                                                                                                                                                                                                                                                                                                   ; cntr_kmf                                                                  ; work         ;
;       |comp:max_pool_simple|                                                                                                            ; 21 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|comp:max_pool_simple                                                                                                                                                                                                                                                                                                                                                                                      ; comp                                                                      ; work         ;
;          |bsg_mux:compare_d1_d0|                                                                                                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:compare_d1_d0                                                                                                                                                                                                                                                                                                                                                                ; bsg_mux                                                                   ; work         ;
;       |filter_sel:filters|                                                                                                              ; 5 (5)               ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|filter_sel:filters                                                                                                                                                                                                                                                                                                                                                                                        ; filter_sel                                                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None ;
; frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0|altsyncram_66n1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120    ; None ;
; raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0|shift_taps_jjv:auto_generated|altsyncram_35a1:altsyncram5|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 639          ; 10           ; 639          ; 10           ; 6390    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0o84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 121          ; 16384        ; 121          ; 1982464 ; None ;
; square_convolution:s_convolver|altshift_taps:buffer_rtl_0|shift_taps_a2v:auto_generated|altsyncram_b5a1:altsyncram5|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 637          ; 16           ; 637          ; 16           ; 10192   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 18x18 plus 36         ; 8           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 10          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 4           ;
; Fixed Point Mixed Sign Multiplier ; 8           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1                                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c1_init_val ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c2_init_val ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7:config_resource_counter_c3_init_val ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_0                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_1                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ig41:auto_generated|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea:mgl_prim1|sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18:counter_resource_inst_2                  ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|frame_display:frame_controller|ps ;
+----------+----------+-------+--------------------------------------+
; Name     ; ps.WRITE ; ps.GO ; ps.WAIT                              ;
+----------+----------+-------+--------------------------------------+
; ps.WRITE ; 0        ; 0     ; 0                                    ;
; ps.WAIT  ; 1        ; 0     ; 1                                    ;
; ps.GO    ; 1        ; 1     ; 0                                    ;
+----------+----------+-------+--------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|square_convolution:s_convolver|ps ;
+----------+---------+------+--------+-------------------------------+
; Name     ; ps.STOP ; ps.W ; ps.R_W ; ps.DELAY                      ;
+----------+---------+------+--------+-------------------------------+
; ps.DELAY ; 0       ; 0    ; 0      ; 0                             ;
; ps.R_W   ; 0       ; 0    ; 1      ; 1                             ;
; ps.W     ; 0       ; 1    ; 0      ; 1                             ;
; ps.STOP  ; 1       ; 0    ; 0      ; 1                             ;
+----------+---------+------+--------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_RTL|camera_frame_monitor:cam_monitor|ps ;
+----------+--------+--------+-----------------------------------------+
; Name     ; ps.SOF ; ps.EOF ; ps.RESET                                ;
+----------+--------+--------+-----------------------------------------+
; ps.RESET ; 0      ; 0      ; 0                                       ;
; ps.SOF   ; 1      ; 0      ; 1                                       ;
; ps.EOF   ; 0      ; 1      ; 1                                       ;
+----------+--------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 764                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                            ; Stuck at VCC due to stuck port data_in                                                          ;
; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|WR[0,1]                                                                              ; Stuck at GND due to stuck port clear                                                            ;
; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|pre_CCD_LVAL                                                                         ; Lost fanout                                                                                     ;
; Sdram_Control:u7|SA[12]                                                                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|vga_blue[0,1]                   ; Stuck at GND due to stuck port data_in                                                          ;
; frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|vga_green[0,1]                  ; Stuck at GND due to stuck port data_in                                                          ;
; frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|vga_red[0,1]                    ; Stuck at GND due to stuck port data_in                                                          ;
; square_convolution:s_convolver|filter_sel:filters|filter[1][1][8]                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; square_convolution:s_convolver|filter_sel:filters|filter[1][1][7]                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; square_convolution:s_convolver|filter_sel:filters|filter[1][1][6]                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; square_convolution:s_convolver|filter_sel:filters|filter[1][1][5]                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; square_convolution:s_convolver|filter_sel:filters|filter[1][1][4]                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; square_convolution:s_convolver|filter_sel:filters|filter[1][1][1]                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                               ; Stuck at VCC due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                                                   ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                     ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                                                      ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                         ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                        ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]  ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                       ;
; frame_display:frame_controller|video_driver:vga_driver|gout[0]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[0]                      ;
; frame_display:frame_controller|video_driver:vga_driver|rout[0]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[0]                      ;
; frame_display:frame_controller|video_driver:vga_driver|gout[1]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[1]                      ;
; frame_display:frame_controller|video_driver:vga_driver|rout[1]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[1]                      ;
; frame_display:frame_controller|video_driver:vga_driver|gout[2]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[2]                      ;
; frame_display:frame_controller|video_driver:vga_driver|rout[2]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[2]                      ;
; frame_display:frame_controller|video_driver:vga_driver|gout[3]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[3]                      ;
; frame_display:frame_controller|video_driver:vga_driver|rout[3]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[3]                      ;
; frame_display:frame_controller|video_driver:vga_driver|gout[4]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[4]                      ;
; frame_display:frame_controller|video_driver:vga_driver|rout[4]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[4]                      ;
; frame_display:frame_controller|video_driver:vga_driver|gout[5]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[5]                      ;
; frame_display:frame_controller|video_driver:vga_driver|rout[5]                                                                 ; Merged with frame_display:frame_controller|video_driver:vga_driver|bout[5]                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]                                              ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]                                                 ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]        ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                                                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                                                           ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3] ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                      ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                                          ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                                     ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[0]                                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD0[0..9]                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[1..9]                                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|G[2..9]                                                                               ; Lost fanout                                                                                     ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|R[2..8]                                                                               ; Lost fanout                                                                                     ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|B[2..9]                                                                               ; Lost fanout                                                                                     ;
; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[13..15]                                                                                  ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[1..15]                                                                                     ; Merged with FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[0]                                              ;
; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[1..12]                                                                                   ; Merged with D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[0]                                            ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CEN[2..15]                                                                                     ; Merged with FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CEN[1]                                              ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|R[9]                                                                                  ; Lost fanout                                                                                     ;
; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[0]                                                                                       ; Lost fanout                                                                                     ;
; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_FVAL                                                                                      ; Lost fanout                                                                                     ;
; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_LVAL                                                                                      ; Lost fanout                                                                                     ;
; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_Cont[0..15]                                                                                 ; Lost fanout                                                                                     ;
; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Y_Cont[0..15]                                                                                 ; Lost fanout                                                                                     ;
; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[0..15]                                                                               ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rWR1_ADDR[0..7]                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rWR2_ADDR[0..7]                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD1_ADDR[0..7]                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD2_ADDR[1..7]                                                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|mLENGTH[0..7,9,10]                                                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|rRD2_ADDR[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                        ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                   ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CEN[1]                                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|mADDR[0..7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..7]                                                             ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[1..15]                                                                                     ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|ACTIV_C                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[0..15]                                                                                     ; Lost fanout                                                                                     ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rHS                                                                                              ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                            ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                          ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                          ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                       ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                           ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                              ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                               ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                            ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                         ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                             ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                                                                 ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                              ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                              ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                 ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                           ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                             ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                              ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]                                               ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                 ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                  ; Stuck at GND due to stuck port clock_enable                                                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                         ; Stuck at GND due to stuck port clock                                                            ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                      ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                          ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; square_convolution:s_convolver|ps~2                                                                                            ; Lost fanout                                                                                     ;
; square_convolution:s_convolver|ps~3                                                                                            ; Lost fanout                                                                                     ;
; frame_display:frame_controller|temp_buf[6]                                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~6                                                                       ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1030                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~70                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1094                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~518                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1542                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~582                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1606                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~262                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1286                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~326                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1350                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~774                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1798                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~838                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1862                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~14                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1038                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~78                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1102                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~526                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1550                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~590                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1614                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~270                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1294                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~334                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1358                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~782                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1806                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~846                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1870                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~134                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~646                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~198                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~710                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1158                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1670                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1222                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1734                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~390                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~902                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~454                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~966                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1414                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1926                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1478                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1990                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~142                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~206                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~398                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~462                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1166                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1230                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1422                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1486                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~654                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~718                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~910                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~974                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1678                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1742                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1934                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1998                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~38                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~550                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~166                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~678                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1062                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1574                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1190                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1702                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~102                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~614                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~230                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~742                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1126                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1638                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1254                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1766                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~46                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1070                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~174                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1198                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~558                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1582                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~686                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1710                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~110                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1134                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~238                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1262                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~622                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1646                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~750                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1774                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~294                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~422                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~358                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~486                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1318                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1446                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1382                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1510                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~806                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~934                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~870                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~998                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1830                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1958                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1894                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2022                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~302                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~814                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~430                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~942                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1326                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1838                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1454                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1966                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~366                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~878                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~494                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1006                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1390                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1902                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1518                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2030                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~22                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~278                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~86                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~342                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1046                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1302                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1110                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1366                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~150                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~406                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~214                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~470                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1174                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1430                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1238                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1494                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~30                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~286                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~158                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~414                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1054                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1310                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1182                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1438                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~94                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~350                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~222                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~478                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1118                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1374                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1246                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1502                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~534                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1558                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~790                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1814                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~598                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1622                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~854                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1878                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~662                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1686                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~918                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1942                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~726                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1750                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~982                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2006                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~542                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~606                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~798                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~862                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1566                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1630                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1822                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1886                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~670                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~734                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~926                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~990                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1694                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1758                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1950                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2014                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~54                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~566                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~182                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~694                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~310                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~822                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~438                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~950                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~118                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~630                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~246                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~758                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~374                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~886                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~502                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1014                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~62                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~574                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~126                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~638                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~318                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~830                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~382                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~894                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~190                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~702                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~254                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~766                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~446                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~958                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~510                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1022                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1078                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1590                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1334                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1846                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1142                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1654                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1398                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1910                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1206                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1718                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1462                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1974                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1270                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1782                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1526                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2038                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1086                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1598                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1214                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1726                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1342                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1854                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1470                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1982                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1150                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1662                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1278                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1790                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1406                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1918                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1534                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2046                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2054                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2062                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3078                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3086                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2566                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2574                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3590                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3598                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2310                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2318                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3334                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3342                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2822                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2830                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3846                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3854                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2118                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2126                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3142                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3150                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2630                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2638                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3654                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3662                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2374                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2382                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3398                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3406                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2886                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2894                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3910                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3918                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2182                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2190                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3206                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3214                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2694                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2702                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3718                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3726                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2438                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2446                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3462                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3470                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2950                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2958                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3974                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3982                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2246                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2254                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3270                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3278                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2758                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2766                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3782                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3790                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2502                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2510                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3526                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3534                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3014                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3022                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4038                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4046                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2086                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2094                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2150                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2158                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3110                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3118                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3174                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3182                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2214                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2222                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2278                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2286                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3238                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3246                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3302                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3310                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2342                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2350                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2470                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2478                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3366                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3374                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3494                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3502                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2406                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2414                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2534                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2542                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3430                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3438                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3558                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3566                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2598                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2606                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2662                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2670                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3622                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3630                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3686                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3694                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2726                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2734                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2790                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2798                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3750                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3758                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3814                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3822                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2854                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2862                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2982                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2990                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3878                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3886                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4006                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4014                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2918                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2926                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3046                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3054                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3942                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3950                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4070                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4078                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2070                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2582                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2326                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2838                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2134                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2646                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2390                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2902                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2198                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2710                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2454                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2966                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2262                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2774                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2518                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3030                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2078                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2142                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2334                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2398                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2590                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2654                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2846                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2910                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2206                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2270                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2462                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2526                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2718                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2782                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2974                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3038                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3094                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3606                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3350                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3862                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3158                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3670                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3414                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3926                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3222                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3734                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3478                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3990                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3286                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3798                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3542                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4054                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3102                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3614                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3230                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3742                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3358                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3870                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3486                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3998                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3166                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3678                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3294                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3806                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3422                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3934                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3550                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4062                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2102                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2110                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3126                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3134                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2614                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2622                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3638                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3646                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2358                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2366                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3382                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3390                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2870                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2878                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3894                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3902                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2166                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2174                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3190                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3198                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2678                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2686                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3702                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3710                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2422                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2430                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3446                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3454                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2934                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2942                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3958                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3966                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2230                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2238                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3254                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3262                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2742                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2750                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3766                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3774                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2486                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2494                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3510                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3518                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2998                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3006                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4022                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4030                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2294                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2302                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2550                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2558                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3318                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3326                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3574                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3582                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2806                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2814                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3062                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3070                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3830                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3838                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4086                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4094                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|temp_buf[7]                                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~7                                                                       ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~15                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~71                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~79                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1031                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1039                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1095                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1103                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~135                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~143                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~199                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~207                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1159                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1167                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1223                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1231                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~519                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~527                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~583                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~591                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1543                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1551                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1607                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1615                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~647                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~655                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~711                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~719                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1671                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1679                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1735                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1743                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~263                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~271                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~391                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~399                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1287                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1295                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1415                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1423                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~327                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~335                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~455                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~463                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1351                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1359                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1479                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1487                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~775                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~783                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~903                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~911                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1799                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1807                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1927                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1935                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~839                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~847                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~967                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~975                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1863                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1871                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1991                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1999                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~39                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~551                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~295                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~807                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~103                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~615                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~359                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~871                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~167                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~679                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~423                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~935                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~231                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~743                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~487                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~999                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~47                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~559                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~111                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~623                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~303                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~815                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~367                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~879                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~175                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~687                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~239                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~751                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~431                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~943                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~495                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1007                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1063                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1575                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1319                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1831                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1127                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1639                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1383                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1895                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1191                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1703                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1447                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1959                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1255                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1767                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1511                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2023                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1071                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1135                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1199                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1263                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1583                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1647                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1711                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1775                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1327                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1391                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1455                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1519                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1839                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1903                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1967                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2031                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~23                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~31                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1047                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1055                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~535                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~543                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1559                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1567                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~279                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~287                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1303                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1311                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~791                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~799                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1815                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1823                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~87                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~95                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1111                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1119                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~599                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~607                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1623                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1631                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~343                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~351                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1367                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1375                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~855                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~863                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1879                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1887                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~151                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~159                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1175                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1183                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~663                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~671                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1687                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1695                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~407                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~415                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1431                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1439                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~919                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~927                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1943                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1951                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~215                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~223                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~471                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~479                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1239                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1247                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1495                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1503                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~727                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~735                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~983                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~991                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1751                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1759                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2007                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2015                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~55                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~63                                                                      ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~183                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~191                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1079                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1087                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1207                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1215                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~119                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~127                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~247                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~255                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1143                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1151                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1271                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1279                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~567                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~575                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~695                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~703                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1591                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1599                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1719                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1727                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~631                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~639                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~759                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~767                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1655                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1663                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1783                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1791                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~311                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~319                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~375                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~383                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1335                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1343                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1399                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1407                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~439                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~447                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~503                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~511                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1463                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1471                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1527                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1535                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~823                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~831                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1847                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1855                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~887                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~895                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1911                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1919                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~951                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~959                                                                     ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1975                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1983                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1015                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~1023                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2039                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2047                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2055                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2567                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2311                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2823                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2119                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2631                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2375                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2887                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2183                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2695                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2439                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2951                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2247                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2759                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2503                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3015                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2063                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2575                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2127                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2639                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2319                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2831                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2383                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2895                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2191                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2703                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2255                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2767                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2447                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2959                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2511                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3023                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3079                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3591                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3335                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3847                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3143                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3655                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3399                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3911                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3207                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3719                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3463                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3975                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3271                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3783                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3527                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4039                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3087                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3151                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3215                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3279                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3599                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3663                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3727                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3791                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3343                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3407                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3471                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3535                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3855                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3919                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3983                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4047                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2087                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2095                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3111                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3119                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2599                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2607                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3623                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3631                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2343                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2351                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3367                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3375                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2855                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2863                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3879                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3887                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2151                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2159                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3175                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3183                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2663                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2671                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3687                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3695                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2407                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2415                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3431                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3439                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2919                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2927                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3943                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3951                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2215                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2223                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2471                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2479                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3239                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3247                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3495                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3503                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2727                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2735                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2983                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2991                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3751                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3759                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4007                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4015                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2279                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2287                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2791                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2799                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3303                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3311                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3815                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3823                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2535                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2543                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3047                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3055                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3559                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3567                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4071                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4079                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2071                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2079                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2199                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2207                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3095                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3103                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3223                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3231                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2135                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2143                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2263                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2271                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3159                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3167                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3287                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3295                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2327                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2335                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2391                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2399                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3351                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3359                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3415                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3423                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2455                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2463                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2519                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2527                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3479                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3487                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3543                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3551                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2583                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2591                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2711                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2719                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3607                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3615                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3735                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3743                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2647                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2655                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2775                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2783                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3671                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3679                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3799                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3807                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2839                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2847                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3863                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3871                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2903                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2911                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3927                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3935                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2967                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2975                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3991                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3999                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3031                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3039                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4055                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4063                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2103                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2615                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2359                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2871                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2167                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2679                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2423                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2935                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2231                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2743                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2487                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2999                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2295                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2807                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2551                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3063                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2111                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2623                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2239                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2751                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2367                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2879                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2495                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3007                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2175                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2687                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2303                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2815                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2431                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2943                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~2559                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3071                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3127                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3191                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3383                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3447                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3639                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3703                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3895                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3959                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3255                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3319                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3511                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3575                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3767                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3831                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4023                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4087                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3135                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3199                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3391                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3455                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3647                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3711                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3903                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3967                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3263                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3327                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3519                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3583                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3775                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~3839                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4031                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4095                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4142                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4158                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4134                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4150                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4206                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4222                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4198                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4214                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4270                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4286                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4262                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4278                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4334                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4350                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4326                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4342                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4398                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4414                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4390                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4406                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4462                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4478                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4454                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4470                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4526                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4542                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4518                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4534                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4590                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4606                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4582                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4598                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4654                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4670                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4646                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4662                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4718                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4734                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4710                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4726                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4782                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4798                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4774                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4790                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4846                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4862                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4838                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4854                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4910                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4926                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4902                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4918                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4974                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4990                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4966                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4982                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5038                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5054                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5030                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5046                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5102                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5118                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5094                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5110                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4143                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4159                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4135                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4151                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4399                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4415                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4391                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4407                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4655                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4671                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4647                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4663                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4911                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4927                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4903                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4919                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4207                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4223                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4199                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4215                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4463                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4479                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4455                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4471                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4719                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4735                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4711                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4727                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4975                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4991                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4967                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4983                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4271                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4287                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4263                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4279                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4527                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4543                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4519                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4535                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4783                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4799                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4775                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4791                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5039                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5055                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5031                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5047                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4335                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4351                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4327                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4343                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4591                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4607                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4583                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4599                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4847                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4863                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4839                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4855                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5103                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5119                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5095                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5111                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4110                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4126                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4102                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4118                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4174                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4190                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4166                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4182                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4238                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4254                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4230                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4246                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4302                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4318                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4294                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4310                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4366                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4382                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4358                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4374                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4430                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4446                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4422                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4438                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4494                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4510                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4486                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4502                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4558                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4574                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4550                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4566                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4622                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4638                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4614                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4630                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4686                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4702                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4678                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4694                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4750                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4766                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4742                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4758                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4814                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4830                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4806                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4822                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4878                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4894                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4870                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4886                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4942                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4958                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4934                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4950                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5006                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5022                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4998                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5014                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5070                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5086                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5062                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5078                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4111                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4127                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4103                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4119                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4367                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4383                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4359                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4375                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4623                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4639                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4615                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4631                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4879                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4895                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4871                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4887                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4175                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4191                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4167                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4183                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4431                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4447                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4423                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4439                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4687                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4703                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4679                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4695                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4943                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4959                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4935                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4951                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4239                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4255                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4231                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4247                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4495                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4511                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4487                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4503                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4751                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4767                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4743                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4759                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5007                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5023                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4999                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5015                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4303                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4319                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4295                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4311                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4559                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4575                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4551                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4567                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4815                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4831                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4807                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~4823                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5071                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5087                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5063                                                                    ; Lost fanout                                                                                     ;
; frame_display:frame_controller|line_cache:line_buf|mem~5079                                                                    ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 1894                                                                                       ;                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|WR[1]                                  ; Stuck at GND              ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|pre_CCD_LVAL,                              ;
;                                                                                  ; due to stuck port clear   ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[0],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD0[1],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD0[0],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[6],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[5],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[4],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[3],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[2],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|rD1[1],                                     ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|G[6],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|G[8],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|B[7],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|B[6],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|B[5],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|B[4],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|B[3],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|B[2],                                       ;
;                                                                                  ;                           ; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[0],                                            ;
;                                                                                  ;                           ; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Y_Cont[0],                                          ;
;                                                                                  ;                           ; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[0]                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                              ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                ;
;                                                                                  ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                  ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                   ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                   ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                              ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7]                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY  ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],    ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],    ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],    ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],       ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],       ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],  ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],   ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],   ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],   ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],     ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],      ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6], ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]  ;
; frame_display:frame_controller|line_cache:line_buf|mem~6                         ; Lost Fanouts              ; frame_display:frame_controller|line_cache:line_buf|mem~1030,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~518,                          ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~14,                           ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~38,                           ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2054,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2062,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2566,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2118,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2086,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4142,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4158,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4206,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4398                          ;
; frame_display:frame_controller|line_cache:line_buf|mem~7                         ; Lost Fanouts              ; frame_display:frame_controller|line_cache:line_buf|mem~15,                           ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~1031,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~519,                          ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~39,                           ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2055,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2567,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2119,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2063,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~2087,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4143,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4159,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4399,                         ;
;                                                                                  ;                           ; frame_display:frame_controller|line_cache:line_buf|mem~4207                          ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[0]                                           ; Stuck at GND              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[3], FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[4],      ;
;                                                                                  ; due to stuck port data_in ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|ACTIV_C, FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[3],       ;
;                                                                                  ;                           ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[4]                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]          ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                ;
;                                                                                  ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7],                        ;
;                                                                                  ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                         ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[7],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                      ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                      ;
; Sdram_Control:u7|rWR1_ADDR[5]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[5],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[5]                      ;
; Sdram_Control:u7|rWR1_ADDR[4]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[4],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[4]                      ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                      ;
; Sdram_Control:u7|rWR1_ADDR[2]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[2],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[2]                      ;
; Sdram_Control:u7|rWR1_ADDR[1]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[1],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[1]                      ;
; Sdram_Control:u7|rWR1_ADDR[0]                                                    ; Stuck at GND              ; Sdram_Control:u7|mADDR[0],                                                           ;
;                                                                                  ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]     ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                  ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|R[8]                                    ; Lost Fanouts              ; D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|R[9]                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]     ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[5]                                           ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[5]                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[6]                                           ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[6]                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[7]                                           ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[7]                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[8]                                           ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[8]                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[9]                                           ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[9]                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[10]                                          ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[10]                                              ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[11]                                          ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[11]                                              ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[12]                                          ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[12]                                              ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[13]                                          ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[13]                                              ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[14]                                          ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[14]                                              ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[15]                                          ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[15]                                              ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[2]                                           ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[2]                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CEN[1]                                           ; Lost Fanouts              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[1]                                               ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CEN[1]                                           ; Stuck at GND              ; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rHS                                                    ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]     ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                ;
;                                                                                  ; due to stuck port data_in ;                                                                                      ;
+----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8458  ;
; Number of registers using Synchronous Clear  ; 998   ;
; Number of registers using Synchronous Load   ; 378   ;
; Number of registers using Asynchronous Clear ; 2307  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5745  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                   ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                                             ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                                               ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                              ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                 ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 9       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                               ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                  ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                                                            ; 8       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                                                         ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                                                 ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                              ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                                             ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                                               ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                                                ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                   ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                   ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                    ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                    ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                                                           ; 10      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                                             ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                                              ; 9       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                          ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                           ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                          ; 7       ;
; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[13]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[15]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[18]                                                                                                                                                                                                                                                                                                  ; 7       ;
; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                                                                                                                                                                                  ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                                                                                                                                                                                                                ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                                                                                                                                                                                                                     ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                                                                                                                                                                                                             ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                          ; 11      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                          ; 11      ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                             ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                             ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                             ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                                                                                              ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 85                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                               ;
+----------------------------------------------------------------+--------------------------------------------------------------+------------+
; Register Name                                                  ; Megafunction                                                 ; Type       ;
+----------------------------------------------------------------+--------------------------------------------------------------+------------+
; frame_display:frame_controller|line_cache:line_buf|odata[0..5] ; frame_display:frame_controller|line_cache:line_buf|mem_rtl_0 ; RAM        ;
; raw_2_grayscale_filter:gray_filter|buffer[2..640][0..9]        ; raw_2_grayscale_filter:gray_filter|buffer_rtl_0              ; SHIFT_TAPS ;
; square_convolution:s_convolver|buffer[3..639,643..1279][0..7]  ; square_convolution:s_convolver|buffer_rtl_0                  ; SHIFT_TAPS ;
+----------------------------------------------------------------+--------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|read_counter[24]                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|write_counter[24]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|BA[0]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|FpsMonitor:uFps|rfps_h[3]                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|pixel_counter[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|pixel_counter[9] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|command_delay[3]                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|CNT[12]                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[15]                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs|CNT[9]                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|xt[4]                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|yt[5]                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|SA[0]                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|FpsMonitor:uFps|rfps_l[0]                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|line_counter[8]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|line_counter[10] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command|rp_shift[2]                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[11]                                                                         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|x[4]                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|xd[0]                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|mADDR[14]                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|delay_counter[11]                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|delay_counter[1]                                                                 ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|y[7]                                                     ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|yd[2]                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|CMD[0]                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|RD_MASK[0]                                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|WR_MASK[1]                                                                                     ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[1]                                                  ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[1]                               ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[0]                                 ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[0]                                                            ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[3]                                                              ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[6]                                ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[7]                                                             ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[2]                                ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[0]                                  ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[0]                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|Sdram_Control:u7|ST[6]                                                                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0]                             ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[4]                                   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[6]                                ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6]                                                          ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[4]                                                                ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[1]                                                             ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[2]                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[5]                              ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[0]                                                           ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0]                              ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[2]                                    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[1]                                 ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[5]                                ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[5]                                                             ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[7]                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[5]                                                                              ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[7]                                                                               ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[3]                                 ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[1]                              ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[5]                                                 ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[7]                                                   ;
; 130:1              ; 3 bits    ; 258 LEs       ; 3 LEs                ; 255 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                           ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[12]                                             ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[0]                                                            ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[0]                               ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                           ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[0]                                                  ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[3]                               ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[1]                                 ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                            ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[1]                                                              ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[0]                                ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                  ;
; 130:1              ; 10 bits   ; 860 LEs       ; 0 LEs                ; 860 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[5]                                                                           ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                            ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[3]                                               ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                  ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[1]                                   ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[0]                                   ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[0]                             ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                          ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[2]                              ;
; 23:1               ; 8 bits    ; 120 LEs       ; 16 LEs               ; 104 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[7]                                  ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[1]                                                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[7]                                                               ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[2]                                                               ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[6]                                   ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[1]                                ;
; 70:1               ; 2 bits    ; 92 LEs        ; 6 LEs                ; 86 LEs                 ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[7]                                                             ;
; 70:1               ; 5 bits    ; 230 LEs       ; 20 LEs               ; 210 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[2]                                                             ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[4]                                 ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[5]                                 ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 0 LEs                ; 2880 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[13]                                                                             ;
; 132:1              ; 2 bits    ; 176 LEs       ; 24 LEs               ; 152 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                ;
; 263:1              ; 32 bits   ; 5600 LEs      ; 0 LEs                ; 5600 LEs               ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[14]                                                 ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video|vga_blue         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|square_convolution:s_convolver|pixel_temp[2]                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|FpsMonitor:uFps|hex_fps_l[5]                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE1_SOC_D8M_RTL|FpsMonitor:uFps|hex_fps_h[5]                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0|altsyncram_66n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0|shift_taps_jjv:auto_generated|altsyncram_35a1:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for square_convolution:s_convolver|altshift_taps:buffer_rtl_0|shift_taps_a2v:auto_generated|altsyncram_b5a1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------+
; Parameter Name                ; Value                      ; Type                     ;
+-------------------------------+----------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_test ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                  ;
; LOCK_LOW                      ; 1                          ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                  ;
; BANDWIDTH                     ; 0                          ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; VCO_MIN                       ; 0                          ; Untyped                  ;
; VCO_MAX                       ; 0                          ; Untyped                  ;
; VCO_CENTER                    ; 0                          ; Untyped                  ;
; PFD_MIN                       ; 0                          ; Untyped                  ;
; PFD_MAX                       ; 0                          ; Untyped                  ;
; M_INITIAL                     ; 0                          ; Untyped                  ;
; M                             ; 0                          ; Untyped                  ;
; N                             ; 1                          ; Untyped                  ;
; M2                            ; 1                          ; Untyped                  ;
; N2                            ; 1                          ; Untyped                  ;
; SS                            ; 1                          ; Untyped                  ;
; C0_HIGH                       ; 0                          ; Untyped                  ;
; C1_HIGH                       ; 0                          ; Untyped                  ;
; C2_HIGH                       ; 0                          ; Untyped                  ;
; C3_HIGH                       ; 0                          ; Untyped                  ;
; C4_HIGH                       ; 0                          ; Untyped                  ;
; C5_HIGH                       ; 0                          ; Untyped                  ;
; C6_HIGH                       ; 0                          ; Untyped                  ;
; C7_HIGH                       ; 0                          ; Untyped                  ;
; C8_HIGH                       ; 0                          ; Untyped                  ;
; C9_HIGH                       ; 0                          ; Untyped                  ;
; C0_LOW                        ; 0                          ; Untyped                  ;
; C1_LOW                        ; 0                          ; Untyped                  ;
; C2_LOW                        ; 0                          ; Untyped                  ;
; C3_LOW                        ; 0                          ; Untyped                  ;
; C4_LOW                        ; 0                          ; Untyped                  ;
; C5_LOW                        ; 0                          ; Untyped                  ;
; C6_LOW                        ; 0                          ; Untyped                  ;
; C7_LOW                        ; 0                          ; Untyped                  ;
; C8_LOW                        ; 0                          ; Untyped                  ;
; C9_LOW                        ; 0                          ; Untyped                  ;
; C0_INITIAL                    ; 0                          ; Untyped                  ;
; C1_INITIAL                    ; 0                          ; Untyped                  ;
; C2_INITIAL                    ; 0                          ; Untyped                  ;
; C3_INITIAL                    ; 0                          ; Untyped                  ;
; C4_INITIAL                    ; 0                          ; Untyped                  ;
; C5_INITIAL                    ; 0                          ; Untyped                  ;
; C6_INITIAL                    ; 0                          ; Untyped                  ;
; C7_INITIAL                    ; 0                          ; Untyped                  ;
; C8_INITIAL                    ; 0                          ; Untyped                  ;
; C9_INITIAL                    ; 0                          ; Untyped                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                  ;
; C0_PH                         ; 0                          ; Untyped                  ;
; C1_PH                         ; 0                          ; Untyped                  ;
; C2_PH                         ; 0                          ; Untyped                  ;
; C3_PH                         ; 0                          ; Untyped                  ;
; C4_PH                         ; 0                          ; Untyped                  ;
; C5_PH                         ; 0                          ; Untyped                  ;
; C6_PH                         ; 0                          ; Untyped                  ;
; C7_PH                         ; 0                          ; Untyped                  ;
; C8_PH                         ; 0                          ; Untyped                  ;
; C9_PH                         ; 0                          ; Untyped                  ;
; L0_HIGH                       ; 1                          ; Untyped                  ;
; L1_HIGH                       ; 1                          ; Untyped                  ;
; G0_HIGH                       ; 1                          ; Untyped                  ;
; G1_HIGH                       ; 1                          ; Untyped                  ;
; G2_HIGH                       ; 1                          ; Untyped                  ;
; G3_HIGH                       ; 1                          ; Untyped                  ;
; E0_HIGH                       ; 1                          ; Untyped                  ;
; E1_HIGH                       ; 1                          ; Untyped                  ;
; E2_HIGH                       ; 1                          ; Untyped                  ;
; E3_HIGH                       ; 1                          ; Untyped                  ;
; L0_LOW                        ; 1                          ; Untyped                  ;
; L1_LOW                        ; 1                          ; Untyped                  ;
; G0_LOW                        ; 1                          ; Untyped                  ;
; G1_LOW                        ; 1                          ; Untyped                  ;
; G2_LOW                        ; 1                          ; Untyped                  ;
; G3_LOW                        ; 1                          ; Untyped                  ;
; E0_LOW                        ; 1                          ; Untyped                  ;
; E1_LOW                        ; 1                          ; Untyped                  ;
; E2_LOW                        ; 1                          ; Untyped                  ;
; E3_LOW                        ; 1                          ; Untyped                  ;
; L0_INITIAL                    ; 1                          ; Untyped                  ;
; L1_INITIAL                    ; 1                          ; Untyped                  ;
; G0_INITIAL                    ; 1                          ; Untyped                  ;
; G1_INITIAL                    ; 1                          ; Untyped                  ;
; G2_INITIAL                    ; 1                          ; Untyped                  ;
; G3_INITIAL                    ; 1                          ; Untyped                  ;
; E0_INITIAL                    ; 1                          ; Untyped                  ;
; E1_INITIAL                    ; 1                          ; Untyped                  ;
; E2_INITIAL                    ; 1                          ; Untyped                  ;
; E3_INITIAL                    ; 1                          ; Untyped                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                  ;
; L0_PH                         ; 0                          ; Untyped                  ;
; L1_PH                         ; 0                          ; Untyped                  ;
; G0_PH                         ; 0                          ; Untyped                  ;
; G1_PH                         ; 0                          ; Untyped                  ;
; G2_PH                         ; 0                          ; Untyped                  ;
; G3_PH                         ; 0                          ; Untyped                  ;
; E0_PH                         ; 0                          ; Untyped                  ;
; E1_PH                         ; 0                          ; Untyped                  ;
; E2_PH                         ; 0                          ; Untyped                  ;
; E3_PH                         ; 0                          ; Untyped                  ;
; M_PH                          ; 0                          ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                  ;
; CBXI_PARAMETER                ; pll_test_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone V                  ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE           ;
+-------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -2500                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_frame_monitor:cam_monitor ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; RESET          ; 00    ; Unsigned Binary                                      ;
; SOF            ; 01    ; Unsigned Binary                                      ;
; EOF            ; 11    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_convolution:s_convolver ;
+----------------+------------------+-----------------------------------------+
; Parameter Name ; Value            ; Type                                    ;
+----------------+------------------+-----------------------------------------+
; DELAY          ; 00               ; Unsigned Binary                         ;
; R_W            ; 01               ; Unsigned Binary                         ;
; W              ; 10               ; Unsigned Binary                         ;
; STOP           ; 11               ; Unsigned Binary                         ;
; delay_amount   ; 0000000011111111 ; Unsigned Binary                         ;
+----------------+------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:compare_d3_d2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width_p        ; 8     ; Signed Integer                                                                                ;
; els_p          ; 2     ; Signed Integer                                                                                ;
; harden_p       ; 1     ; Signed Integer                                                                                ;
; balanced_p     ; 0     ; Signed Integer                                                                                ;
; lg_els_lp      ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:compare_d1_d0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width_p        ; 8     ; Signed Integer                                                                                ;
; els_p          ; 2     ; Signed Integer                                                                                ;
; harden_p       ; 1     ; Signed Integer                                                                                ;
; balanced_p     ; 0     ; Signed Integer                                                                                ;
; lg_els_lp      ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:max ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width_p        ; 8     ; Signed Integer                                                                      ;
; els_p          ; 2     ; Signed Integer                                                                      ;
; harden_p       ; 1     ; Signed Integer                                                                      ;
; balanced_p     ; 0     ; Signed Integer                                                                      ;
; lg_els_lp      ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_display:frame_controller ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 640   ; Signed Integer                                     ;
; HEIGHT         ; 480   ; Signed Integer                                     ;
; WRITE          ; 00    ; Unsigned Binary                                    ;
; WAIT           ; 01    ; Unsigned Binary                                    ;
; GO             ; 10    ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_display:frame_controller|video_driver:vga_driver ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 640   ; Signed Integer                                                             ;
; HEIGHT         ; 480   ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                 ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------+
; CW                      ; 9          ; Signed Integer                                                                                       ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                       ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                       ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                       ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                       ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                       ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                       ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                       ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                       ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                       ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                       ;
; PW                      ; 10         ; Signed Integer                                                                                       ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                      ;
; LW                      ; 10         ; Signed Integer                                                                                       ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                      ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_display:frame_controller|line_cache:line_buf ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 640   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_kkp1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_kkp1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11          ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_7lp1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|D8M_WRITE_COUNTER:u3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; D8M_LINE_CNT   ; 792   ; Signed Integer                                       ;
; FREE_RUN       ; 44    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4 ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; D8M_VAL_LINE_MAX ; 620   ; Signed Integer                             ;
; D8M_VAL_LINE_MIN ; 2     ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6lq1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller_trig:u1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; V_MARK         ; 9     ; Signed Integer                             ;
; H_SYNC_CYC     ; 96    ; Signed Integer                             ;
; H_SYNC_BACK    ; 63    ; Signed Integer                             ;
; H_SYNC_ACT     ; 640   ; Signed Integer                             ;
; H_SYNC_FRONT   ; 1     ; Signed Integer                             ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                             ;
; V_SYNC_CYC     ; 2     ; Signed Integer                             ;
; V_SYNC_BACK    ; 31    ; Signed Integer                             ;
; V_SYNC_ACT     ; 480   ; Signed Integer                             ;
; V_SYNC_FRONT   ; 12    ; Signed Integer                             ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                             ;
; X_START        ; 159   ; Signed Integer                             ;
; Y_START        ; 33    ; Signed Integer                             ;
; H_BLANK        ; 160   ; Signed Integer                             ;
; V_BLANK        ; 45    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SCAL           ; 3     ; Signed Integer                                          ;
; SCAL_f         ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpsMonitor:uFps        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; ONE_SEC        ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 121                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 121                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 405                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 24                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 121                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                      ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                      ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_66n1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                      ;
; TAP_DISTANCE   ; 639            ; Untyped                                                                      ;
; WIDTH          ; 10             ; Untyped                                                                      ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                      ;
; CBXI_PARAMETER ; shift_taps_jjv ; Untyped                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: square_convolution:s_convolver|altshift_taps:buffer_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                     ;
+----------------+----------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                  ;
; TAP_DISTANCE   ; 637            ; Untyped                                                                  ;
; WIDTH          ; 16             ; Untyped                                                                  ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                  ;
; CBXI_PARAMETER ; shift_taps_a2v ; Untyped                                                                  ;
+----------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll_test:pll_ref|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                    ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 16                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                     ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 640                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 640                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                        ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 2                                                             ;
; Entity Instance            ; raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                             ;
;     -- TAP_DISTANCE        ; 639                                                           ;
;     -- WIDTH               ; 10                                                            ;
; Entity Instance            ; square_convolution:s_convolver|altshift_taps:buffer_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                             ;
;     -- TAP_DISTANCE        ; 637                                                           ;
;     -- WIDTH               ; 16                                                            ;
+----------------------------+---------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "FpsMonitor:uFps"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; fps  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; R_VCM_DATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CLK_400K      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_LO0P      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; oR            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; oG            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; oB            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; READY         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller_trig:u1"                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; V_Cont     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "V_Cont[15..1]" will be connected to GND. ;
; oVGA_SYNC  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; oVGA_BLANK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mCCD_FVAL ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; VGA_VS    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; V_Cont    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; WR        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WR0       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WR1       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WR2       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4"                                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; READ_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; V_Cont    ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; DVAL      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|D8M_WRITE_COUNTER:u3"                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iDATA   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; X_TOTAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Y_TOTAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd"                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Y_Cont    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "Y_Cont[15..1]" have no fanouts ;
; oRESET_N  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; SCLK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; SDATA     ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; sCCD_DVAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; CCD_DVAL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; CCD_LDVAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; CCD_FDVAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; READ_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
; X_WR_CNT  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|command:u_command"                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..8]" will be connected to GND.                                  ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..8]" will be connected to GND.                                  ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_ADDR[13..12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[22..19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[17..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR[18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_MAX_ADDR[14..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[22..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[18..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[12..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "RD1_DATA[15..8]" have no fanouts                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "RD2_DATA[15..8]" have no fanouts                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD2_ADDR[13..12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_ADDR[22..19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[17..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR[18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD2_MAX_ADDR[14..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[22..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[18..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[12..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; DQM                  ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "DQM[1..1]" have no fanouts                                                              ;
; DQM                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "raw_2_grayscale_filter:gray_filter"                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_display:frame_controller|line_cache:line_buf"                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_adx ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video"           ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; red_to_vga_display[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_to_vga_display[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_to_vga_display[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; end_of_frame               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_c_sync                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_red[9..8]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[9..8]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[9..8]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data             ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_display:frame_controller"                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_complete     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_complete[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; yield              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "square_convolution:s_convolver|comp:max_pool_simple"                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data_i[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_o[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "square_convolution:s_convolver|filter_sel:filters"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_test:pll_ref"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_RELAESE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 121                 ; 121              ; 16384        ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6690                        ;
;     CLR               ; 1064                        ;
;     CLR SCLR          ; 30                          ;
;     CLR SLD           ; 44                          ;
;     ENA               ; 4145                        ;
;     ENA CLR           ; 236                         ;
;     ENA CLR SCLR      ; 216                         ;
;     ENA SCLR          ; 360                         ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 252                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 15                          ;
;     plain             ; 313                         ;
; arriav_io_obuf        ; 63                          ;
; arriav_lcell_comb     ; 5203                        ;
;     arith             ; 892                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 834                         ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 9                           ;
;     extend            ; 222                         ;
;         7 data inputs ; 222                         ;
;     normal            ; 4021                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 921                         ;
;         3 data inputs ; 257                         ;
;         4 data inputs ; 447                         ;
;         5 data inputs ; 477                         ;
;         6 data inputs ; 1881                        ;
;     shared            ; 68                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 10                          ;
; arriav_mac            ; 10                          ;
; boundary_port         ; 307                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 86                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                               ; Details                                                                                                                                                        ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                           ; N/A                                                                                                                                                            ;
; SW[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                                                           ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_convolution:s_convolver|ps.R_W                                                                                           ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_convolution:s_convolver|ps.R_W                                                                                           ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_ADDR[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|RD1_DATA[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                          ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                          ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_ADDR[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~1                                                                                       ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~1                                                                                       ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~5                                                                                       ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~5                                                                                       ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~9                                                                                       ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~9                                                                                       ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~13                                                                                      ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~13                                                                                      ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~17                                                                                      ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~17                                                                                      ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~21                                                                                      ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; raw_2_grayscale_filter:gray_filter|Add1~21                                                                                      ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; Sdram_Control:u7|WR1_DATA[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                             ; N/A                                                                                                                                                            ;
; camera_frame_monitor:cam_monitor|cam_frame_complete ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_frame_monitor:cam_monitor|ps.EOF                                                                                         ; N/A                                                                                                                                                            ;
; camera_frame_monitor:cam_monitor|cam_frame_complete ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_frame_monitor:cam_monitor|ps.EOF                                                                                         ; N/A                                                                                                                                                            ;
; horizontal_convolution:h_convolver|finished         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|finished         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|ps.DELAY         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|ps.DELAY         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|ps.GO            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|ps.GO            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|ps.STOP          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|ps.STOP          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[17] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[18] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[19] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[20] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[21] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[22] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[23] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[24] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[25] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[26] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[27] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[28] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[29] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[30] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[31] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_counter[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_request     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|read_request     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|reset            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|reset            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|reset            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|write_request    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; horizontal_convolution:h_convolver|write_request    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                             ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CLOCK_50                                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                        ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A                                                                                                                                                            ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 03 16:25:54 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "sdram_qsys.qsys"
Info (12250): 2018.06.03.16:26:07 Progress: Loading 526_conv/sdram_qsys.qsys
Info (12250): 2018.06.03.16:26:07 Progress: Reading input file
Info (12250): 2018.06.03.16:26:07 Progress: Adding clk_0 [clock_source 17.0]
Warning (12251): Clk_0: Used clock_source 17.1 (instead of 17.0)
Info (12250): 2018.06.03.16:26:08 Progress: Parameterizing module clk_0
Info (12250): 2018.06.03.16:26:08 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.0]
Warning (12251): New_sdram_controller_0: Used altera_avalon_new_sdram_controller 17.1 (instead of 17.0)
Info (12250): 2018.06.03.16:26:08 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2018.06.03.16:26:08 Progress: Adding pll_0 [altera_pll 17.0]
Warning (12251): Pll_0: Used altera_pll 17.1 (instead of 17.0)
Info (12250): 2018.06.03.16:26:09 Progress: Parameterizing module pll_0
Info (12250): 2018.06.03.16:26:09 Progress: Building connections
Info (12250): 2018.06.03.16:26:09 Progress: Parameterizing connections
Info (12250): 2018.06.03.16:26:09 Progress: Validating
Info (12250): 2018.06.03.16:26:11 Progress: Done reading input file
Info (12250): Sdram_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Sdram_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): Sdram_qsys.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning (12251): Sdram_qsys.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk
Info (12250): Sdram_qsys: Generating sdram_qsys "sdram_qsys" for QUARTUS_SYNTH
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'sdram_qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_qsys_new_sdram_controller_0 --dir=C:/Users/zjc19/AppData/Local/Temp/alt7685_2510484120364511680.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/zjc19/AppData/Local/Temp/alt7685_2510484120364511680.dir/0002_new_sdram_controller_0_gen//sdram_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'sdram_qsys_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "sdram_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Pll_0: "sdram_qsys" instantiated altera_pll "pll_0"
Info (12250): Rst_controller: "sdram_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Sdram_qsys: Done "sdram_qsys" with 4 modules, 7 files
Info (12249): Finished elaborating Platform Designer system entity "sdram_qsys.qsys"
Info (12021): Found 0 design units, including 0 entities, in source file bsg_defines.sv
Info (12021): Found 1 design units, including 1 entities, in source file bsg_mux.sv
    Info (12023): Found entity 1: bsg_mux File: C:/Users/zjc19/Desktop/EE526/526_conv/bsg_mux.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file comp.sv
    Info (12023): Found entity 1: comp File: C:/Users/zjc19/Desktop/EE526/526_conv/comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bsg_dff_reset_en.sv
    Info (12023): Found entity 1: bsg_dff_reset_en File: C:/Users/zjc19/Desktop/EE526/526_conv/bsg_dff_reset_en.sv Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file square_convolution.sv
    Info (12023): Found entity 1: square_convolution File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 1
    Info (12023): Found entity 2: sign_extend File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 125
    Info (12023): Found entity 3: square_convolution_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file filter_sel.sv
    Info (12023): Found entity 1: filter_sel File: C:/Users/zjc19/Desktop/EE526/526_conv/filter_sel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_route.sv
    Info (12023): Found entity 1: fifo_route File: C:/Users/zjc19/Desktop/EE526/526_conv/fifo_route.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.sv
    Info (12023): Found entity 1: DFlipFlop File: C:/Users/zjc19/Desktop/EE526/526_conv/DFlipFlop.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cu.sv
    Info (12023): Found entity 1: cu File: C:/Users/zjc19/Desktop/EE526/526_conv/cu.sv Line: 1
    Info (12023): Found entity 2: cu_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/cu.sv Line: 180
Info (12021): Found 2 design units, including 2 entities, in source file convolution.sv
    Info (12023): Found entity 1: convolution File: C:/Users/zjc19/Desktop/EE526/526_conv/convolution.sv Line: 1
    Info (12023): Found entity 2: convolution_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/convolution.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file auto_focus/vga_read_counter.v
    Info (12023): Found entity 1: VGA_READ_COUNTER File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_READ_COUNTER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file auto_focus/raw2rgb_l.v
    Info (12023): Found entity 1: RAW2RGB_L File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/RAW2RGB_L.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file auto_focus/d8m_write_counter.v
    Info (12023): Found entity 1: D8M_WRITE_COUNTER File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_WRITE_COUNTER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file auto_focus/vga_controller_trig.v
    Info (12023): Found entity 1: VGA_Controller_trig File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file auto_focus/d8m_set.v
    Info (12023): Found entity 1: D8M_SET File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v
    Info (12023): Found entity 1: VGA_RD_COUNTER File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/VGA_RD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/zjc19/Desktop/EE526/526_conv/V/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/zjc19/Desktop/EE526/526_conv/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/zjc19/Desktop/EE526/526_conv/V/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/zjc19/Desktop/EE526/526_conv/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/zjc19/Desktop/EE526/526_conv/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/zjc19/Desktop/EE526/526_conv/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/RAM_READ_COUNTER.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/int_line.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 1
Warning (12019): Can't analyze file -- file V_Auto/CLOCKMEM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/Users/zjc19/Desktop/EE526/526_conv/V/VIDEO_PLL.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file conv_fifo.sv
    Info (12023): Found entity 1: conv_fifo File: C:/Users/zjc19/Desktop/EE526/526_conv/conv_fifo.sv Line: 2
    Info (12023): Found entity 2: conv_fifo_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/conv_fifo.sv Line: 35
Warning (10275): Verilog HDL Module Instantiation warning at DE1_SOC_D8M_RTL.v(441): ignored dangling comma in List of Port Connections File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 441
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_d8m_rtl.v
    Info (12023): Found entity 1: DE1_SOC_D8M_RTL File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file state_controller.sv
    Info (12023): Found entity 1: state_controller File: C:/Users/zjc19/Desktop/EE526/526_conv/state_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file camera_frame_monitor.sv
    Info (12023): Found entity 1: camera_frame_monitor File: C:/Users/zjc19/Desktop/EE526/526_conv/camera_frame_monitor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file state_based_mux.sv
    Info (12023): Found entity 1: state_based_mux File: C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conv_tester.sv
    Info (12023): Found entity 1: conv_tester File: C:/Users/zjc19/Desktop/EE526/526_conv/conv_tester.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rgb2rgb_j.sv
    Info (12023): Found entity 1: RGB2RGB_J File: C:/Users/zjc19/Desktop/EE526/526_conv/RGB2RGB_J.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file better_conv_tester.sv
    Info (12023): Found entity 1: better_conv_tester File: C:/Users/zjc19/Desktop/EE526/526_conv/better_conv_tester.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file raw_grayscale.sv
    Info (12023): Found entity 1: raw_grayscale File: C:/Users/zjc19/Desktop/EE526/526_conv/raw_grayscale.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file convert_raw_frame_to_gray.sv
    Info (12023): Found entity 1: convert_raw_frame_to_gray File: C:/Users/zjc19/Desktop/EE526/526_conv/convert_raw_frame_to_gray.sv Line: 1
    Info (12023): Found entity 2: convert_raw_frame_to_gray_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/convert_raw_frame_to_gray.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file line_cache.sv
    Info (12023): Found entity 1: line_cache File: C:/Users/zjc19/Desktop/EE526/526_conv/line_cache.sv Line: 2
    Info (12023): Found entity 2: line_cache_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/line_cache.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file fill_line_cache.sv
    Info (12023): Found entity 1: fill_line_cache File: C:/Users/zjc19/Desktop/EE526/526_conv/fill_line_cache.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_driver.sv
    Info (12023): Found entity 1: video_driver File: C:/Users/zjc19/Desktop/EE526/526_conv/video_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/zjc19/Desktop/EE526/526_conv/altera_up_avalon_video_vga_timing.v Line: 47
Info (12021): Found 2 design units, including 2 entities, in source file vga_sdram_module.sv
    Info (12023): Found entity 1: vga_sdram_module File: C:/Users/zjc19/Desktop/EE526/526_conv/vga_sdram_module.sv Line: 1
    Info (12023): Found entity 2: vga_sdram_module_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/vga_sdram_module.sv Line: 48
Info (12021): Found 2 design units, including 2 entities, in source file sdram_tester.sv
    Info (12023): Found entity 1: sdram_tester File: C:/Users/zjc19/Desktop/EE526/526_conv/sdram_tester.sv Line: 5
    Info (12023): Found entity 2: sdram_tester_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/sdram_tester.sv Line: 81
Info (12021): Found 2 design units, including 2 entities, in source file sdram_pixel_tester.sv
    Info (12023): Found entity 1: sdram_pixel_tester File: C:/Users/zjc19/Desktop/EE526/526_conv/sdram_pixel_tester.sv Line: 1
    Info (12023): Found entity 2: sdram_pixel_tester_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/sdram_pixel_tester.sv Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file frame_display.sv
    Info (12023): Found entity 1: frame_display File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file raw_2_grayscale_filter.sv
    Info (12023): Found entity 1: raw_2_grayscale_filter File: C:/Users/zjc19/Desktop/EE526/526_conv/raw_2_grayscale_filter.sv Line: 1
    Info (12023): Found entity 2: raw_2_grayscale_filter_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/raw_2_grayscale_filter.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file horizontal_convolution.sv
    Info (12023): Found entity 1: horizontal_convolution File: C:/Users/zjc19/Desktop/EE526/526_conv/horizontal_convolution.sv Line: 1
    Info (12023): Found entity 2: horizontal_convolution_testbench File: C:/Users/zjc19/Desktop/EE526/526_conv/horizontal_convolution.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file sub_max_pool.sv
    Info (12023): Found entity 1: sub_max_pool File: C:/Users/zjc19/Desktop/EE526/526_conv/sub_max_pool.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/sdram_qsys.v
    Info (12023): Found entity 1: sdram_qsys File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/sdram_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: sdram_qsys_new_sdram_controller_0_input_efifo_module File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: sdram_qsys_new_sdram_controller_0 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/submodules/sdram_qsys_pll_0.v
    Info (12023): Found entity 1: sdram_qsys_pll_0 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_pll_0.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at square_convolution.sv(121): created implicit net for "max_pool_o" File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 121
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(196): created implicit net for "UART_RTS" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 196
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(197): created implicit net for "UART_TXD" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 197
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(379): created implicit net for "DRAM_DQM" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 379
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(411): created implicit net for "V_Cont_TRIG" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 411
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(436): created implicit net for "VGA_SYNC_N_TRIG" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 436
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(437): created implicit net for "VGA_BLANK_N_TRIG" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 437
Warning (10236): Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(462): created implicit net for "READY" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 462
Warning (10236): Verilog HDL Implicit Net warning at fill_line_cache.sv(37): created implicit net for "read_adx" File: C:/Users/zjc19/Desktop/EE526/526_conv/fill_line_cache.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at fill_line_cache.sv(38): created implicit net for "odata" File: C:/Users/zjc19/Desktop/EE526/526_conv/fill_line_cache.sv Line: 38
Warning (10236): Verilog HDL Implicit Net warning at frame_display.sv(35): created implicit net for "CLOCK_25_p180" File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at frame_display.sv(36): created implicit net for "CLOCK_25_p270" File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at state_based_mux.sv(6): Parameter Declaration in module "state_based_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv Line: 6
Warning (10037): Verilog HDL or VHDL warning at sdram_qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "DE1_SOC_D8M_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(196): object "UART_RTS" assigned a value but never read File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(197): object "UART_TXD" assigned a value but never read File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(155): object "my_wr1_frame_num" assigned a value but never read File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(161): object "my_rd1_frame_num" assigned a value but never read File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 161
Warning (10034): Output port "LEDR[6..2]" at DE1_SOC_D8M_RTL.v(61) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 61
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_D8M_RTL.v(9) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 9
Warning (10034): Output port "ADC_DIN" at DE1_SOC_D8M_RTL.v(10) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 10
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_D8M_RTL.v(12) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 12
Warning (10034): Output port "AUD_DACDAT" at DE1_SOC_D8M_RTL.v(18) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 18
Warning (10034): Output port "AUD_XCK" at DE1_SOC_D8M_RTL.v(20) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 20
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_D8M_RTL.v(36) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 36
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_D8M_RTL.v(38) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 38
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SOC_D8M_RTL.v(42) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 42
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_D8M_RTL.v(55) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 55
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_D8M_RTL.v(76) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 76
Warning (10034): Output port "MIPI_MCLK" at DE1_SOC_D8M_RTL.v(96) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 96
Info (12128): Elaborating entity "CLOCK_DELAY" for hierarchy "CLOCK_DELAY:del1" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 188
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:u2" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 226
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 238
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 128
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 201
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 226
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 55
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 250
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 274
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 311
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll_ref" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 246
Info (12128): Elaborating entity "altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/pll_test.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/pll_test.v Line: 104
Info (12133): Instantiated megafunction "pll_test:pll_ref|altpll:altpll_component" with the following parameter: File: C:/Users/zjc19/Desktop/EE526/526_conv/V/pll_test.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: pll_test_altpll File: C:/Users/zjc19/Desktop/EE526/526_conv/db/pll_test_altpll.v Line: 29
Info (12128): Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 255
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/sdram_pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/sdram_pll.v Line: 108
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter: File: C:/Users/zjc19/Desktop/EE526/526_conv/V/sdram_pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: C:/Users/zjc19/Desktop/EE526/526_conv/db/sdram_pll_altpll.v Line: 29
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "camera_frame_monitor" for hierarchy "camera_frame_monitor:cam_monitor" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 261
Info (12128): Elaborating entity "square_convolution" for hierarchy "square_convolution:s_convolver" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 277
Warning (10230): Verilog HDL assignment warning at square_convolution.sv(26): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 26
Warning (10230): Verilog HDL assignment warning at square_convolution.sv(27): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 27
Warning (10230): Verilog HDL assignment warning at square_convolution.sv(53): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 53
Warning (10230): Verilog HDL assignment warning at square_convolution.sv(59): truncated value with size 10272 to match size of target (10264) File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 59
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fil_ext" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv_d" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mults" into its bus
Info (12128): Elaborating entity "filter_sel" for hierarchy "square_convolution:s_convolver|filter_sel:filters" File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 77
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "filter" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "filter" into its bus
Info (12128): Elaborating entity "comp" for hierarchy "square_convolution:s_convolver|comp:max_pool_simple" File: C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv Line: 121
Info (12128): Elaborating entity "bsg_mux" for hierarchy "square_convolution:s_convolver|comp:max_pool_simple|bsg_mux:compare_d3_d2" File: C:/Users/zjc19/Desktop/EE526/526_conv/comp.sv Line: 11
Info (12128): Elaborating entity "frame_display" for hierarchy "frame_display:frame_controller" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 309
Warning (10036): Verilog HDL or VHDL warning at frame_display.sv(35): object "CLOCK_25_p180" assigned a value but never read File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 35
Warning (10036): Verilog HDL or VHDL warning at frame_display.sv(36): object "CLOCK_25_p270" assigned a value but never read File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 36
Warning (10036): Verilog HDL or VHDL warning at frame_display.sv(111): object "re" assigned a value but never read File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 111
Warning (10230): Verilog HDL assignment warning at frame_display.sv(130): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 130
Info (12128): Elaborating entity "video_driver" for hierarchy "frame_display:frame_controller|video_driver:vga_driver" File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 81
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "frame_display:frame_controller|video_driver:vga_driver|altera_up_avalon_video_vga_timing:video" File: C:/Users/zjc19/Desktop/EE526/526_conv/video_driver.sv Line: 144
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10) File: C:/Users/zjc19/Desktop/EE526/526_conv/altera_up_avalon_video_vga_timing.v Line: 218
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10) File: C:/Users/zjc19/Desktop/EE526/526_conv/altera_up_avalon_video_vga_timing.v Line: 219
Info (12128): Elaborating entity "line_cache" for hierarchy "frame_display:frame_controller|line_cache:line_buf" File: C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv Line: 148
Info (12128): Elaborating entity "raw_2_grayscale_filter" for hierarchy "raw_2_grayscale_filter:gray_filter" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 328
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 380
Critical Warning (10169): Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port "SA" do not specify the same range for each dimension File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 131
Warning (10359): HDL warning at Sdram_Control.v(180): see declaration for object "SA" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 180
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 386
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(426) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 426
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_WR_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf
    Info (12023): Found entity 1: dcfifo_kkp1 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_kkp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab File: C:/Users/zjc19/Desktop/EE526/526_conv/db/a_gray2bin_pab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/a_graycounter_ov6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/Users/zjc19/Desktop/EE526/526_conv/db/a_graycounter_kdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf
    Info (12023): Found entity 1: altsyncram_f1b1 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f1b1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_gpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_1f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_gpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_uu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_kkp1.tdf Line: 94
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_RD_FIFO.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf
    Info (12023): Found entity 1: dcfifo_7lp1 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_7lp1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_7lp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_hpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_7lp1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_2f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_hpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_ipl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dcfifo_7lp1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/dffpipe_3f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/alt_synch_pipe_ipl.tdf Line: 34
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:vd" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 387
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "D8M_SET" for hierarchy "D8M_SET:ccd" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 415
Warning (10034): Output port "oRESET_N" at D8M_SET.v(4) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 4
Warning (10034): Output port "SCLK" at D8M_SET.v(5) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 5
Warning (10034): Output port "CCD_DVAL" at D8M_SET.v(22) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 22
Warning (10034): Output port "CCD_LDVAL" at D8M_SET.v(23) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 23
Warning (10034): Output port "CCD_FDVAL" at D8M_SET.v(24) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 24
Info (12128): Elaborating entity "D8M_WRITE_COUNTER" for hierarchy "D8M_SET:ccd|D8M_WRITE_COUNTER:u3" File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 49
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_WRITE_COUNTER.v Line: 38
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(44): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_WRITE_COUNTER.v Line: 44
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(48): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_WRITE_COUNTER.v Line: 48
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(51): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_WRITE_COUNTER.v Line: 51
Info (12128): Elaborating entity "VGA_READ_COUNTER" for hierarchy "D8M_SET:ccd|VGA_READ_COUNTER:cnt" File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 57
Warning (10230): Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_READ_COUNTER.v Line: 15
Info (12128): Elaborating entity "RAW2RGB_L" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4" File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 79
Warning (10230): Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/RAW2RGB_L.v Line: 54
Warning (10034): Output port "oDVAL" at RAW2RGB_L.v(22) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/RAW2RGB_L.v Line: 22
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0" File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/RAW2RGB_L.v Line: 50
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 42
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 47
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 49
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 52
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 59
Info (12128): Elaborating entity "int_line" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf
    Info (12023): Found entity 1: altsyncram_6lq1 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6lq1" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin" File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/RAW2RGB_L.v Line: 68
Info (12128): Elaborating entity "VGA_Controller_trig" for hierarchy "VGA_Controller_trig:u1" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 441
Warning (10230): Verilog HDL assignment warning at VGA_Controller_trig.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v Line: 62
Warning (10230): Verilog HDL assignment warning at VGA_Controller_trig.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v Line: 65
Warning (10230): Verilog HDL assignment warning at VGA_Controller_trig.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v Line: 68
Warning (10230): Verilog HDL assignment warning at VGA_Controller_trig.v(73): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v Line: 73
Warning (10230): Verilog HDL assignment warning at VGA_Controller_trig.v(74): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v Line: 74
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 465
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 84
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10230): Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 39
Warning (10230): Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 48
Warning (10230): Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 56
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 95
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v Line: 108
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 116
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 169
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1) File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 207
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "FpsMonitor" for hierarchy "FpsMonitor:uFps" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 476
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ig41.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_ig41 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/sld_ela_trigger_flow_sel_ig41.tdf Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file db/sld_reserved_de1_soc_d8m_rtl_auto_signaltap_0_flow_mgr_aaea.v
    Info (12023): Found entity 1: sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_cntr_q18 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/sld_reserved_de1_soc_d8m_rtl_auto_signaltap_0_flow_mgr_aaea.v Line: 32
    Info (12023): Found entity 2: sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea_shift_reg_qp7 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/sld_reserved_de1_soc_d8m_rtl_auto_signaltap_0_flow_mgr_aaea.v Line: 369
    Info (12023): Found entity 3: sld_reserved_DE1_SOC_D8M_RTL_auto_signaltap_0_flow_mgr_aaea File: C:/Users/zjc19/Desktop/EE526/526_conv/db/sld_reserved_de1_soc_d8m_rtl_auto_signaltap_0_flow_mgr_aaea.v Line: 413
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf
    Info (12023): Found entity 1: altsyncram_0o84 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_0o84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/zjc19/Desktop/EE526/526_conv/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib File: C:/Users/zjc19/Desktop/EE526/526_conv/db/mux_hib.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: C:/Users/zjc19/Desktop/EE526/526_conv/db/mux_jlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/zjc19/Desktop/EE526/526_conv/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf
    Info (12023): Found entity 1: cntr_hai File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_hai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_f9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_t3j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_79i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.03.16:26:35 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12161): Node "D8M_SET:ccd|SDATA" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v Line: 6
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[8]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 280
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[9]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 310
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[10]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 340
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[11]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 370
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[12]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 400
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[13]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 430
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[14]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 460
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[15]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 490
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|wire_generic_pll2_outclk" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/pll_test_altpll.v Line: 77
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "frame_display:frame_controller|line_cache:line_buf|mem" is uninferred due to asynchronous read logic File: C:/Users/zjc19/Desktop/EE526/526_conv/line_cache.sv Line: 12
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[0]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 38
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[1]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 69
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[2]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 100
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[3]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 131
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[4]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 162
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[5]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 193
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[6]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 224
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[7]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 255
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[8]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 286
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[9]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 317
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[0]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 38
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[1]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 69
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[2]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 100
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[3]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 131
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[4]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 162
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[5]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 193
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[6]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 224
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[7]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 255
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[8]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 286
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[9]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 317
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[0]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 38
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[1]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 69
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[2]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 100
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[3]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 131
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[4]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 162
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[5]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 193
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[6]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 224
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[7]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 255
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[8]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 286
        Warning (14320): Synthesized away node "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated|q_b[9]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_6lq1.tdf Line: 317
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "frame_display:frame_controller|line_cache:line_buf|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "raw_2_grayscale_filter:gray_filter|buffer_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 639
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "square_convolution:s_convolver|buffer_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 637
        Info (286033): Parameter WIDTH set to 16
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66n1.tdf
    Info (12023): Found entity 1: altsyncram_66n1 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_66n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0"
Info (12133): Instantiated megafunction "raw_2_grayscale_filter:gray_filter|altshift_taps:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "639"
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_jjv.tdf
    Info (12023): Found entity 1: shift_taps_jjv File: C:/Users/zjc19/Desktop/EE526/526_conv/db/shift_taps_jjv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_35a1.tdf
    Info (12023): Found entity 1: altsyncram_35a1 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_35a1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mmf.tdf
    Info (12023): Found entity 1: cntr_mmf File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_mmf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cmpr_pac.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "square_convolution:s_convolver|altshift_taps:buffer_rtl_0"
Info (12133): Instantiated megafunction "square_convolution:s_convolver|altshift_taps:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "637"
    Info (12134): Parameter "WIDTH" = "16"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_a2v.tdf
    Info (12023): Found entity 1: shift_taps_a2v File: C:/Users/zjc19/Desktop/EE526/526_conv/db/shift_taps_a2v.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b5a1.tdf
    Info (12023): Found entity 1: altsyncram_b5a1 File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_b5a1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kmf.tdf
    Info (12023): Found entity 1: cntr_kmf File: C:/Users/zjc19/Desktop/EE526/526_conv/db/cntr_kmf.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0|altsyncram_66n1:auto_generated|ram_block1a6" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_66n1.tdf Line: 205
        Warning (14320): Synthesized away node "frame_display:frame_controller|line_cache:line_buf|altsyncram:mem_rtl_0|altsyncram_66n1:auto_generated|ram_block1a7" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_66n1.tdf Line: 233
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[6]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 220
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|q_b[7]" File: C:/Users/zjc19/Desktop/EE526/526_conv/db/altsyncram_f1b1.tdf Line: 250
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 94
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 19
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 43
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 64
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 65
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 66
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 67
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 106
Info (13000): Registers with preset signals will power-up high File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v Line: 446
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~_emulated" and latch "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 38
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~9" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~13" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~17" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~21" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~25" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~29" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~33" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~37" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~41" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 94
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 9
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 10
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 12
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 20
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 29
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 36
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 38
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 42
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 48
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 49
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 50
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 51
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 55
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 61
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 61
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 61
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 61
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 61
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 76
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 81
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 81
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 83
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 83
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 85
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 85
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 86
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 92
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 93
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 96
Info (17049): 1523 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "CLOCK_DELAY:del1|l7" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 17
    Info (17048): Logic cell "CLOCK_DELAY:del1|l6" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 16
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v Line: 198
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v Line: 217
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 274
    Info (17048): Logic cell "CLOCK_DELAY:del1|l5" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 15
    Info (17048): Logic cell "CLOCK_DELAY:del1|l4" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 14
    Info (17048): Logic cell "CLOCK_DELAY:del1|l3" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 13
    Info (17048): Logic cell "CLOCK_DELAY:del1|l2" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 12
    Info (17048): Logic cell "CLOCK_DELAY:del1|l1" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 11
    Info (17048): Logic cell "CLOCK_DELAY:del1|l0" File: C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v Line: 9
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "sdram_qsys" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "sdram_qsys_new_sdram_controller_0" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "sdram_qsys_pll_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/zjc19/Desktop/EE526/526_conv/output_files/DE1_SOC_D8M_RTL.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 197 of its 276 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 79 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/zjc19/Desktop/EE526/526_conv/db/sdram_pll_altpll.v Line: 77
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/zjc19/Desktop/EE526/526_conv/db/sdram_pll_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 11
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 54
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 58
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 70
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 73
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 74
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 75
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v Line: 77
Info (21057): Implemented 12967 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 119 output pins
    Info (21060): Implemented 63 bidirectional pins
    Info (21061): Implemented 12395 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 1087 megabytes
    Info: Processing ended: Sun Jun 03 16:27:18 2018
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:01:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/zjc19/Desktop/EE526/526_conv/output_files/DE1_SOC_D8M_RTL.map.smsg.


