
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121738                       # Number of seconds simulated
sim_ticks                                121738232721                       # Number of ticks simulated
final_tick                               1176304759812                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  23913                       # Simulator instruction rate (inst/s)
host_op_rate                                    30193                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2646436                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877096                       # Number of bytes of host memory used
host_seconds                                 46000.83                       # Real time elapsed on the host
sim_insts                                  1100000000                       # Number of instructions simulated
sim_ops                                    1388882552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1239680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1241344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       813824                       # Number of bytes written to this memory
system.physmem.bytes_written::total            813824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         9685                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9698                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6358                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6358                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        13669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     10183161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10196829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        13669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6685032                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6685032                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6685032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        13669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     10183161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16881862                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                146144338                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22768307                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18769636                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2027634                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9229720                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8715118                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2386311                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89431                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    110850800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              125108343                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22768307                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11101429                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              26122069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6016098                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3263892                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12857499                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1677465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    144191362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.065254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.485783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        118069293     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1345815      0.93%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1915776      1.33%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2520114      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2829753      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2106515      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1216095      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1789419      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12398582      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    144191362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.155793                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.856060                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109625512                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4898813                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25652904                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         59762                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3954365                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3636534                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           239                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      150937042                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1325                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3954365                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        110380604                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1088053                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2444277                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24960448                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1363610                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      149948521                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           863                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         274319                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        563858                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          656                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    209098904                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     700522333                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    700522333                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170749012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         38349867                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        39604                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22935                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4116583                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14232805                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7403722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       122501                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1614259                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          145772849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         136372946                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        26578                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21057402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     49731871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6227                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    144191362                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.945778                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.506114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     86513321     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     23220235     16.10%     76.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12851623      8.91%     85.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8302314      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7638644      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3040106      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1842934      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       527667      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       254518      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    144191362                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65376     22.68%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          96378     33.43%     56.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        126541     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     114500360     83.96%     83.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2084169      1.53%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12424733      9.11%     94.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7347015      5.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      136372946                       # Type of FU issued
system.switch_cpus.iq.rate                   0.933139                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              288295                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    417252124                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    166870155                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133787959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      136661241                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       332589                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2964877                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       181278                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3954365                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          821411                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        111560                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    145812412                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1331903                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14232805                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7403722                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22895                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          85051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1189671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1150080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2339751                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     134542808                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12254755                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1830135                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19600408                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         18845217                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7345653                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.920616                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133788235                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133787959                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          78351759                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         212904621                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.915451                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.368013                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     22916646                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2060906                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    140236997                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.876405                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.683528                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     90421237     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23949865     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9406622      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4841358      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4224420      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2028369      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1757918      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       827457      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2779751      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    140236997                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122904423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18490372                       # Number of memory references committed
system.switch_cpus.commit.loads              11267928                       # Number of loads committed
system.switch_cpus.commit.membars               16668                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17627285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110781810                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2779751                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            283278315                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           295596575                       # The number of ROB writes
system.switch_cpus.timesIdled                   47007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1952976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.461443                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.461443                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.684255                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.684255                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        606232342                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       185615853                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       141408180                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33336                       # number of misc regfile writes
system.l2.replacements                           9699                       # number of replacements
system.l2.tagsinuse                       8191.980994                       # Cycle average of tags in use
system.l2.total_refs                           557678                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17891                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.170868                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           361.283883                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       7.526037                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4039.040761                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3784.130313                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.044102                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.493047                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.461930                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        42755                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42755                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25297                       # number of Writeback hits
system.l2.Writeback_hits::total                 25297                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         42755                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42755                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        42755                       # number of overall hits
system.l2.overall_hits::total                   42755                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         9682                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9695                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         9685                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9698                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         9685                       # number of overall misses
system.l2.overall_misses::total                  9698                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2404710                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1539739093                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1542143803                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       609897                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        609897                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2404710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1540348990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1542753700                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2404710                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1540348990                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1542753700                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        52437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52450                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25297                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25297                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        52440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52453                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        52440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52453                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.184641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.184843                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.184687                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184889                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.184687                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184889                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 184977.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 159031.098224                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 159065.889943                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data       203299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       203299                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 184977.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 159044.810532                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 159079.573108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 184977.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 159044.810532                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 159079.573108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6358                       # number of writebacks
system.l2.writebacks::total                      6358                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         9682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9695                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         9685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         9685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9698                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1647502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    975480154                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    977127656                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       434557                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       434557                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1647502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    975914711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    977562213                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1647502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    975914711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    977562213                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.184641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.184843                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.184687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.184687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184889                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 126730.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 100751.926668                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 100786.761836                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 144852.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 144852.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 126730.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 100765.587093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100800.393174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 126730.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 100765.587093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100800.393174                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.996259                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012865100                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042066.733871                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.996259                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020827                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794866                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12857483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12857483                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12857483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12857483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12857483                       # number of overall hits
system.cpu.icache.overall_hits::total        12857483                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3097755                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3097755                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3097755                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3097755                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3097755                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3097755                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12857499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12857499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12857499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12857499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12857499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12857499                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 193609.687500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 193609.687500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 193609.687500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 193609.687500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 193609.687500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 193609.687500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2512810                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2512810                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2512810                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2512810                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2512810                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2512810                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 193293.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 193293.076923                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 193293.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 193293.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 193293.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 193293.076923                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  52440                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                172316905                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  52696                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3270.018692                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   233.280834                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      22.719166                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.911253                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.088747                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9124246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9124246                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7185227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7185227                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17594                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17594                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16309473                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16309473                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16309473                       # number of overall hits
system.cpu.dcache.overall_hits::total        16309473                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       151440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151440                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         2875                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2875                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       154315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         154315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       154315                       # number of overall misses
system.cpu.dcache.overall_misses::total        154315                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  16172783159                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16172783159                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    435846179                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    435846179                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  16608629338                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16608629338                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  16608629338                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16608629338                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9275686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9275686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16463788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16463788                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16463788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16463788                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016327                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000400                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009373                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009373                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009373                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009373                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 106793.338345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106793.338345                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 151598.670957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 151598.670957                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 107628.094080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107628.094080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 107628.094080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107628.094080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1204118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 109465.272727                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25297                       # number of writebacks
system.cpu.dcache.writebacks::total             25297                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        99003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99003                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2872                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2872                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       101875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       101875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       101875                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       101875                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        52437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52437                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        52440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        52440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52440                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4420293638                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4420293638                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       634797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       634797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   4420928435                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420928435                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   4420928435                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420928435                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84297.225966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84297.225966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data       211599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       211599                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 84304.508677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84304.508677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 84304.508677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84304.508677                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
