TimeQuest Timing Analyzer report for 22521154_Lab02
Thu Oct 03 15:45:56 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]'
 14. Slow Model Minimum Pulse Width: 'CLOCK_50'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Hold: 'CLOCK_50'
 28. Fast Model Minimum Pulse Width: 'lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]'
 29. Fast Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Progagation Delay
 42. Minimum Progagation Delay
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; 22521154_Lab02                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C50F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; CLOCK_50                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                            ;
; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 197.71 MHz ; 197.71 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -4.058 ; -99.177       ;
+----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.872 ; -19.509       ;
+----------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -2.623 ; -11.738       ;
; CLOCK_50                                            ; -1.380 ; -27.380       ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                              ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.058 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.094      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -4.027 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.063      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.955 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.991      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.845 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.881      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.723 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.759      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.650      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.582 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.618      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
; -3.571 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 4.624      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.872 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 1.112      ;
; -1.486 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 1.498      ;
; -1.415 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 1.569      ;
; -1.372 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 1.112      ;
; -1.344 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 1.640      ;
; -1.273 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 1.711      ;
; -1.114 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 1.870      ;
; -1.043 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 1.941      ;
; -0.986 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 1.498      ;
; -0.972 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 2.012      ;
; -0.915 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 1.569      ;
; -0.901 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 2.083      ;
; -0.844 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 1.640      ;
; -0.830 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 2.154      ;
; -0.773 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 1.711      ;
; -0.759 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 2.225      ;
; -0.688 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 2.296      ;
; -0.617 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.468      ; 2.367      ;
; -0.614 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 1.870      ;
; -0.543 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 1.941      ;
; -0.488 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.513      ;
; -0.472 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 2.012      ;
; -0.417 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.584      ;
; -0.401 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 2.083      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 2.485      ; 2.611      ;
; -0.330 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 2.154      ;
; -0.259 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 2.225      ;
; -0.188 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 2.296      ;
; -0.117 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.468      ; 2.367      ;
; 0.012  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.513      ;
; 0.083  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.584      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.110  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 2.485      ; 2.611      ;
; 0.795  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.804  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.806  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.838  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 1.178  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.187  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.453      ;
; 1.189  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.192  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.192  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.224  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.228  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.230  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.499      ;
; 1.249  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.258  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 1.524      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+----------------------------------------------------------+
; -2.623 ; -1.623       ; 1.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1                                                       ;
; -2.623 ; -1.623       ; 1.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1                                                       ;
; -1.623 ; -1.623       ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1|clk                                                   ;
; -1.623 ; -1.623       ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1|clk                                                   ;
; -1.623 ; -1.623       ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cout_actual|combout                 ;
; -1.623 ; -1.623       ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cout_actual|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita10|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita10|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita10|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita10|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita11|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita11|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita11|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita11|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita12|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita12|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita12|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita12|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita13|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita13|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita13|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita13|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita14|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita14|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita14|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita14|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita15|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita15|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita15|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita15|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita16|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita16|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita16|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita16|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita17|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita17|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita17|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita17|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita18|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita18|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita18|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita18|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita19|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita19|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita19|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita19|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita20|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita20|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita20|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita20|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita21|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita21|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita21|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita21|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita22|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita22|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita22|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita22|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita23|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita23|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita23|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita23|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita24|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita24|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita24|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita24|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25~0|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25~0|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita4|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita4|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita4|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita4|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita5|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita5|cin              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[20]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[20]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[21]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[21]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[22]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[22]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[23]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[23]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[24]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[24]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[25]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[25]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[6]|clk        ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -0.994 ; -0.994 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  SW[1]    ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -0.994 ; -0.994 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 3.347 ; 3.347 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  SW[1]    ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 3.347 ; 3.347 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; HEX1[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.099 ; 11.099 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.087 ; 11.087 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 10.930 ; 10.930 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.099 ; 11.099 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.099 ; 11.099 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.071 ; 11.071 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
; LEDR[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 12.062 ; 12.062 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  LEDR[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 12.062 ; 12.062 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; HEX1[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 8.807 ; 8.807 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 8.964 ; 8.964 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 8.807 ; 8.807 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 8.976 ; 8.976 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 8.976 ; 8.976 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 8.948 ; 8.948 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
; LEDR[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 9.939 ; 9.939 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  LEDR[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 9.939 ; 9.939 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; HEX0[0]     ;       ; 6.374 ; 6.374 ;       ;
; SW[1]      ; HEX0[2]     ; 6.355 ;       ;       ; 6.355 ;
; SW[1]      ; HEX0[3]     ;       ; 6.375 ; 6.375 ;       ;
; SW[1]      ; HEX0[4]     ;       ; 6.375 ; 6.375 ;       ;
; SW[1]      ; HEX0[6]     ;       ; 6.115 ; 6.115 ;       ;
; SW[1]      ; LEDR[0]     ; 6.989 ; 6.989 ; 6.989 ; 6.989 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; HEX0[0]     ;       ; 6.374 ; 6.374 ;       ;
; SW[1]      ; HEX0[2]     ; 6.355 ;       ;       ; 6.355 ;
; SW[1]      ; HEX0[3]     ;       ; 6.375 ; 6.375 ;       ;
; SW[1]      ; HEX0[4]     ;       ; 6.375 ; 6.375 ;       ;
; SW[1]      ; HEX0[6]     ;       ; 6.115 ; 6.115 ;       ;
; SW[1]      ; LEDR[0]     ; 6.989 ; 6.989 ; 6.989 ; 6.989 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.408 ; -33.787       ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.094 ; -15.052       ;
+----------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -1.556 ; -5.336        ;
; CLOCK_50                                            ; -1.380 ; -27.380       ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                              ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.408 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.440      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.390 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.422      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.355 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.387      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.299 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.331      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.225 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.257      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.191 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.232      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.174 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.206      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
; -1.173 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 2.214      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.094 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.530      ;
; -0.954 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.670      ;
; -0.919 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.705      ;
; -0.884 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.740      ;
; -0.849 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.775      ;
; -0.755 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.869      ;
; -0.720 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.904      ;
; -0.685 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.939      ;
; -0.650 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 0.974      ;
; -0.615 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 1.009      ;
; -0.594 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.530      ;
; -0.580 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 1.044      ;
; -0.545 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 1.079      ;
; -0.510 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.331      ; 1.114      ;
; -0.454 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.670      ;
; -0.432 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.201      ;
; -0.419 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.705      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.405 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; 0.000        ; 1.340      ; 1.228      ;
; -0.384 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.740      ;
; -0.349 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.775      ;
; -0.255 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.869      ;
; -0.220 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.904      ;
; -0.185 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.939      ;
; -0.150 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 0.974      ;
; -0.115 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 1.009      ;
; -0.080 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 1.044      ;
; -0.045 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 1.079      ;
; -0.010 ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.331      ; 1.114      ;
; 0.068  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.201      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.095  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50    ; -0.500       ; 1.340      ; 1.228      ;
; 0.355  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.361  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.371  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.493  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.499  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.511  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.513  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.517  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.528  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.534  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ; CLOCK_50                                            ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+----------------------------------------------------------+
; -1.556 ; -0.556       ; 1.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1                                                       ;
; -1.556 ; -0.556       ; 1.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1                                                       ;
; -0.556 ; -0.556       ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1|clk                                                   ;
; -0.556 ; -0.556       ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; Q1|clk                                                   ;
; -0.556 ; -0.556       ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cout_actual|combout                 ;
; -0.556 ; -0.556       ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cout_actual|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|cmpr2|aneb_result_wire[0]~7|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita10|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita10|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita10|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita10|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita11|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita11|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita11|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita11|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita12|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita12|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita12|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita12|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita13|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita13|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita13|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita13|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita14|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita14|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita14|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita14|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita15|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita15|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita15|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita15|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita16|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita16|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita16|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita16|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita17|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita17|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita17|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita17|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita18|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita18|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita18|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita18|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita19|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita19|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita19|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita19|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita20|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita20|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita20|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita20|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita21|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita21|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita21|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita21|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita22|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita22|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita22|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita22|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita23|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita23|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita23|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita23|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita24|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita24|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita24|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita24|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25|cin             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25|cin             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25|cout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25|cout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25~0|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita25~0|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita25~0|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita4|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Fall       ; inst5|auto_generated|counter_comb_bita4|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita4|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita4|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita5|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; Rise       ; inst5|auto_generated|counter_comb_bita5|cin              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[19]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[20]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[20]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[21]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[21]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[22]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[22]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[23]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[23]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[24]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[24]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[25]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[25]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|auto_generated|counter_reg_bit1a[6]|clk        ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -0.414 ; -0.414 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  SW[1]    ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -0.414 ; -0.414 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 1.590 ; 1.590 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  SW[1]    ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 1.590 ; 1.590 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; HEX1[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.634 ; 5.634 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.634 ; 5.634 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.514 ; 5.514 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.604 ; 5.604 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.604 ; 5.604 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.601 ; 5.601 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
; LEDR[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 6.088 ; 6.088 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  LEDR[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 6.088 ; 6.088 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; HEX1[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.458 ; 4.458 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.578 ; 4.578 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.458 ; 4.458 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.545 ; 4.545 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
; LEDR[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.032 ; 5.032 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  LEDR[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.032 ; 5.032 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; HEX0[0]     ;       ; 3.449 ; 3.449 ;       ;
; SW[1]      ; HEX0[2]     ; 3.423 ;       ;       ; 3.423 ;
; SW[1]      ; HEX0[3]     ;       ; 3.443 ; 3.443 ;       ;
; SW[1]      ; HEX0[4]     ;       ; 3.443 ; 3.443 ;       ;
; SW[1]      ; HEX0[6]     ;       ; 3.324 ; 3.324 ;       ;
; SW[1]      ; LEDR[0]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; HEX0[0]     ;       ; 3.449 ; 3.449 ;       ;
; SW[1]      ; HEX0[2]     ; 3.423 ;       ;       ; 3.423 ;
; SW[1]      ; HEX0[3]     ;       ; 3.443 ; 3.443 ;       ;
; SW[1]      ; HEX0[4]     ;       ; 3.443 ; 3.443 ;       ;
; SW[1]      ; HEX0[6]     ;       ; 3.324 ; 3.324 ;       ;
; SW[1]      ; LEDR[0]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                     ; -4.058  ; -1.872  ; N/A      ; N/A     ; -2.623              ;
;  CLOCK_50                                            ; -4.058  ; -1.872  ; N/A      ; N/A     ; -1.380              ;
;  lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; N/A     ; N/A     ; N/A      ; N/A     ; -2.623              ;
; Design-wide TNS                                      ; -99.177 ; -19.509 ; 0.0      ; 0.0     ; -39.118             ;
;  CLOCK_50                                            ; -99.177 ; -19.509 ; N/A      ; N/A     ; -27.380             ;
;  lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; N/A     ; N/A     ; N/A      ; N/A     ; -11.738             ;
+------------------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -0.414 ; -0.414 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  SW[1]    ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; -0.414 ; -0.414 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 3.347 ; 3.347 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  SW[1]    ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 3.347 ; 3.347 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; HEX1[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.099 ; 11.099 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.087 ; 11.087 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 10.930 ; 10.930 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.099 ; 11.099 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.099 ; 11.099 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 11.071 ; 11.071 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
; LEDR[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 12.062 ; 12.062 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  LEDR[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 12.062 ; 12.062 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; HEX1[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.458 ; 4.458 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.578 ; 4.578 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[2]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.458 ; 4.458 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[3]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[4]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.548 ; 4.548 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  HEX1[6]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 4.545 ; 4.545 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
; LEDR[*]   ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.032 ; 5.032 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
;  LEDR[0]  ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; 5.032 ; 5.032 ; Rise       ; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; HEX0[0]     ;       ; 6.374 ; 6.374 ;       ;
; SW[1]      ; HEX0[2]     ; 6.355 ;       ;       ; 6.355 ;
; SW[1]      ; HEX0[3]     ;       ; 6.375 ; 6.375 ;       ;
; SW[1]      ; HEX0[4]     ;       ; 6.375 ; 6.375 ;       ;
; SW[1]      ; HEX0[6]     ;       ; 6.115 ; 6.115 ;       ;
; SW[1]      ; LEDR[0]     ; 6.989 ; 6.989 ; 6.989 ; 6.989 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[1]      ; HEX0[0]     ;       ; 3.449 ; 3.449 ;       ;
; SW[1]      ; HEX0[2]     ; 3.423 ;       ;       ; 3.423 ;
; SW[1]      ; HEX0[3]     ;       ; 3.443 ; 3.443 ;       ;
; SW[1]      ; HEX0[4]     ;       ; 3.443 ; 3.443 ;       ;
; SW[1]      ; HEX0[6]     ;       ; 3.324 ; 3.324 ;       ;
; SW[1]      ; LEDR[0]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                            ;
+-----------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+----------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50 ; 1625     ; 0        ; 0        ; 0        ;
; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50 ; 78       ; 78       ; 0        ; 0        ;
+-----------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                             ;
+-----------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                          ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+----------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50 ; 1625     ; 0        ; 0        ; 0        ;
; lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] ; CLOCK_50 ; 78       ; 78       ; 0        ; 0        ;
+-----------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 03 15:45:55 2024
Info: Command: quartus_sta 22521154_Lab02 -c 22521154_Lab02
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: '22521154_Lab02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.058       -99.177 CLOCK_50 
Info (332146): Worst-case hold slack is -1.872
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.872       -19.509 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.623       -11.738 lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] 
    Info (332119):    -1.380       -27.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst5|auto_generated|counter_comb_bita9  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.408       -33.787 CLOCK_50 
Info (332146): Worst-case hold slack is -1.094
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.094       -15.052 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.556
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.556        -5.336 lpm_counter:inst5|cntr_qth:auto_generated|safe_q[0] 
    Info (332119):    -1.380       -27.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Thu Oct 03 15:45:56 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


