<root><simulation><result_generated_time />2023-11-08 21:20:24<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 50176, 'O': 200704}<total_data_reuse />{'W': 196, 'I': 1024.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [196, 1, 1], 'O': [196, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 14)], [('OY', 14)]], [], [], []]<I />[[], [[('OX', 14)], [('OY', 14)]], [], []]<O />[[], [[('OX', 14)], [('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 4)], [('C', 4), ('K', 4), ('C', 4), ('C', 4), ('K', 4), ('K', 4)], []]<I />[[('K', 16), ('C', 4), ('C', 4), ('K', 4), ('C', 4)], [('C', 4), ('K', 4), ('K', 4)], []]<O />[[('K', 16), ('C', 4), ('C', 4), ('K', 4), ('C', 4), ('C', 4)], [('K', 4), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [1.0, 64.0, 16.0, 1.0], 'O': [1.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 2097152, 2097152], 'I': [512, 401408, 401408], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.06, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [1.0, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.12, 0.0], 'I': [1.0, 0.12, 0.0], 'O': [1.0, 0.12, 0.0]}<effective_mem_size_bit />{'W': [32, 524288, 2097152], 'I': [128, 401408, 401408], 'O': [512, 401408, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 1605632]}<total_unit_count />{'W': [196, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[262144, 262144], [262144, 262144], [262144, 0]]<I />[[3211264, 802816], [802816, 50176], [50176, 0]]<O />[[(51179520, 51380224), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(51179520, 51380224), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[32768, 32768], [4096, 4096], [1024, 0]]<I />[[401408, 100352], [12544, 784], [196, 0]]<O />[[(6397440, 6422528), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([6397440, 6422528], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />217055232</mac_count></basic_info><energy><total_energy />123180121.0<mem_energy_breakdown><W />[23.0, 811.8, 1363.8]<I />[171.5, 1393.5, 261.0]<O />[4499.5, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />10852761.6<total />123169931.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1879<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9817<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />267032<latency_cycle_without_data_loading />262144<ideal_computing_cycle />262144<data_loading><load_cycle_total />4888<load_cycle_individual />{'W': [8, 4096, 0], 'I': [197, 784, 0]}<load_cycle_combined />{'W': 4096, 'I': 784}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-262143], [-229320, -257985], [-262144, -262144]], 'I': [[-262143], [-257544, -245700], [-262144, -262144]], 'O': [[-262144], [-16256, -13248], [-259008, -261360]]}<mem_stall_cycle_shared />{'W': [[-262143], [-229320, 0], [0, 0]], 'I': [[-262143], [-257544, 0], [0, 0]], 'O': [[-262144], [-16256, -13248], [-259008, -261360]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 2097152, 2097152], 'I': [512, 401408, 401408], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [512, 2097152, 2097152], 'I': [100352, 401408, 401408], 'O': [100352, 1605632, 1605632]}<loop_cycles_each_level />{'W': [64, 262144, 262144], 'I': [4096, 262144, 262144], 'O': [16384, 262144, 262144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 16, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [24.5, 1.5], [1.5, 1.5]], 'O': [[8.0, 0.0], [6.1, 6.1], [6.1, 6.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [24.5, 24.5], [24.5, 1.5]], 'O': [[8.0, 0.5], [98.0, 6.1], [6.1, 6.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.1], [24.5, 1.5], [1.5, 0]], 'O': [[8.0, 0.5], [98.0, 6.1], [6.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [38.6, 107.5], [9.5, 6.1]], 'I': [[8.0, 0.1], [38.6, 107.5], [9.5, 6.1]], 'O': [[8.0, 0.5], [38.6, 107.5], [9.5, 6.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 262144], [64, 64, 4096], [262144, 262144, 1]], 'I': [[1, 1, 262144], [4096, 4096, 64], [262144, 262144, 1]], 'O': [[1, 1, 262144], [1024, 16384, 16], [262144, 262144, 1]]}<trans_time_real />{'W': [[0, 1, 262144], [[8, 64, 4096], [1, 64, 4096]], [[4096, 262144, 1], [1024, 262144, 1]]], 'I': [[0, 1, 262144], [[8, 4096, 64], [196, 4096, 64]], [[784, 262144, 1], [196, 262144, 1]]], 'O': [[0, 1, 262144], [[8, 16384, 16], [196, 16384, 16]], [[3136, 262144, 1], [784, 262144, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-258048, -261120]], 'I': [[-1], [-4088, -3900], [-261360, -261948]], 'O': [[-1], [-1016, -828], [-259008, -261360]]}<single_stall_count />{'W': [262143, 4095, 0], 'I': [262143, 63, 0], 'O': [262144, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [32760, 0], 'I': [12348, 0], 'O': [3136, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-262144, -262144], [-259008, -262144]], 1: [[-217036, -262144], [-259008, -259008]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.6<mem_area_percentage />99.1 %</area></results><elapsed_time_second />0</simulation></root>