############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "PI_compensator" v_ref
set_directive_interface -mode s_axilite "PI_compensator" Kp
set_directive_interface -mode s_axilite "PI_compensator" Ki2
set_directive_interface -mode ap_none "PI_compensator" u
set_directive_interface -mode s_axilite "PI_compensator" yVmeasDbg
set_directive_interface -mode s_axilite "PI_compensator" yDbg
set_directive_interface -mode s_axilite "PI_compensator" eDbg
set_directive_interface -mode s_axilite "PI_compensator" uDbg
set_directive_interface -mode ap_none "PI_compensator_DiffEq" u
set_directive_interface -mode s_axilite "PI_compensator_DiffEq" yDbg
set_directive_interface -mode s_axilite "PI_compensator_DiffEq" uDbg
set_directive_interface -mode s_axilite "PI_compensator_DiffEq" eDbg
set_directive_interface -mode s_axilite "PI_compensator_DiffEq" yVmeasDbg
set_directive_interface -mode s_axilite "PI_compensator_DiffEq" v_ref
set_directive_interface -mode ap_none "PI_compensator_DiffEq" v_meas
set_directive_interface -mode s_axilite "PI_compensator_DiffEq" X_MAX
set_directive_interface -mode s_axilite "PI_compensator_DiffEq" coef
