GL_MDET_RX,VAR_0
GL_MDET_RX_MAL_TYPE_M,VAR_1
GL_MDET_RX_MAL_TYPE_S,VAR_2
GL_MDET_RX_PF_NUM_M,VAR_3
GL_MDET_RX_PF_NUM_S,VAR_4
GL_MDET_RX_QNUM_M,VAR_5
GL_MDET_RX_QNUM_S,VAR_6
GL_MDET_RX_VALID_M,VAR_7
GL_MDET_RX_VF_NUM_M,VAR_8
GL_MDET_RX_VF_NUM_S,VAR_9
GL_MDET_TX_PQM,VAR_10
GL_MDET_TX_PQM_MAL_TYPE_M,VAR_11
GL_MDET_TX_PQM_MAL_TYPE_S,VAR_12
GL_MDET_TX_PQM_PF_NUM_M,VAR_13
GL_MDET_TX_PQM_PF_NUM_S,VAR_14
GL_MDET_TX_PQM_QNUM_M,VAR_15
GL_MDET_TX_PQM_QNUM_S,VAR_16
GL_MDET_TX_PQM_VALID_M,VAR_17
GL_MDET_TX_PQM_VF_NUM_M,VAR_18
GL_MDET_TX_PQM_VF_NUM_S,VAR_19
GL_MDET_TX_TCLAN,VAR_20
GL_MDET_TX_TCLAN_MAL_TYPE_M,VAR_21
GL_MDET_TX_TCLAN_MAL_TYPE_S,VAR_22
GL_MDET_TX_TCLAN_PF_NUM_M,VAR_23
GL_MDET_TX_TCLAN_PF_NUM_S,VAR_24
GL_MDET_TX_TCLAN_QNUM_M,VAR_25
GL_MDET_TX_TCLAN_QNUM_S,VAR_26
GL_MDET_TX_TCLAN_VALID_M,VAR_27
GL_MDET_TX_TCLAN_VF_NUM_M,VAR_28
GL_MDET_TX_TCLAN_VF_NUM_S,VAR_29
ICE_MDD_EVENTS_THRESHOLD,VAR_30
PF_MDET_RX,VAR_31
PF_MDET_RX_VALID_M,VAR_32
PF_MDET_TX_PQM,VAR_33
PF_MDET_TX_PQM_VALID_M,VAR_34
PF_MDET_TX_TCLAN,VAR_35
PF_MDET_TX_TCLAN_VALID_M,VAR_36
VP_MDET_RX,FUNC_0
VP_MDET_RX_VALID_M,VAR_37
VP_MDET_TX_PQM,FUNC_1
VP_MDET_TX_PQM_VALID_M,VAR_38
VP_MDET_TX_TCLAN,FUNC_2
VP_MDET_TX_TCLAN_VALID_M,VAR_39
VP_MDET_TX_TDPU,FUNC_3
VP_MDET_TX_TDPU_VALID_M,VAR_40
__ICE_MDD_EVENT_PENDING,VAR_41
__ICE_NEEDS_RESTART,VAR_42
dev_info,FUNC_4
ice_service_task_schedule,FUNC_5
netif_msg_rx_err,FUNC_6
netif_msg_tx_err,FUNC_7
rd32,FUNC_8
set_bit,FUNC_9
test_and_clear_bit,FUNC_10
wr32,FUNC_11
ice_handle_mdd_event,FUNC_12
pf,VAR_43
hw,VAR_44
mdd_detected,VAR_45
reg,VAR_46
i,VAR_47
pf_num,VAR_48
vf_num,VAR_49
event,VAR_50
queue,VAR_51
pf_num,VAR_52
vf_num,VAR_53
event,VAR_54
queue,VAR_55
pf_num,VAR_56
vf_num,VAR_57
event,VAR_58
queue,VAR_59
pf_mdd_detected,VAR_60
vf,VAR_61
vf_mdd_detected,VAR_62
