{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542265669107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542265669107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 14:07:48 2018 " "Processing started: Thu Nov 15 14:07:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542265669107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542265669107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau1 -c cau1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau1 -c cau1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542265669107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542265670299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cau1.v(17) " "Verilog HDL information at cau1.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1542265670443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau1.v 3 3 " "Found 3 design units, including 3 entities, in source file cau1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau1 " "Found entity 1: cau1" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542265670448 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542265670448 ""} { "Info" "ISGN_ENTITY_NAME" "3 display_0_9 " "Found entity 3: display_0_9" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542265670448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542265670448 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau1.v(7) " "Verilog HDL Instantiation warning at cau1.v(7): instance has no name" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542265670450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau1.v(8) " "Verilog HDL Instantiation warning at cau1.v(8): instance has no name" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542265670450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau1.v(9) " "Verilog HDL Instantiation warning at cau1.v(9): instance has no name" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542265670450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau1 " "Elaborating entity \"cau1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542265670500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_3 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_3\"" {  } { { "cau1.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542265670542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cau1.v(22) " "Verilog HDL assignment warning at cau1.v(22): truncated value with size 32 to match size of target (26)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542265670544 "|cau1|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau1.v(44) " "Verilog HDL assignment warning at cau1.v(44): truncated value with size 32 to match size of target (4)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542265670545 "|cau1|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau1.v(47) " "Verilog HDL assignment warning at cau1.v(47): truncated value with size 32 to match size of target (4)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542265670545 "|cau1|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau1.v(49) " "Verilog HDL assignment warning at cau1.v(49): truncated value with size 32 to match size of target (4)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542265670545 "|cau1|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau1.v(63) " "Verilog HDL assignment warning at cau1.v(63): truncated value with size 32 to match size of target (4)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542265670545 "|cau1|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau1.v(66) " "Verilog HDL assignment warning at cau1.v(66): truncated value with size 32 to match size of target (4)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542265670546 "|cau1|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau1.v(68) " "Verilog HDL assignment warning at cau1.v(68): truncated value with size 32 to match size of target (4)" {  } { { "cau1.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542265670546 "|cau1|counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_0_9 display_0_9:comb_4 " "Elaborating entity \"display_0_9\" for hierarchy \"display_0_9:comb_4\"" {  } { { "cau1.v" "comb_4" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/cau1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542265670567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/output_files/cau1.map.smsg " "Generated suppressed messages file E:/Workspace/GIT/IC-Design/altera-de1/bai07/cau1/output_files/cau1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542265671338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542265671682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542265671682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542265671862 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542265671862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542265671862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542265671862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542265671905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 14:07:51 2018 " "Processing ended: Thu Nov 15 14:07:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542265671905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542265671905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542265671905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542265671905 ""}
