// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _blockP1_HH_
#define _blockP1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "blockP2.h"
#include "parallel_v2.h"
#include "parallel_v2_label_0.h"
#include "parallel_v2_label_1.h"
#include "fifo_w16_d1000_A.h"
#include "fifo_w8_d1000_A.h"
#include "fifo_w1_d1000_A.h"

namespace ap_rtl {

struct blockP1 : public sc_module {
    // Port declarations 237
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > flip;
    sc_in< sc_lv<16> > twist;
    sc_in< sc_lv<16> > slice;
    sc_out< sc_lv<13> > P1Buffer_0_flip_address0;
    sc_out< sc_logic > P1Buffer_0_flip_ce0;
    sc_out< sc_logic > P1Buffer_0_flip_we0;
    sc_out< sc_lv<16> > P1Buffer_0_flip_d0;
    sc_in< sc_lv<16> > P1Buffer_0_flip_q0;
    sc_out< sc_lv<13> > P1Buffer_0_twist_address0;
    sc_out< sc_logic > P1Buffer_0_twist_ce0;
    sc_out< sc_logic > P1Buffer_0_twist_we0;
    sc_out< sc_lv<16> > P1Buffer_0_twist_d0;
    sc_in< sc_lv<16> > P1Buffer_0_twist_q0;
    sc_out< sc_lv<13> > P1Buffer_0_slice_address0;
    sc_out< sc_logic > P1Buffer_0_slice_ce0;
    sc_out< sc_logic > P1Buffer_0_slice_we0;
    sc_out< sc_lv<16> > P1Buffer_0_slice_d0;
    sc_in< sc_lv<16> > P1Buffer_0_slice_q0;
    sc_out< sc_lv<13> > P1Buffer_0_depthPha_address0;
    sc_out< sc_logic > P1Buffer_0_depthPha_ce0;
    sc_out< sc_logic > P1Buffer_0_depthPha_we0;
    sc_out< sc_lv<8> > P1Buffer_0_depthPha_d0;
    sc_in< sc_lv<8> > P1Buffer_0_depthPha_q0;
    sc_out< sc_lv<13> > P1Buffer_0_n_address0;
    sc_out< sc_logic > P1Buffer_0_n_ce0;
    sc_out< sc_logic > P1Buffer_0_n_we0;
    sc_out< sc_lv<8> > P1Buffer_0_n_d0;
    sc_in< sc_lv<8> > P1Buffer_0_n_q0;
    sc_out< sc_lv<18> > P1Buffer_0_i_address0;
    sc_out< sc_logic > P1Buffer_0_i_ce0;
    sc_out< sc_logic > P1Buffer_0_i_we0;
    sc_out< sc_lv<8> > P1Buffer_0_i_d0;
    sc_in< sc_lv<8> > P1Buffer_0_i_q0;
    sc_in< sc_lv<5> > depthPhase1;
    sc_in< sc_lv<8> > maxDepth;
    sc_in< sc_lv<16> > URFtoDLF;
    sc_in< sc_lv<16> > FRtoBR;
    sc_in< sc_logic > parity;
    sc_in< sc_lv<16> > URtoUL;
    sc_in< sc_lv<16> > UBtoDF;
    sc_out< sc_lv<10> > P3Buffer_0_parity_address0;
    sc_out< sc_logic > P3Buffer_0_parity_ce0;
    sc_out< sc_logic > P3Buffer_0_parity_we0;
    sc_out< sc_lv<1> > P3Buffer_0_parity_d0;
    sc_in< sc_lv<1> > P3Buffer_0_parity_q0;
    sc_out< sc_lv<10> > P3Buffer_0_URFtoDLF_address0;
    sc_out< sc_logic > P3Buffer_0_URFtoDLF_ce0;
    sc_out< sc_logic > P3Buffer_0_URFtoDLF_we0;
    sc_out< sc_lv<16> > P3Buffer_0_URFtoDLF_d0;
    sc_in< sc_lv<16> > P3Buffer_0_URFtoDLF_q0;
    sc_out< sc_lv<10> > P3Buffer_0_FRtoBR_address0;
    sc_out< sc_logic > P3Buffer_0_FRtoBR_ce0;
    sc_out< sc_logic > P3Buffer_0_FRtoBR_we0;
    sc_out< sc_lv<16> > P3Buffer_0_FRtoBR_d0;
    sc_in< sc_lv<16> > P3Buffer_0_FRtoBR_q0;
    sc_out< sc_lv<10> > P3Buffer_0_URtoDF_address0;
    sc_out< sc_logic > P3Buffer_0_URtoDF_ce0;
    sc_out< sc_logic > P3Buffer_0_URtoDF_we0;
    sc_out< sc_lv<16> > P3Buffer_0_URtoDF_d0;
    sc_in< sc_lv<16> > P3Buffer_0_URtoDF_q0;
    sc_out< sc_lv<10> > P3Buffer_0_n_address0;
    sc_out< sc_logic > P3Buffer_0_n_ce0;
    sc_out< sc_logic > P3Buffer_0_n_we0;
    sc_out< sc_lv<8> > P3Buffer_0_n_d0;
    sc_in< sc_lv<8> > P3Buffer_0_n_q0;
    sc_out< sc_lv<15> > P3Buffer_0_i_address0;
    sc_out< sc_logic > P3Buffer_0_i_ce0;
    sc_out< sc_logic > P3Buffer_0_i_we0;
    sc_out< sc_lv<8> > P3Buffer_0_i_d0;
    sc_in< sc_lv<8> > P3Buffer_0_i_q0;
    sc_out< sc_lv<15> > P3Buffer_0_i_address1;
    sc_out< sc_logic > P3Buffer_0_i_ce1;
    sc_out< sc_logic > P3Buffer_0_i_we1;
    sc_out< sc_lv<8> > P3Buffer_0_i_d1;
    sc_in< sc_lv<8> > P3Buffer_0_i_q1;
    sc_out< sc_lv<8> > encode_length;
    sc_out< sc_logic > encode_length_ap_vld;
    sc_out< sc_lv<5> > encode_array_address0;
    sc_out< sc_logic > encode_array_ce0;
    sc_out< sc_logic > encode_array_we0;
    sc_out< sc_lv<8> > encode_array_d0;
    sc_out< sc_logic > m_axi_twistMove2_AWVALID;
    sc_in< sc_logic > m_axi_twistMove2_AWREADY;
    sc_out< sc_lv<32> > m_axi_twistMove2_AWADDR;
    sc_out< sc_lv<1> > m_axi_twistMove2_AWID;
    sc_out< sc_lv<32> > m_axi_twistMove2_AWLEN;
    sc_out< sc_lv<3> > m_axi_twistMove2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_twistMove2_AWBURST;
    sc_out< sc_lv<2> > m_axi_twistMove2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_twistMove2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_twistMove2_AWPROT;
    sc_out< sc_lv<4> > m_axi_twistMove2_AWQOS;
    sc_out< sc_lv<4> > m_axi_twistMove2_AWREGION;
    sc_out< sc_lv<1> > m_axi_twistMove2_AWUSER;
    sc_out< sc_logic > m_axi_twistMove2_WVALID;
    sc_in< sc_logic > m_axi_twistMove2_WREADY;
    sc_out< sc_lv<16> > m_axi_twistMove2_WDATA;
    sc_out< sc_lv<2> > m_axi_twistMove2_WSTRB;
    sc_out< sc_logic > m_axi_twistMove2_WLAST;
    sc_out< sc_lv<1> > m_axi_twistMove2_WID;
    sc_out< sc_lv<1> > m_axi_twistMove2_WUSER;
    sc_out< sc_logic > m_axi_twistMove2_ARVALID;
    sc_in< sc_logic > m_axi_twistMove2_ARREADY;
    sc_out< sc_lv<32> > m_axi_twistMove2_ARADDR;
    sc_out< sc_lv<1> > m_axi_twistMove2_ARID;
    sc_out< sc_lv<32> > m_axi_twistMove2_ARLEN;
    sc_out< sc_lv<3> > m_axi_twistMove2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_twistMove2_ARBURST;
    sc_out< sc_lv<2> > m_axi_twistMove2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_twistMove2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_twistMove2_ARPROT;
    sc_out< sc_lv<4> > m_axi_twistMove2_ARQOS;
    sc_out< sc_lv<4> > m_axi_twistMove2_ARREGION;
    sc_out< sc_lv<1> > m_axi_twistMove2_ARUSER;
    sc_in< sc_logic > m_axi_twistMove2_RVALID;
    sc_out< sc_logic > m_axi_twistMove2_RREADY;
    sc_in< sc_lv<16> > m_axi_twistMove2_RDATA;
    sc_in< sc_logic > m_axi_twistMove2_RLAST;
    sc_in< sc_lv<1> > m_axi_twistMove2_RID;
    sc_in< sc_lv<1> > m_axi_twistMove2_RUSER;
    sc_in< sc_lv<2> > m_axi_twistMove2_RRESP;
    sc_in< sc_logic > m_axi_twistMove2_BVALID;
    sc_out< sc_logic > m_axi_twistMove2_BREADY;
    sc_in< sc_lv<2> > m_axi_twistMove2_BRESP;
    sc_in< sc_lv<1> > m_axi_twistMove2_BID;
    sc_in< sc_lv<1> > m_axi_twistMove2_BUSER;
    sc_in< sc_lv<31> > twistMove2_offset;
    sc_out< sc_logic > m_axi_flipMove2_AWVALID;
    sc_in< sc_logic > m_axi_flipMove2_AWREADY;
    sc_out< sc_lv<32> > m_axi_flipMove2_AWADDR;
    sc_out< sc_lv<1> > m_axi_flipMove2_AWID;
    sc_out< sc_lv<32> > m_axi_flipMove2_AWLEN;
    sc_out< sc_lv<3> > m_axi_flipMove2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_flipMove2_AWBURST;
    sc_out< sc_lv<2> > m_axi_flipMove2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_flipMove2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_flipMove2_AWPROT;
    sc_out< sc_lv<4> > m_axi_flipMove2_AWQOS;
    sc_out< sc_lv<4> > m_axi_flipMove2_AWREGION;
    sc_out< sc_lv<1> > m_axi_flipMove2_AWUSER;
    sc_out< sc_logic > m_axi_flipMove2_WVALID;
    sc_in< sc_logic > m_axi_flipMove2_WREADY;
    sc_out< sc_lv<16> > m_axi_flipMove2_WDATA;
    sc_out< sc_lv<2> > m_axi_flipMove2_WSTRB;
    sc_out< sc_logic > m_axi_flipMove2_WLAST;
    sc_out< sc_lv<1> > m_axi_flipMove2_WID;
    sc_out< sc_lv<1> > m_axi_flipMove2_WUSER;
    sc_out< sc_logic > m_axi_flipMove2_ARVALID;
    sc_in< sc_logic > m_axi_flipMove2_ARREADY;
    sc_out< sc_lv<32> > m_axi_flipMove2_ARADDR;
    sc_out< sc_lv<1> > m_axi_flipMove2_ARID;
    sc_out< sc_lv<32> > m_axi_flipMove2_ARLEN;
    sc_out< sc_lv<3> > m_axi_flipMove2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_flipMove2_ARBURST;
    sc_out< sc_lv<2> > m_axi_flipMove2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_flipMove2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_flipMove2_ARPROT;
    sc_out< sc_lv<4> > m_axi_flipMove2_ARQOS;
    sc_out< sc_lv<4> > m_axi_flipMove2_ARREGION;
    sc_out< sc_lv<1> > m_axi_flipMove2_ARUSER;
    sc_in< sc_logic > m_axi_flipMove2_RVALID;
    sc_out< sc_logic > m_axi_flipMove2_RREADY;
    sc_in< sc_lv<16> > m_axi_flipMove2_RDATA;
    sc_in< sc_logic > m_axi_flipMove2_RLAST;
    sc_in< sc_lv<1> > m_axi_flipMove2_RID;
    sc_in< sc_lv<1> > m_axi_flipMove2_RUSER;
    sc_in< sc_lv<2> > m_axi_flipMove2_RRESP;
    sc_in< sc_logic > m_axi_flipMove2_BVALID;
    sc_out< sc_logic > m_axi_flipMove2_BREADY;
    sc_in< sc_lv<2> > m_axi_flipMove2_BRESP;
    sc_in< sc_lv<1> > m_axi_flipMove2_BID;
    sc_in< sc_lv<1> > m_axi_flipMove2_BUSER;
    sc_in< sc_lv<31> > flipMove2_offset;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_AWVALID;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_AWREADY;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_AWADDR;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_AWID;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_AWLEN;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_AWBURST;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_AWPROT;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_AWQOS;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_AWREGION;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_AWUSER;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_WVALID;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_WREADY;
    sc_out< sc_lv<16> > m_axi_FRtoBR_Move2_WDATA;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_WSTRB;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_WLAST;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_WID;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_WUSER;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_ARVALID;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_ARREADY;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_ARADDR;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_ARID;
    sc_out< sc_lv<32> > m_axi_FRtoBR_Move2_ARLEN;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_ARBURST;
    sc_out< sc_lv<2> > m_axi_FRtoBR_Move2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_FRtoBR_Move2_ARPROT;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_ARQOS;
    sc_out< sc_lv<4> > m_axi_FRtoBR_Move2_ARREGION;
    sc_out< sc_lv<1> > m_axi_FRtoBR_Move2_ARUSER;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_RVALID;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_RREADY;
    sc_in< sc_lv<16> > m_axi_FRtoBR_Move2_RDATA;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_RLAST;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_RID;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_RUSER;
    sc_in< sc_lv<2> > m_axi_FRtoBR_Move2_RRESP;
    sc_in< sc_logic > m_axi_FRtoBR_Move2_BVALID;
    sc_out< sc_logic > m_axi_FRtoBR_Move2_BREADY;
    sc_in< sc_lv<2> > m_axi_FRtoBR_Move2_BRESP;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_BID;
    sc_in< sc_lv<1> > m_axi_FRtoBR_Move2_BUSER;
    sc_in< sc_lv<31> > FRtoBR_Move2_offset;
    sc_in< sc_lv<31> > Slice_Twist_Prun2_offset;
    sc_in< sc_lv<31> > Slice_Flip_Prun2_offset;
    sc_in< sc_lv<31> > URFtoDLF_Move2_offset;
    sc_in< sc_lv<31> > URtoDF_Move2_offset;
    sc_in< sc_lv<31> > URtoUL_Move2_offset;
    sc_in< sc_lv<31> > UBtoDF_Move2_offset;
    sc_in< sc_lv<31> > MergeURtoULandUBtoDF2_offset;
    sc_in< sc_lv<31> > Slice_URFtoDLF_Parity_Prun2_offset;
    sc_in< sc_lv<31> > Slice_URtoDF_Parity_Prun2_offset;
    sc_in< sc_lv<32> > a_i;
    sc_out< sc_lv<32> > a_o;
    sc_out< sc_logic > a_o_ap_vld;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const1;


    // Module declarations
    blockP1(sc_module_name name);
    SC_HAS_PROCESS(blockP1);

    ~blockP1();

    sc_trace_file* mVcdFile;

    parallel_v2_label_0* label_0_U;
    parallel_v2_label_1* label_1_U;
    blockP2* grp_blockP2_fu_1316;
    parallel_v2* grp_parallel_v2_fu_1456;
    fifo_w16_d1000_A* P2Buffer_V_FRtoBR_fifo_U;
    fifo_w16_d1000_A* P2Buffer_V_URFtoDLF_fifo_U;
    fifo_w16_d1000_A* P2Buffer_V_URtoDF_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_depthPhas_fifo_U;
    fifo_w16_d1000_A* P2Buffer_V_flip_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_0_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_1_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_10_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_11_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_12_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_13_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_14_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_15_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_16_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_17_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_18_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_19_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_2_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_20_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_21_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_22_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_23_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_24_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_25_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_26_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_27_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_28_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_29_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_3_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_30_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_4_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_5_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_6_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_7_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_8_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_i_9_fifo_U;
    fifo_w8_d1000_A* P2Buffer_V_n_fifo_U;
    fifo_w1_d1000_A* P2Buffer_V_parity_fifo_U;
    fifo_w16_d1000_A* P2Buffer_V_slice_fifo_U;
    fifo_w16_d1000_A* P2Buffer_V_twist_fifo_U;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > label_0_address0;
    sc_signal< sc_logic > label_0_ce0;
    sc_signal< sc_lv<3> > label_0_q0;
    sc_signal< sc_lv<5> > label_1_address0;
    sc_signal< sc_logic > label_1_ce0;
    sc_signal< sc_lv<2> > label_1_q0;
    sc_signal< sc_lv<8> > depthPhase1_cast1_fu_1586_p1;
    sc_signal< sc_lv<8> > depthPhase1_cast1_reg_1800;
    sc_signal< sc_lv<1> > tmp_fu_1590_p2;
    sc_signal< sc_lv<1> > tmp_reg_1830;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > p_1_fu_1596_p2;
    sc_signal< sc_lv<5> > p_1_reg_1834;
    sc_signal< sc_lv<3> > label_0_load_reg_1849;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<2> > label_1_load_reg_1855;
    sc_signal< sc_lv<32> > P1End_2_fu_1676_p3;
    sc_signal< sc_lv<32> > P1End_2_reg_1866;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_223_fu_1648_p2;
    sc_signal< sc_lv<1> > tmp_224_fu_1658_p2;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_ap_return;
    sc_signal< sc_lv<32> > P1Start_1_reg_1871;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_ap_idle;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_ap_ready;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_ap_done;
    sc_signal< sc_lv<1> > tmp_2_nbreadreq_fu_1076_p42;
    sc_signal< sc_lv<1> > tmp_2_reg_1876;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_blockP2_fu_1316_ap_start;
    sc_signal< sc_logic > grp_blockP2_fu_1316_ap_done;
    sc_signal< sc_logic > grp_blockP2_fu_1316_ap_idle;
    sc_signal< sc_logic > grp_blockP2_fu_1316_ap_ready;
    sc_signal< sc_lv<10> > grp_blockP2_fu_1316_P3Buffer_0_parity_address0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_parity_ce0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_parity_we0;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_P3Buffer_0_parity_d0;
    sc_signal< sc_lv<10> > grp_blockP2_fu_1316_P3Buffer_0_URFtoDLF_address0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_URFtoDLF_ce0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_URFtoDLF_we0;
    sc_signal< sc_lv<16> > grp_blockP2_fu_1316_P3Buffer_0_URFtoDLF_d0;
    sc_signal< sc_lv<10> > grp_blockP2_fu_1316_P3Buffer_0_FRtoBR_address0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_FRtoBR_ce0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_FRtoBR_we0;
    sc_signal< sc_lv<16> > grp_blockP2_fu_1316_P3Buffer_0_FRtoBR_d0;
    sc_signal< sc_lv<10> > grp_blockP2_fu_1316_P3Buffer_0_URtoDF_address0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_URtoDF_ce0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_URtoDF_we0;
    sc_signal< sc_lv<16> > grp_blockP2_fu_1316_P3Buffer_0_URtoDF_d0;
    sc_signal< sc_lv<10> > grp_blockP2_fu_1316_P3Buffer_0_n_address0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_n_ce0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_n_we0;
    sc_signal< sc_lv<8> > grp_blockP2_fu_1316_P3Buffer_0_n_d0;
    sc_signal< sc_lv<15> > grp_blockP2_fu_1316_P3Buffer_0_i_address0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_i_ce0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_i_we0;
    sc_signal< sc_lv<8> > grp_blockP2_fu_1316_P3Buffer_0_i_d0;
    sc_signal< sc_lv<15> > grp_blockP2_fu_1316_P3Buffer_0_i_address1;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_i_ce1;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P3Buffer_0_i_we1;
    sc_signal< sc_lv<8> > grp_blockP2_fu_1316_P3Buffer_0_i_d1;
    sc_signal< sc_lv<8> > grp_blockP2_fu_1316_encode_length;
    sc_signal< sc_logic > grp_blockP2_fu_1316_encode_length_ap_vld;
    sc_signal< sc_lv<5> > grp_blockP2_fu_1316_encode_array_address0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_encode_array_ce0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_encode_array_we0;
    sc_signal< sc_lv<8> > grp_blockP2_fu_1316_encode_array_d0;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_AWUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_WSTRB;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_WID;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_WUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_ARUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_RREADY;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_FRtoBR_Move2_BREADY;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_AWUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_WSTRB;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_WID;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_WUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_ARUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_RREADY;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URFtoDLF_Move2_BREADY;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_AWUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_WSTRB;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_WID;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_WUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARID;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_ARUSER;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_RREADY;
    sc_signal< sc_logic > grp_blockP2_fu_1316_m_axi_URtoDF_Move2_BREADY;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_flip_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_twist_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_slice_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_parity_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_URFtoDLF_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_FRtoBR_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_URtoDF_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_depthPhas_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_n_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_0_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_1_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_2_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_3_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_4_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_5_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_6_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_7_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_8_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_9_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_10_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_11_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_12_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_13_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_14_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_15_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_16_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_17_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_18_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_19_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_20_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_21_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_22_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_23_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_24_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_25_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_26_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_27_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_28_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_29_read;
    sc_signal< sc_logic > grp_blockP2_fu_1316_P2Buffer_V_i_30_read;
    sc_signal< sc_lv<32> > grp_blockP2_fu_1316_a;
    sc_signal< sc_logic > grp_blockP2_fu_1316_a_ap_vld;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_ap_start;
    sc_signal< sc_lv<13> > grp_parallel_v2_fu_1456_P1Buffer_0_flip_address0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_flip_ce0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_flip_we0;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P1Buffer_0_flip_d0;
    sc_signal< sc_lv<13> > grp_parallel_v2_fu_1456_P1Buffer_0_twist_address0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_twist_ce0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_twist_we0;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P1Buffer_0_twist_d0;
    sc_signal< sc_lv<13> > grp_parallel_v2_fu_1456_P1Buffer_0_slice_address0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_slice_ce0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_slice_we0;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P1Buffer_0_slice_d0;
    sc_signal< sc_lv<13> > grp_parallel_v2_fu_1456_P1Buffer_0_depthPha_address0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_depthPha_ce0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_depthPha_we0;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P1Buffer_0_depthPha_d0;
    sc_signal< sc_lv<13> > grp_parallel_v2_fu_1456_P1Buffer_0_n_address0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_n_ce0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_n_we0;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P1Buffer_0_n_d0;
    sc_signal< sc_lv<18> > grp_parallel_v2_fu_1456_P1Buffer_0_i_address0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_i_ce0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P1Buffer_0_i_we0;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P1Buffer_0_i_d0;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_first_read;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWVALID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWADDR;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWLEN;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWSIZE;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWBURST;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWLOCK;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWCACHE;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWPROT;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWQOS;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWREGION;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_twistMove2_AWUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_twistMove2_WVALID;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_m_axi_twistMove2_WDATA;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_twistMove2_WSTRB;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_twistMove2_WLAST;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_twistMove2_WID;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_twistMove2_WUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARVALID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARADDR;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARLEN;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARSIZE;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARBURST;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARLOCK;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARCACHE;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARPROT;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARQOS;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARREGION;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_twistMove2_ARUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_twistMove2_RREADY;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_twistMove2_BREADY;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWVALID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWADDR;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWLEN;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWSIZE;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWBURST;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWLOCK;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWCACHE;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWPROT;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWQOS;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWREGION;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_flipMove2_AWUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_flipMove2_WVALID;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_m_axi_flipMove2_WDATA;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_flipMove2_WSTRB;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_flipMove2_WLAST;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_flipMove2_WID;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_flipMove2_WUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARVALID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARADDR;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARLEN;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARSIZE;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARBURST;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARLOCK;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARCACHE;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARPROT;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARQOS;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARREGION;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_flipMove2_ARUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_flipMove2_RREADY;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_flipMove2_BREADY;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWVALID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWADDR;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWLEN;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWSIZE;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWBURST;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWLOCK;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWCACHE;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWPROT;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWQOS;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWREGION;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_AWUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_WVALID;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_WDATA;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_WSTRB;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_WLAST;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_WID;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_WUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARVALID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARADDR;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARID;
    sc_signal< sc_lv<32> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARLEN;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARSIZE;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARBURST;
    sc_signal< sc_lv<2> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARLOCK;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARCACHE;
    sc_signal< sc_lv<3> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARPROT;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARQOS;
    sc_signal< sc_lv<4> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARREGION;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_ARUSER;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_RREADY;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_m_axi_FRtoBR_Move2_BREADY;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P2Buffer_V_flip_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_flip_write;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P2Buffer_V_twist_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_twist_write;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P2Buffer_V_slice_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_slice_write;
    sc_signal< sc_lv<1> > grp_parallel_v2_fu_1456_P2Buffer_V_parity_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_parity_write;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P2Buffer_V_URFtoDLF_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_URFtoDLF_write;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P2Buffer_V_FRtoBR_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_FRtoBR_write;
    sc_signal< sc_lv<16> > grp_parallel_v2_fu_1456_P2Buffer_V_URtoDF_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_URtoDF_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_depthPhas_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_depthPhas_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_n_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_n_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_0_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_0_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_1_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_1_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_2_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_2_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_3_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_3_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_4_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_4_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_5_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_5_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_6_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_6_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_7_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_7_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_8_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_8_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_9_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_9_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_10_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_10_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_11_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_11_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_12_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_12_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_13_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_13_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_14_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_14_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_15_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_15_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_16_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_16_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_17_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_17_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_18_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_18_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_19_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_19_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_20_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_20_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_21_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_21_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_22_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_22_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_23_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_23_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_24_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_24_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_25_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_25_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_26_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_26_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_27_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_27_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_28_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_28_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_29_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_29_write;
    sc_signal< sc_lv<8> > grp_parallel_v2_fu_1456_P2Buffer_V_i_30_din;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_P2Buffer_V_i_30_write;
    sc_signal< sc_lv<5> > p_reg_1267;
    sc_signal< sc_lv<32> > P1End_reg_1278;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< bool > ap_block_state9_on_subcall_done;
    sc_signal< sc_lv<32> > P1Start_reg_1290;
    sc_signal< sc_lv<1> > first_reg_1302;
    sc_signal< sc_logic > grp_blockP2_fu_1316_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<16> > P2Buffer_V_flip_dout;
    sc_signal< sc_logic > P2Buffer_V_flip_empty_n;
    sc_signal< sc_logic > P2Buffer_V_flip_read;
    sc_signal< sc_lv<16> > P2Buffer_V_twist_dout;
    sc_signal< sc_logic > P2Buffer_V_twist_empty_n;
    sc_signal< sc_logic > P2Buffer_V_twist_read;
    sc_signal< sc_lv<16> > P2Buffer_V_slice_dout;
    sc_signal< sc_logic > P2Buffer_V_slice_empty_n;
    sc_signal< sc_logic > P2Buffer_V_slice_read;
    sc_signal< sc_lv<1> > P2Buffer_V_parity_dout;
    sc_signal< sc_logic > P2Buffer_V_parity_empty_n;
    sc_signal< sc_logic > P2Buffer_V_parity_read;
    sc_signal< sc_lv<16> > P2Buffer_V_URFtoDLF_dout;
    sc_signal< sc_logic > P2Buffer_V_URFtoDLF_empty_n;
    sc_signal< sc_logic > P2Buffer_V_URFtoDLF_read;
    sc_signal< sc_lv<16> > P2Buffer_V_FRtoBR_dout;
    sc_signal< sc_logic > P2Buffer_V_FRtoBR_empty_n;
    sc_signal< sc_logic > P2Buffer_V_FRtoBR_read;
    sc_signal< sc_lv<16> > P2Buffer_V_URtoDF_dout;
    sc_signal< sc_logic > P2Buffer_V_URtoDF_empty_n;
    sc_signal< sc_logic > P2Buffer_V_URtoDF_read;
    sc_signal< sc_lv<8> > P2Buffer_V_depthPhas_dout;
    sc_signal< sc_logic > P2Buffer_V_depthPhas_empty_n;
    sc_signal< sc_logic > P2Buffer_V_depthPhas_read;
    sc_signal< sc_lv<8> > P2Buffer_V_n_dout;
    sc_signal< sc_logic > P2Buffer_V_n_empty_n;
    sc_signal< sc_logic > P2Buffer_V_n_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_0_dout;
    sc_signal< sc_logic > P2Buffer_V_i_0_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_0_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_1_dout;
    sc_signal< sc_logic > P2Buffer_V_i_1_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_1_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_2_dout;
    sc_signal< sc_logic > P2Buffer_V_i_2_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_2_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_3_dout;
    sc_signal< sc_logic > P2Buffer_V_i_3_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_3_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_4_dout;
    sc_signal< sc_logic > P2Buffer_V_i_4_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_4_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_5_dout;
    sc_signal< sc_logic > P2Buffer_V_i_5_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_5_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_6_dout;
    sc_signal< sc_logic > P2Buffer_V_i_6_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_6_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_7_dout;
    sc_signal< sc_logic > P2Buffer_V_i_7_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_7_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_8_dout;
    sc_signal< sc_logic > P2Buffer_V_i_8_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_8_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_9_dout;
    sc_signal< sc_logic > P2Buffer_V_i_9_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_9_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_10_dout;
    sc_signal< sc_logic > P2Buffer_V_i_10_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_10_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_11_dout;
    sc_signal< sc_logic > P2Buffer_V_i_11_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_11_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_12_dout;
    sc_signal< sc_logic > P2Buffer_V_i_12_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_12_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_13_dout;
    sc_signal< sc_logic > P2Buffer_V_i_13_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_13_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_14_dout;
    sc_signal< sc_logic > P2Buffer_V_i_14_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_14_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_15_dout;
    sc_signal< sc_logic > P2Buffer_V_i_15_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_15_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_16_dout;
    sc_signal< sc_logic > P2Buffer_V_i_16_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_16_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_17_dout;
    sc_signal< sc_logic > P2Buffer_V_i_17_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_17_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_18_dout;
    sc_signal< sc_logic > P2Buffer_V_i_18_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_18_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_19_dout;
    sc_signal< sc_logic > P2Buffer_V_i_19_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_19_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_20_dout;
    sc_signal< sc_logic > P2Buffer_V_i_20_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_20_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_21_dout;
    sc_signal< sc_logic > P2Buffer_V_i_21_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_21_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_22_dout;
    sc_signal< sc_logic > P2Buffer_V_i_22_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_22_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_23_dout;
    sc_signal< sc_logic > P2Buffer_V_i_23_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_23_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_24_dout;
    sc_signal< sc_logic > P2Buffer_V_i_24_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_24_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_25_dout;
    sc_signal< sc_logic > P2Buffer_V_i_25_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_25_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_26_dout;
    sc_signal< sc_logic > P2Buffer_V_i_26_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_26_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_27_dout;
    sc_signal< sc_logic > P2Buffer_V_i_27_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_27_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_28_dout;
    sc_signal< sc_logic > P2Buffer_V_i_28_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_28_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_29_dout;
    sc_signal< sc_logic > P2Buffer_V_i_29_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_29_read;
    sc_signal< sc_lv<8> > P2Buffer_V_i_30_dout;
    sc_signal< sc_logic > P2Buffer_V_i_30_empty_n;
    sc_signal< sc_logic > P2Buffer_V_i_30_read;
    sc_signal< sc_logic > grp_parallel_v2_fu_1456_ap_start_reg;
    sc_signal< sc_logic > P2Buffer_V_flip_full_n;
    sc_signal< sc_logic > P2Buffer_V_flip_write;
    sc_signal< sc_logic > P2Buffer_V_twist_full_n;
    sc_signal< sc_logic > P2Buffer_V_twist_write;
    sc_signal< sc_logic > P2Buffer_V_slice_full_n;
    sc_signal< sc_logic > P2Buffer_V_slice_write;
    sc_signal< sc_logic > P2Buffer_V_parity_full_n;
    sc_signal< sc_logic > P2Buffer_V_parity_write;
    sc_signal< sc_logic > P2Buffer_V_URFtoDLF_full_n;
    sc_signal< sc_logic > P2Buffer_V_URFtoDLF_write;
    sc_signal< sc_logic > P2Buffer_V_FRtoBR_full_n;
    sc_signal< sc_logic > P2Buffer_V_FRtoBR_write;
    sc_signal< sc_logic > P2Buffer_V_URtoDF_full_n;
    sc_signal< sc_logic > P2Buffer_V_URtoDF_write;
    sc_signal< sc_logic > P2Buffer_V_depthPhas_full_n;
    sc_signal< sc_logic > P2Buffer_V_depthPhas_write;
    sc_signal< sc_logic > P2Buffer_V_n_full_n;
    sc_signal< sc_logic > P2Buffer_V_n_write;
    sc_signal< sc_logic > P2Buffer_V_i_0_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_0_write;
    sc_signal< sc_logic > P2Buffer_V_i_1_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_1_write;
    sc_signal< sc_logic > P2Buffer_V_i_2_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_2_write;
    sc_signal< sc_logic > P2Buffer_V_i_3_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_3_write;
    sc_signal< sc_logic > P2Buffer_V_i_4_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_4_write;
    sc_signal< sc_logic > P2Buffer_V_i_5_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_5_write;
    sc_signal< sc_logic > P2Buffer_V_i_6_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_6_write;
    sc_signal< sc_logic > P2Buffer_V_i_7_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_7_write;
    sc_signal< sc_logic > P2Buffer_V_i_8_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_8_write;
    sc_signal< sc_logic > P2Buffer_V_i_9_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_9_write;
    sc_signal< sc_logic > P2Buffer_V_i_10_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_10_write;
    sc_signal< sc_logic > P2Buffer_V_i_11_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_11_write;
    sc_signal< sc_logic > P2Buffer_V_i_12_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_12_write;
    sc_signal< sc_logic > P2Buffer_V_i_13_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_13_write;
    sc_signal< sc_logic > P2Buffer_V_i_14_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_14_write;
    sc_signal< sc_logic > P2Buffer_V_i_15_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_15_write;
    sc_signal< sc_logic > P2Buffer_V_i_16_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_16_write;
    sc_signal< sc_logic > P2Buffer_V_i_17_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_17_write;
    sc_signal< sc_logic > P2Buffer_V_i_18_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_18_write;
    sc_signal< sc_logic > P2Buffer_V_i_19_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_19_write;
    sc_signal< sc_logic > P2Buffer_V_i_20_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_20_write;
    sc_signal< sc_logic > P2Buffer_V_i_21_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_21_write;
    sc_signal< sc_logic > P2Buffer_V_i_22_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_22_write;
    sc_signal< sc_logic > P2Buffer_V_i_23_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_23_write;
    sc_signal< sc_logic > P2Buffer_V_i_24_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_24_write;
    sc_signal< sc_logic > P2Buffer_V_i_25_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_25_write;
    sc_signal< sc_logic > P2Buffer_V_i_26_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_26_write;
    sc_signal< sc_logic > P2Buffer_V_i_27_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_27_write;
    sc_signal< sc_logic > P2Buffer_V_i_28_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_28_write;
    sc_signal< sc_logic > P2Buffer_V_i_29_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_29_write;
    sc_signal< sc_logic > P2Buffer_V_i_30_full_n;
    sc_signal< sc_logic > P2Buffer_V_i_30_write;
    sc_signal< sc_lv<64> > tmp_s_fu_1602_p1;
    sc_signal< sc_lv<8> > tmp_270_cast_fu_1643_p1;
    sc_signal< sc_lv<5> > p_shl_fu_1611_p3;
    sc_signal< sc_lv<6> > p_shl_cast_fu_1618_p1;
    sc_signal< sc_lv<6> > label_0_load_cast2_fu_1608_p1;
    sc_signal< sc_lv<6> > tmp_221_fu_1622_p2;
    sc_signal< sc_lv<6> > label_1_load_cast_fu_1628_p1;
    sc_signal< sc_lv<6> > tmp1_fu_1631_p2;
    sc_signal< sc_lv<6> > tmp_222_fu_1637_p2;
    sc_signal< sc_lv<32> > P1End_1_fu_1664_p2;
    sc_signal< sc_lv<1> > tmp_225_fu_1670_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFE;
    static const sc_lv<32> ap_const_lv32_1F40;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_P1Buffer_0_depthPha_address0();
    void thread_P1Buffer_0_depthPha_ce0();
    void thread_P1Buffer_0_depthPha_d0();
    void thread_P1Buffer_0_depthPha_we0();
    void thread_P1Buffer_0_flip_address0();
    void thread_P1Buffer_0_flip_ce0();
    void thread_P1Buffer_0_flip_d0();
    void thread_P1Buffer_0_flip_we0();
    void thread_P1Buffer_0_i_address0();
    void thread_P1Buffer_0_i_ce0();
    void thread_P1Buffer_0_i_d0();
    void thread_P1Buffer_0_i_we0();
    void thread_P1Buffer_0_n_address0();
    void thread_P1Buffer_0_n_ce0();
    void thread_P1Buffer_0_n_d0();
    void thread_P1Buffer_0_n_we0();
    void thread_P1Buffer_0_slice_address0();
    void thread_P1Buffer_0_slice_ce0();
    void thread_P1Buffer_0_slice_d0();
    void thread_P1Buffer_0_slice_we0();
    void thread_P1Buffer_0_twist_address0();
    void thread_P1Buffer_0_twist_ce0();
    void thread_P1Buffer_0_twist_d0();
    void thread_P1Buffer_0_twist_we0();
    void thread_P1End_1_fu_1664_p2();
    void thread_P1End_2_fu_1676_p3();
    void thread_P2Buffer_V_FRtoBR_read();
    void thread_P2Buffer_V_FRtoBR_write();
    void thread_P2Buffer_V_URFtoDLF_read();
    void thread_P2Buffer_V_URFtoDLF_write();
    void thread_P2Buffer_V_URtoDF_read();
    void thread_P2Buffer_V_URtoDF_write();
    void thread_P2Buffer_V_depthPhas_read();
    void thread_P2Buffer_V_depthPhas_write();
    void thread_P2Buffer_V_flip_read();
    void thread_P2Buffer_V_flip_write();
    void thread_P2Buffer_V_i_0_read();
    void thread_P2Buffer_V_i_0_write();
    void thread_P2Buffer_V_i_10_read();
    void thread_P2Buffer_V_i_10_write();
    void thread_P2Buffer_V_i_11_read();
    void thread_P2Buffer_V_i_11_write();
    void thread_P2Buffer_V_i_12_read();
    void thread_P2Buffer_V_i_12_write();
    void thread_P2Buffer_V_i_13_read();
    void thread_P2Buffer_V_i_13_write();
    void thread_P2Buffer_V_i_14_read();
    void thread_P2Buffer_V_i_14_write();
    void thread_P2Buffer_V_i_15_read();
    void thread_P2Buffer_V_i_15_write();
    void thread_P2Buffer_V_i_16_read();
    void thread_P2Buffer_V_i_16_write();
    void thread_P2Buffer_V_i_17_read();
    void thread_P2Buffer_V_i_17_write();
    void thread_P2Buffer_V_i_18_read();
    void thread_P2Buffer_V_i_18_write();
    void thread_P2Buffer_V_i_19_read();
    void thread_P2Buffer_V_i_19_write();
    void thread_P2Buffer_V_i_1_read();
    void thread_P2Buffer_V_i_1_write();
    void thread_P2Buffer_V_i_20_read();
    void thread_P2Buffer_V_i_20_write();
    void thread_P2Buffer_V_i_21_read();
    void thread_P2Buffer_V_i_21_write();
    void thread_P2Buffer_V_i_22_read();
    void thread_P2Buffer_V_i_22_write();
    void thread_P2Buffer_V_i_23_read();
    void thread_P2Buffer_V_i_23_write();
    void thread_P2Buffer_V_i_24_read();
    void thread_P2Buffer_V_i_24_write();
    void thread_P2Buffer_V_i_25_read();
    void thread_P2Buffer_V_i_25_write();
    void thread_P2Buffer_V_i_26_read();
    void thread_P2Buffer_V_i_26_write();
    void thread_P2Buffer_V_i_27_read();
    void thread_P2Buffer_V_i_27_write();
    void thread_P2Buffer_V_i_28_read();
    void thread_P2Buffer_V_i_28_write();
    void thread_P2Buffer_V_i_29_read();
    void thread_P2Buffer_V_i_29_write();
    void thread_P2Buffer_V_i_2_read();
    void thread_P2Buffer_V_i_2_write();
    void thread_P2Buffer_V_i_30_read();
    void thread_P2Buffer_V_i_30_write();
    void thread_P2Buffer_V_i_3_read();
    void thread_P2Buffer_V_i_3_write();
    void thread_P2Buffer_V_i_4_read();
    void thread_P2Buffer_V_i_4_write();
    void thread_P2Buffer_V_i_5_read();
    void thread_P2Buffer_V_i_5_write();
    void thread_P2Buffer_V_i_6_read();
    void thread_P2Buffer_V_i_6_write();
    void thread_P2Buffer_V_i_7_read();
    void thread_P2Buffer_V_i_7_write();
    void thread_P2Buffer_V_i_8_read();
    void thread_P2Buffer_V_i_8_write();
    void thread_P2Buffer_V_i_9_read();
    void thread_P2Buffer_V_i_9_write();
    void thread_P2Buffer_V_n_read();
    void thread_P2Buffer_V_n_write();
    void thread_P2Buffer_V_parity_read();
    void thread_P2Buffer_V_parity_write();
    void thread_P2Buffer_V_slice_read();
    void thread_P2Buffer_V_slice_write();
    void thread_P2Buffer_V_twist_read();
    void thread_P2Buffer_V_twist_write();
    void thread_P3Buffer_0_FRtoBR_address0();
    void thread_P3Buffer_0_FRtoBR_ce0();
    void thread_P3Buffer_0_FRtoBR_d0();
    void thread_P3Buffer_0_FRtoBR_we0();
    void thread_P3Buffer_0_URFtoDLF_address0();
    void thread_P3Buffer_0_URFtoDLF_ce0();
    void thread_P3Buffer_0_URFtoDLF_d0();
    void thread_P3Buffer_0_URFtoDLF_we0();
    void thread_P3Buffer_0_URtoDF_address0();
    void thread_P3Buffer_0_URtoDF_ce0();
    void thread_P3Buffer_0_URtoDF_d0();
    void thread_P3Buffer_0_URtoDF_we0();
    void thread_P3Buffer_0_i_address0();
    void thread_P3Buffer_0_i_address1();
    void thread_P3Buffer_0_i_ce0();
    void thread_P3Buffer_0_i_ce1();
    void thread_P3Buffer_0_i_d0();
    void thread_P3Buffer_0_i_d1();
    void thread_P3Buffer_0_i_we0();
    void thread_P3Buffer_0_i_we1();
    void thread_P3Buffer_0_n_address0();
    void thread_P3Buffer_0_n_ce0();
    void thread_P3Buffer_0_n_d0();
    void thread_P3Buffer_0_n_we0();
    void thread_P3Buffer_0_parity_address0();
    void thread_P3Buffer_0_parity_ce0();
    void thread_P3Buffer_0_parity_d0();
    void thread_P3Buffer_0_parity_we0();
    void thread_a_o();
    void thread_a_o_ap_vld();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state9_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_depthPhase1_cast1_fu_1586_p1();
    void thread_encode_array_address0();
    void thread_encode_array_ce0();
    void thread_encode_array_d0();
    void thread_encode_array_we0();
    void thread_encode_length();
    void thread_encode_length_ap_vld();
    void thread_grp_blockP2_fu_1316_ap_start();
    void thread_grp_parallel_v2_fu_1456_ap_start();
    void thread_grp_parallel_v2_fu_1456_first_read();
    void thread_label_0_address0();
    void thread_label_0_ce0();
    void thread_label_0_load_cast2_fu_1608_p1();
    void thread_label_1_address0();
    void thread_label_1_ce0();
    void thread_label_1_load_cast_fu_1628_p1();
    void thread_m_axi_FRtoBR_Move2_ARADDR();
    void thread_m_axi_FRtoBR_Move2_ARBURST();
    void thread_m_axi_FRtoBR_Move2_ARCACHE();
    void thread_m_axi_FRtoBR_Move2_ARID();
    void thread_m_axi_FRtoBR_Move2_ARLEN();
    void thread_m_axi_FRtoBR_Move2_ARLOCK();
    void thread_m_axi_FRtoBR_Move2_ARPROT();
    void thread_m_axi_FRtoBR_Move2_ARQOS();
    void thread_m_axi_FRtoBR_Move2_ARREGION();
    void thread_m_axi_FRtoBR_Move2_ARSIZE();
    void thread_m_axi_FRtoBR_Move2_ARUSER();
    void thread_m_axi_FRtoBR_Move2_ARVALID();
    void thread_m_axi_FRtoBR_Move2_AWADDR();
    void thread_m_axi_FRtoBR_Move2_AWBURST();
    void thread_m_axi_FRtoBR_Move2_AWCACHE();
    void thread_m_axi_FRtoBR_Move2_AWID();
    void thread_m_axi_FRtoBR_Move2_AWLEN();
    void thread_m_axi_FRtoBR_Move2_AWLOCK();
    void thread_m_axi_FRtoBR_Move2_AWPROT();
    void thread_m_axi_FRtoBR_Move2_AWQOS();
    void thread_m_axi_FRtoBR_Move2_AWREGION();
    void thread_m_axi_FRtoBR_Move2_AWSIZE();
    void thread_m_axi_FRtoBR_Move2_AWUSER();
    void thread_m_axi_FRtoBR_Move2_AWVALID();
    void thread_m_axi_FRtoBR_Move2_BREADY();
    void thread_m_axi_FRtoBR_Move2_RREADY();
    void thread_m_axi_FRtoBR_Move2_WDATA();
    void thread_m_axi_FRtoBR_Move2_WID();
    void thread_m_axi_FRtoBR_Move2_WLAST();
    void thread_m_axi_FRtoBR_Move2_WSTRB();
    void thread_m_axi_FRtoBR_Move2_WUSER();
    void thread_m_axi_FRtoBR_Move2_WVALID();
    void thread_m_axi_flipMove2_ARADDR();
    void thread_m_axi_flipMove2_ARBURST();
    void thread_m_axi_flipMove2_ARCACHE();
    void thread_m_axi_flipMove2_ARID();
    void thread_m_axi_flipMove2_ARLEN();
    void thread_m_axi_flipMove2_ARLOCK();
    void thread_m_axi_flipMove2_ARPROT();
    void thread_m_axi_flipMove2_ARQOS();
    void thread_m_axi_flipMove2_ARREGION();
    void thread_m_axi_flipMove2_ARSIZE();
    void thread_m_axi_flipMove2_ARUSER();
    void thread_m_axi_flipMove2_ARVALID();
    void thread_m_axi_flipMove2_AWADDR();
    void thread_m_axi_flipMove2_AWBURST();
    void thread_m_axi_flipMove2_AWCACHE();
    void thread_m_axi_flipMove2_AWID();
    void thread_m_axi_flipMove2_AWLEN();
    void thread_m_axi_flipMove2_AWLOCK();
    void thread_m_axi_flipMove2_AWPROT();
    void thread_m_axi_flipMove2_AWQOS();
    void thread_m_axi_flipMove2_AWREGION();
    void thread_m_axi_flipMove2_AWSIZE();
    void thread_m_axi_flipMove2_AWUSER();
    void thread_m_axi_flipMove2_AWVALID();
    void thread_m_axi_flipMove2_BREADY();
    void thread_m_axi_flipMove2_RREADY();
    void thread_m_axi_flipMove2_WDATA();
    void thread_m_axi_flipMove2_WID();
    void thread_m_axi_flipMove2_WLAST();
    void thread_m_axi_flipMove2_WSTRB();
    void thread_m_axi_flipMove2_WUSER();
    void thread_m_axi_flipMove2_WVALID();
    void thread_m_axi_twistMove2_ARADDR();
    void thread_m_axi_twistMove2_ARBURST();
    void thread_m_axi_twistMove2_ARCACHE();
    void thread_m_axi_twistMove2_ARID();
    void thread_m_axi_twistMove2_ARLEN();
    void thread_m_axi_twistMove2_ARLOCK();
    void thread_m_axi_twistMove2_ARPROT();
    void thread_m_axi_twistMove2_ARQOS();
    void thread_m_axi_twistMove2_ARREGION();
    void thread_m_axi_twistMove2_ARSIZE();
    void thread_m_axi_twistMove2_ARUSER();
    void thread_m_axi_twistMove2_ARVALID();
    void thread_m_axi_twistMove2_AWADDR();
    void thread_m_axi_twistMove2_AWBURST();
    void thread_m_axi_twistMove2_AWCACHE();
    void thread_m_axi_twistMove2_AWID();
    void thread_m_axi_twistMove2_AWLEN();
    void thread_m_axi_twistMove2_AWLOCK();
    void thread_m_axi_twistMove2_AWPROT();
    void thread_m_axi_twistMove2_AWQOS();
    void thread_m_axi_twistMove2_AWREGION();
    void thread_m_axi_twistMove2_AWSIZE();
    void thread_m_axi_twistMove2_AWUSER();
    void thread_m_axi_twistMove2_AWVALID();
    void thread_m_axi_twistMove2_BREADY();
    void thread_m_axi_twistMove2_RREADY();
    void thread_m_axi_twistMove2_WDATA();
    void thread_m_axi_twistMove2_WID();
    void thread_m_axi_twistMove2_WLAST();
    void thread_m_axi_twistMove2_WSTRB();
    void thread_m_axi_twistMove2_WUSER();
    void thread_m_axi_twistMove2_WVALID();
    void thread_p_1_fu_1596_p2();
    void thread_p_shl_cast_fu_1618_p1();
    void thread_p_shl_fu_1611_p3();
    void thread_tmp1_fu_1631_p2();
    void thread_tmp_221_fu_1622_p2();
    void thread_tmp_222_fu_1637_p2();
    void thread_tmp_223_fu_1648_p2();
    void thread_tmp_224_fu_1658_p2();
    void thread_tmp_225_fu_1670_p2();
    void thread_tmp_270_cast_fu_1643_p1();
    void thread_tmp_2_nbreadreq_fu_1076_p42();
    void thread_tmp_fu_1590_p2();
    void thread_tmp_s_fu_1602_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
