
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Compiled: Dec 15 2023.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T120F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.00279025 seconds.
	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 200.172 MB, end = 200.172 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 63.128 MB, end = 63.384 MB, delta = 0.256 MB
	VDB Netlist Checker peak resident set memory usage = 5498.48 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.interface.csv'.
Successfully processed interface constraints file "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.vdb".
Netlist pre-processing took 0.00722555 seconds.
	Netlist pre-processing took 0 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 200.172 MB, end = 200.172 MB, delta = 0 MB
Netlist pre-processing resident set memory usage: begin = 62.616 MB, end = 63.896 MB, delta = 1.28 MB
	Netlist pre-processing peak resident set memory usage = 5498.48 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/work_pnr/HW_FIFO_UART.net_proto" took 0.000233 seconds
Creating IO constraints file '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/work_pnr/HW_FIFO_UART.io_place'
Packing took 0.00322395 seconds.
	Packing took 0.01 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 202.22 MB, end = 202.22 MB, delta = 0 MB
Packing resident set memory usage: begin = 66.2 MB, end = 66.328 MB, delta = 0.128 MB
	Packing peak resident set memory usage = 5498.48 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/work_pnr/HW_FIFO_UART.net_proto
Read proto netlist for file "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/work_pnr/HW_FIFO_UART.net_proto" took 7.5e-05 seconds
Setup net and block data structure took 0.004741 seconds
Packed netlist loading took 0.0136312 seconds.
	Packed netlist loading took 0.01 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 202.22 MB, end = 204.204 MB, delta = 1.984 MB
Packed netlist loading resident set memory usage: begin = 66.328 MB, end = 68.632 MB, delta = 2.304 MB
	Packed netlist loading peak resident set memory usage = 5498.48 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****


SDC file '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/timing_constraints.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.interface.csv'.
Successfully processed interface constraints file "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.interface.csv".
Writing IO placement constraints to '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.interface.io'.

Reading placement constraints from '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.interface.io'.

Reading placement constraints from '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/work_pnr/HW_FIFO_UART.io_place'.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Create /home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
Starting Global Placer with 4 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1        3148           96388        72.8%
          2        4314           96388        72.8%
          3        3783           95888        72.8%
          4        4044           96388        72.8%
          5        4248           96352        72.8%
          6        3864           96158        74.0%
          7        3349           95776        76.8%
          8        2863           96270        79.3%
          9        2190           95342        83.3%
         10        1892           94908        89.0%
         11        1752           94509        91.6%
         12        1396           94676        92.6%
         13        1393           93859        95.2%
         14        1280           93109        98.5%
         15        1274           93490        99.2%
         16        1278           93430        99.5%
         17        1268           93430        99.7%
         18        1247           93430        99.7%
         19        1261           93430        99.8%
         20        1279           93430        99.9%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0        1247            6466        30.0
          1         717            8636        30.0
          2        1087            8173        30.0
          3        1147            9866        30.0
          4        1075            9270        30.0
          5         935            8894        30.0
          6         934            8440        30.0
          7         857            8756        30.0
          8         832            8734        30.0
          9         720            7652        30.0
         10         782            7859        30.0
         11         633            7726        30.0
         12         724            7631        30.0
         13         711            8125        30.0
         14         617            7861        30.0
         15         621            7271        30.0
         16         655            7630        30.0
         17         612            7417        30.0
         18         649            7346        30.0
         19         567            7306        30.0
         20         581            7057        30.0
         21         575            7831        30.0
         22         589            7417        30.0
         23         549            7038        30.0
         24         538            6963        30.0
         25         534            7174        29.7
         26         550            7494        29.8
         27         533            7448        29.4
         28         527            7232        29.2
         29         521            7227        28.2
         30         514            6931        27.8
         31         494            7008        25.3
         32         479            6864        22.8
Generate /home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART_after_qp.qdelay
Placement successful: 244 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.00848007 at 0,4
Congestion-weighted HPWL per net: 1.16918

Reading placement constraints from '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.qplace'.
Finished Realigning Types (34 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file '/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.place'
Placement took 2.17144 seconds.
	Placement took 3.51 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 211.148 MB, end = 1153.81 MB, delta = 942.66 MB
Placement resident set memory usage: begin = 76.312 MB, end = 431.54 MB, delta = 355.228 MB
	Placement peak resident set memory usage = 5498.48 MB
***** Ending stage placement *****

