$date
	Tue May 26 00:34:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste_shifter $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in [31:0] $end
$var reg 1 # sll8 $end
$var reg 1 $ sra1 $end
$scope module DUT $end
$var wire 32 % in [31:0] $end
$var wire 1 # sll8 $end
$var wire 1 $ sra1 $end
$var reg 32 & out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
x#
bx "
bx !
$end
#10
b1010000100100011111110101011001 !
b1010000100100011111110101011001 &
1$
0#
b10100001001000111111101010110010 "
b10100001001000111111101010110010 %
#20
b100101111111111111111100000000 !
b100101111111111111111100000000 &
0$
1#
b10110001001001011111111111111111 "
b10110001001001011111111111111111 %
#30
b1101001010101010101010 !
b1101001010101010101010 &
0#
b1101001010101010101010 "
b1101001010101010101010 %
#40
b1000010101110110010000100000000 !
b1000010101110110010000100000000 &
1#
b110011010000101011101100100001 "
b110011010000101011101100100001 %
#50
b100010001000 !
b100010001000 &
1$
0#
b1000100010001 "
b1000100010001 %
