Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  2 21:58:58 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.996      -82.537                     28                  658        0.100        0.000                      0                  658        4.500        0.000                       0                   330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_fpga_0                   {0.000 10.000}     20.000          50.000          
nolabel_line46/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_0_clk_wiz_0       {0.000 5.000}      10.000          100.000         
  clk_out1_90_clk_wiz_0      {2.500 7.500}      10.000          100.000         
  clkfbout_clk_wiz_0         {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                    17.845        0.000                       0                     1  
nolabel_line46/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_0_clk_wiz_0            -3.996      -77.609                     24                  653        0.100        0.000                      0                  653        4.500        0.000                       0                   320  
  clk_out1_90_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     5  
  clkfbout_clk_wiz_0                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_0_clk_wiz_0   clk_out1_90_clk_wiz_0       -2.414       -4.928                      4                    5        6.862        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line42/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y31  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line46/inst/clk_in1
  To Clock:  nolabel_line46/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line46/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line46/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_0_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -3.996ns,  Total Violation      -77.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.996ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 7.144ns (69.892%)  route 3.078ns (30.108%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.599 r  sine_scale_int3__0/P[3]
                         net (fo=1, routed)           0.863    12.462    sine_scale_int3__0_n_102
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 -3.996    

Slack (VIOLATED) :        -3.996ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 7.144ns (69.892%)  route 3.078ns (30.108%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    11.599 r  sine_scale_int3__0/P[7]
                         net (fo=1, routed)           0.863    12.462    sine_scale_int3__0_n_98
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 -3.996    

Slack (VIOLATED) :        -3.992ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.218ns  (logic 7.144ns (69.918%)  route 3.074ns (30.082%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    11.599 r  sine_scale_int3__0/P[12]
                         net (fo=1, routed)           0.859    12.458    sine_scale_int3__0_n_93
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                 -3.992    

Slack (VIOLATED) :        -3.904ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.129ns  (logic 7.144ns (70.530%)  route 2.985ns (29.470%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.599 r  sine_scale_int3__0/P[0]
                         net (fo=1, routed)           0.770    12.369    sine_scale_int3__0_n_105
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 -3.904    

Slack (VIOLATED) :        -3.903ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 7.144ns (70.537%)  route 2.984ns (29.463%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.599 r  sine_scale_int3__0/P[1]
                         net (fo=1, routed)           0.769    12.368    sine_scale_int3__0_n_104
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 -3.903    

Slack (VIOLATED) :        -3.903ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 7.144ns (70.537%)  route 2.984ns (29.463%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.599 r  sine_scale_int3__0/P[5]
                         net (fo=1, routed)           0.769    12.368    sine_scale_int3__0_n_100
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 -3.903    

Slack (VIOLATED) :        -3.903ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 7.144ns (70.537%)  route 2.984ns (29.463%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    11.599 r  sine_scale_int3__0/P[9]
                         net (fo=1, routed)           0.769    12.368    sine_scale_int3__0_n_96
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 -3.903    

Slack (VIOLATED) :        -3.863ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 7.144ns (70.814%)  route 2.944ns (29.186%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    11.599 r  sine_scale_int3__0/P[11]
                         net (fo=1, routed)           0.730    12.328    sine_scale_int3__0_n_94
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                 -3.863    

Slack (VIOLATED) :        -3.862ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 7.144ns (70.819%)  route 2.944ns (29.181%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    11.599 r  sine_scale_int3__0/P[13]
                         net (fo=1, routed)           0.729    12.328    sine_scale_int3__0_n_92
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                 -3.862    

Slack (VIOLATED) :        -3.853ns  (required time - arrival time)
  Source:                 data_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_scale_int1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_0_clk_wiz_0 rise@10.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 7.144ns (70.882%)  route 2.935ns (29.118%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 12.117 - 10.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.975     2.240    clk_mipi_ref
    SLICE_X101Y135       FDRE                                         r  data_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y135       FDRE (Prop_fdre_C_Q)         0.456     2.696 r  data_lines_reg[3]/Q
                         net (fo=6, routed)           0.688     3.384    data_lines_reg_n_0_[3]
    SLICE_X101Y136       LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  sine_scale_int3_i_40/O
                         net (fo=1, routed)           0.000     3.508    sine_scale_int3_i_40_n_0
    SLICE_X101Y136       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.058 r  sine_scale_int3_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.058    sine_scale_int3_i_16_n_0
    SLICE_X101Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.280 r  sine_scale_int3_i_14/O[0]
                         net (fo=2, routed)           0.677     4.957    sine_scale_int6__0[8]
    SLICE_X98Y136        LUT6 (Prop_lut6_I0_O)        0.299     5.256 r  sine_scale_int3_i_15/O
                         net (fo=2, routed)           0.303     5.559    sine_scale_int3_i_15_n_0
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.683 r  sine_scale_int3_i_2/O
                         net (fo=1, routed)           0.545     6.228    sine_scale_int4[7]
    DSP48_X4Y55          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.079 r  sine_scale_int3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.081    sine_scale_int3_n_106
    DSP48_X4Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    11.599 r  sine_scale_int3__0/P[14]
                         net (fo=1, routed)           0.720    12.319    sine_scale_int3__0_n_91
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    10.150    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.241 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         1.876    12.117    clk_mipi_ref
    DSP48_X4Y57          DSP48E1                                      r  sine_scale_int1/CLK
                         clock pessimism              0.156    12.273    
                         clock uncertainty           -0.085    12.188    
    DSP48_X4Y57          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     8.466    sine_scale_int1
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                 -3.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 blinky_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.641     0.711    clk_mipi_ref
    SLICE_X111Y49        FDRE                                         r  blinky_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blinky_ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     0.971    blinky_ctr_reg[7]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.131 r  blinky_ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    blinky_ctr_reg[4]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.186 r  blinky_ctr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.186    blinky_ctr_reg[8]_i_1_n_7
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.911     0.988    clk_mipi_ref
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[8]/C
                         clock pessimism             -0.007     0.981    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.086    blinky_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 blinky_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.641     0.711    clk_mipi_ref
    SLICE_X111Y49        FDRE                                         r  blinky_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blinky_ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     0.971    blinky_ctr_reg[7]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.131 r  blinky_ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    blinky_ctr_reg[4]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.197 r  blinky_ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.197    blinky_ctr_reg[8]_i_1_n_5
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.911     0.988    clk_mipi_ref
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[10]/C
                         clock pessimism             -0.007     0.981    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.086    blinky_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sine_scale_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_test_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.715     0.785    clk_mipi_ref
    SLICE_X107Y134       FDRE                                         r  sine_scale_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y134       FDRE (Prop_fdre_C_Q)         0.141     0.926 r  sine_scale_reg_reg[15]/Q
                         net (fo=1, routed)           0.056     0.982    sine_scale_reg[15]
    SLICE_X107Y134       FDRE                                         r  mem_test_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.987     1.064    clk_mipi_ref
    SLICE_X107Y134       FDRE                                         r  mem_test_data_reg[15]/C
                         clock pessimism             -0.279     0.785    
    SLICE_X107Y134       FDRE (Hold_fdre_C_D)         0.075     0.860    mem_test_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 blinky_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.641     0.711    clk_mipi_ref
    SLICE_X111Y49        FDRE                                         r  blinky_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blinky_ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     0.971    blinky_ctr_reg[7]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.131 r  blinky_ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    blinky_ctr_reg[4]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.222 r  blinky_ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.222    blinky_ctr_reg[8]_i_1_n_4
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.911     0.988    clk_mipi_ref
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[11]/C
                         clock pessimism             -0.007     0.981    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.086    blinky_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 blinky_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.641     0.711    clk_mipi_ref
    SLICE_X111Y49        FDRE                                         r  blinky_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blinky_ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     0.971    blinky_ctr_reg[7]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.131 r  blinky_ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    blinky_ctr_reg[4]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.222 r  blinky_ctr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.222    blinky_ctr_reg[8]_i_1_n_6
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.911     0.988    clk_mipi_ref
    SLICE_X111Y50        FDRE                                         r  blinky_ctr_reg[9]/C
                         clock pessimism             -0.007     0.981    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.086    blinky_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 blinky_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_ctr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.641     0.711    clk_mipi_ref
    SLICE_X111Y49        FDRE                                         r  blinky_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blinky_ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     0.971    blinky_ctr_reg[7]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.131 r  blinky_ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    blinky_ctr_reg[4]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.171 r  blinky_ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.171    blinky_ctr_reg[8]_i_1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.225 r  blinky_ctr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.225    blinky_ctr_reg[12]_i_1_n_7
    SLICE_X111Y51        FDRE                                         r  blinky_ctr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.911     0.988    clk_mipi_ref
    SLICE_X111Y51        FDRE                                         r  blinky_ctr_reg[12]/C
                         clock pessimism             -0.007     0.981    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105     1.086    blinky_ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 blinky_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.641     0.711    clk_mipi_ref
    SLICE_X111Y49        FDRE                                         r  blinky_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blinky_ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     0.971    blinky_ctr_reg[7]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.131 r  blinky_ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    blinky_ctr_reg[4]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.171 r  blinky_ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.171    blinky_ctr_reg[8]_i_1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.236 r  blinky_ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.236    blinky_ctr_reg[12]_i_1_n_5
    SLICE_X111Y51        FDRE                                         r  blinky_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.911     0.988    clk_mipi_ref
    SLICE_X111Y51        FDRE                                         r  blinky_ctr_reg[14]/C
                         clock pessimism             -0.007     0.981    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105     1.086    blinky_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/wct_latch_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.717     0.787    clk_mipi_ref
    SLICE_X106Y139       FDRE                                         r  mipi_wct_short_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y139       FDRE (Prop_fdre_C_Q)         0.128     0.915 r  mipi_wct_short_reg[7]/Q
                         net (fo=1, routed)           0.062     0.977    nolabel_line110/wct_latch_reg[15]_0[7]
    SLICE_X107Y139       FDRE                                         r  nolabel_line110/wct_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.991     1.068    nolabel_line110/clk_mipi_ref
    SLICE_X107Y139       FDRE                                         r  nolabel_line110/wct_latch_reg[7]/C
                         clock pessimism             -0.268     0.800    
    SLICE_X107Y139       FDRE (Hold_fdre_C_D)         0.018     0.818    nolabel_line110/wct_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 nolabel_line110/bytes_output_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.550%)  route 0.122ns (46.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.756ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.686     0.756    nolabel_line110/clk_mipi_ref
    SLICE_X105Y132       FDRE                                         r  nolabel_line110/bytes_output_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y132       FDRE (Prop_fdre_C_Q)         0.141     0.897 r  nolabel_line110/bytes_output_ctr_reg[4]/Q
                         net (fo=2, routed)           0.122     1.019    bytes_output_ctr_reg[4]
    SLICE_X104Y133       FDRE                                         r  sine_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.960     1.037    clk_mipi_ref
    SLICE_X104Y133       FDRE                                         r  sine_addr_reg[3]/C
                         clock pessimism             -0.266     0.771    
    SLICE_X104Y133       FDRE (Hold_fdre_C_D)         0.075     0.846    sine_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 blinky_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_ctr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.641     0.711    clk_mipi_ref
    SLICE_X111Y49        FDRE                                         r  blinky_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blinky_ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     0.971    blinky_ctr_reg[7]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.131 r  blinky_ctr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.132    blinky_ctr_reg[4]_i_1_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.171 r  blinky_ctr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.171    blinky_ctr_reg[8]_i_1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.261 r  blinky_ctr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.261    blinky_ctr_reg[12]_i_1_n_6
    SLICE_X111Y51        FDRE                                         r  blinky_ctr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.911     0.988    clk_mipi_ref
    SLICE_X111Y51        FDRE                                         r  blinky_ctr_reg[13]/C
                         clock pessimism             -0.007     0.981    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105     1.086    blinky_ctr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_0_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X4Y57      sine_scale_int1/CLK
Min Period        n/a     BUFR/I              n/a            3.174         10.000      6.826      BUFR_X1Y11       nolabel_line110/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y27     blk_mem_gen_0_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y27     blk_mem_gen_0_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line110/BUFGCE_mipi_oserderse_clk/I0
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15   nolabel_line110/bufgce_mipi_clkdiv/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    nolabel_line46/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y146    nolabel_line110/OSERDESE2_lane_d0_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y146    nolabel_line110/OSERDESE2_lane_d0_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y148    nolabel_line110/OSERDESE2_lane_d1_inst/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y48    blinky_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y50    blinky_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y50    blinky_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y50    blinky_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y50    blinky_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y51    blinky_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y51    blinky_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y51    blinky_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y51    blinky_ctr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y51    blinky_ctr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y136   sine_scale_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y138   sine_scale_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y138   sine_scale_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X97Y138    cam_end_idle_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y131   csi_lpd0_n_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y131   csi_lpd0_n_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X100Y135   data_lines_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y136   data_lines_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y135   data_lines_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X99Y136    data_lines_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_90_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_90_clk_wiz_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    nolabel_line110/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    nolabel_line46/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y114    nolabel_line110/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y114    nolabel_line110/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    nolabel_line46/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.414ns,  Total Violation       -4.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.862ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 nolabel_line110/oddr_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.518ns (27.305%)  route 1.379ns (72.695%))
  Logic Levels:           0  
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 4.563 - 2.500 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         2.228     2.493    nolabel_line110/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line110/BUFR_mipi_clkdiv_ln0/O
                         net (fo=24, routed)          0.822     3.851    nolabel_line110/mod_clk_div4_oserdese_ln0
    SLICE_X112Y141       FDRE                                         r  nolabel_line110/oddr_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.518     4.369 r  nolabel_line110/oddr_rst_clkalign_reg/Q
                         net (fo=3, routed)           1.379     5.748    nolabel_line110/oddr_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.112    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     2.636    nolabel_line110/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.727 r  nolabel_line110/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     4.563    nolabel_line110/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     4.389    
                         clock uncertainty           -0.205     4.184    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     3.335    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -1.365ns  (required time - arrival time)
  Source:                 nolabel_line110/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.456ns (46.896%)  route 0.516ns (53.104%))
  Logic Levels:           0  
  Clock Path Skew:        -2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 4.339 - 2.500 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         2.228     2.493    nolabel_line110/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line110/BUFR_mipi_clkdiv_ln0/O
                         net (fo=24, routed)          0.818     3.847    nolabel_line110/mod_clk_div4_oserdese_ln0
    SLICE_X110Y113       FDRE                                         r  nolabel_line110/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.456     4.303 r  nolabel_line110/oddr_tclk_en_clkalign_reg/Q
                         net (fo=3, routed)           0.516     4.820    nolabel_line110/oddr_tclk_en_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.112    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     4.339    nolabel_line110/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     4.165    
                         clock uncertainty           -0.205     3.960    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.505     3.455    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          3.455    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                 -1.365    

Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 nolabel_line110/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.774ns (50.882%)  route 0.747ns (49.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 2.636 - 2.500 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           1.654     1.657    nolabel_line110/CLK
    SLICE_X50Y47         FDRE                                         r  nolabel_line110/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.478     2.135 f  nolabel_line110/mod_clk_div_reg[1]/Q
                         net (fo=2, routed)           0.321     2.456    nolabel_line110/mod_clk_div[1]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.296     2.752 r  nolabel_line110/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.426     3.178    nolabel_line110/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line110/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.112    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     2.636    nolabel_line110/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line110/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     2.462    
                         clock uncertainty           -0.205     2.257    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     2.083    nolabel_line110/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          2.083    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.456ns (54.550%)  route 0.380ns (45.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 4.339 - 2.500 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line110/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line110/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.380     3.141    nolabel_line110/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.112    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     4.339    nolabel_line110/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     4.165    
                         clock uncertainty           -0.205     3.960    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     3.087    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          3.087    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 nolabel_line110/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.456ns (40.278%)  route 0.676ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 4.339 - 2.500 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line110/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line110/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line110/mod_clk_I_bufg_oserdese
    SLICE_X111Y113       FDRE                                         r  nolabel_line110/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line110/clkout_gen_reg/Q
                         net (fo=1, routed)           0.676     3.437    nolabel_line110/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     4.112    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     0.687 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     2.412    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.503 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     4.339    nolabel_line110/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     4.165    
                         clock uncertainty           -0.205     3.960    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     3.456    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  0.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.862ns  (arrival time - required time)
  Source:                 nolabel_line110/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.976%)  route 0.262ns (65.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.488 - 2.500 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 10.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    10.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030    10.032    nolabel_line110/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.058 r  nolabel_line110/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716    10.774    nolabel_line110/mod_clk_I_bufg_oserdese
    SLICE_X111Y113       FDRE                                         r  nolabel_line110/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y113       FDRE (Prop_fdre_C_Q)         0.141    10.915 r  nolabel_line110/clkout_gen_reg/Q
                         net (fo=1, routed)           0.262    11.177    nolabel_line110/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     3.364    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.897 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.473    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.502 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     3.488    nolabel_line110/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     3.538    
                         clock uncertainty            0.205     3.743    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.315    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                          11.177    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             7.481ns  (arrival time - required time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.488 - 2.500 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 10.774 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    10.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030    10.032    nolabel_line110/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.058 r  nolabel_line110/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716    10.774    mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141    10.915 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.196    11.111    nolabel_line110/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     3.364    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.897 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.473    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.502 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     3.488    nolabel_line110/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     3.538    
                         clock uncertainty            0.205     3.743    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     3.630    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                          11.111    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.543ns  (arrival time - required time)
  Source:                 nolabel_line110/oddr_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.715ns  (logic 0.164ns (22.934%)  route 0.551ns (77.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 3.550 - 2.500 ) 
    Source Clock Delay      (SCD):    1.192ns = ( 11.192 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    10.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042    10.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.768    10.838    nolabel_line110/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092    10.930 r  nolabel_line110/BUFR_mipi_clkdiv_ln0/O
                         net (fo=24, routed)          0.262    11.192    nolabel_line110/mod_clk_div4_oserdese_ln0
    SLICE_X112Y141       FDRE                                         r  nolabel_line110/oddr_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.164    11.356 r  nolabel_line110/oddr_rst_clkalign_reg/Q
                         net (fo=3, routed)           0.551    11.907    nolabel_line110/oddr_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     3.364    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.897 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.473    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.502 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     2.535    nolabel_line110/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.564 r  nolabel_line110/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     3.550    nolabel_line110/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     3.600    
                         clock uncertainty            0.205     3.805    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.364    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                          11.907    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.820ns  (arrival time - required time)
  Source:                 nolabel_line110/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/OSERDESE2_lane_clk_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.588%)  route 0.244ns (63.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.488 - 2.500 ) 
    Source Clock Delay      (SCD):    1.189ns = ( 11.189 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    10.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042    10.044    nolabel_line110/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.070 r  nolabel_line110/bufgce_mipi_clkdiv/O
                         net (fo=279, routed)         0.768    10.838    nolabel_line110/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092    10.930 r  nolabel_line110/BUFR_mipi_clkdiv_ln0/O
                         net (fo=24, routed)          0.259    11.189    nolabel_line110/mod_clk_div4_oserdese_ln0
    SLICE_X110Y113       FDRE                                         r  nolabel_line110/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    11.330 r  nolabel_line110/oddr_tclk_en_clkalign_reg/Q
                         net (fo=3, routed)           0.244    11.574    nolabel_line110/oddr_tclk_en_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     3.364    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.897 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.473    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.502 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     3.488    nolabel_line110/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line110/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     3.538    
                         clock uncertainty            0.205     3.743    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_TCE)
                                                      0.011     3.754    nolabel_line110/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -3.754    
                         arrival time                          11.574    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             8.158ns  (arrival time - required time)
  Source:                 nolabel_line110/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_out1_90_clk_wiz_0 rise@2.500ns - clk_out1_0_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.100%)  route 0.340ns (61.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 2.535 - 2.500 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 10.559 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    10.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.557    10.559    nolabel_line110/CLK
    SLICE_X50Y47         FDRE                                         r  nolabel_line110/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164    10.723 r  nolabel_line110/mod_clk_div_reg[0]/Q
                         net (fo=3, routed)           0.157    10.880    nolabel_line110/mod_clk_div[0]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    10.925 r  nolabel_line110/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.182    11.107    nolabel_line110/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line110/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     3.364    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     1.897 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     2.473    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.502 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     2.535    nolabel_line110/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line110/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     2.585    
                         clock uncertainty            0.205     2.790    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     2.949    nolabel_line110/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                          11.107    
  -------------------------------------------------------------------
                         slack                                  8.158    





