$date
	Sun Oct 23 04:29:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#943911
b10001 !
1"
#943914
b10001 &
b10001 %
1$
#943915
0"
#943918
b110100 &
b110100 %
#943922
b11010 &
b11010 %
#943926
b1101 &
b1101 %
#943930
b101000 &
b101000 %
#943934
b10100 &
b10100 %
#943938
b1010 &
b1010 %
#943942
b101 &
b101 %
#943946
b10000 &
b10000 %
#943950
b1000 &
b1000 %
#943954
b100 &
b100 %
#943958
b10 &
b10 %
#943962
b1 &
b1 %
1#
#943966
b0 &
0#
b0 %
0$
#1928790
b1000 &
b1000 %
1$
b1000 !
1"
#1928791
0"
#1928794
b100 &
b100 %
#1928798
b10 &
b10 %
#1928802
b1 &
b1 %
1#
#1928806
b0 &
0#
b0 %
0$
#2982815
b10011 !
1"
#2982818
b10011 &
b10011 %
1$
#2982819
0"
#2982822
b111010 &
b111010 %
#2982826
b11101 &
b11101 %
#2982830
b1011000 &
b1011000 %
#2982834
b101100 &
b101100 %
#2982838
b10110 &
b10110 %
#2982842
b1011 &
b1011 %
#2982846
b100010 &
b100010 %
#2982850
b10001 &
b10001 %
#2982854
b110100 &
b110100 %
#2982858
b11010 &
b11010 %
#2982862
b1101 &
b1101 %
#2982866
b101000 &
b101000 %
#2982870
b10100 &
b10100 %
#2982874
b1010 &
b1010 %
#2982878
b101 &
b101 %
#2982882
b10000 &
b10000 %
#2982886
b1000 &
b1000 %
#2982890
b100 &
b100 %
#2982894
b10 &
b10 %
#2982898
b1 &
b1 %
1#
#2982902
b0 &
0#
b0 %
0$
#4500012
