<?xml version='1.0'?>
<island simulinkPath='LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane' topLevelEntity='LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='2' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='in_1_vin0_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_vin0_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='vin0' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_2_chin0_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_2_chin0_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='chin0' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_3_imag_din0_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_imag_din0_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='din0' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_3_real_din0_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_3_real_din0_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='din0' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_RFN_tpl' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_4_RFN_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='RFN' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_SubFrame_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_5_SubFrame_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='SubFrame' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_prach_cfg_idx_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_6_prach_cfg_idx_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='prach_cfg_idx' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_cp_len_tpl' clock='clk' reset='areset' width='21' dir='in' role='data' qsys_role='data_in_7_cp_len_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='cp_len' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_offset_tpl' clock='clk' reset='areset' width='21' dir='in' role='data' qsys_role='data_in_8_offset_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='offset' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_c_m_plane_sel_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_9_c_m_plane_sel_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='c_m_plane_sel' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_prach_tech_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_10_prach_tech_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='prach_tech' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_11_prach_sym_start_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_11_prach_sym_start_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='prach_sym_start' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_12_prach_sym_end_tpl' clock='clk' reset='areset' width='19' dir='in' role='data' qsys_role='data_in_12_prach_sym_end_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='prach_sym_end' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_13_prach_out_start_tpl' clock='clk' reset='areset' width='7' dir='in' role='data' qsys_role='data_in_13_prach_out_start_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='prach_out_start' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_14_prach_out_end_tpl' clock='clk' reset='areset' width='10' dir='in' role='data' qsys_role='data_in_14_prach_out_end_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='prach_out_end' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_15_filt_flush_en_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_15_filt_flush_en_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_CP_REM0000_ChannelIn_cunroll_x.stm' highLevelName='filt_flush_en' highLevelIndex='15' vector='0' complex='0'/>
    <port name='in_16_start_sym_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_16_start_sym_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='start_sym' highLevelIndex='16' vector='0' complex='0'/>
    <port name='in_17_SubFrame_cplane_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_17_SubFrame_cplane_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='SubFrame_cplane' highLevelIndex='17' vector='0' complex='0'/>
    <port name='in_18_gain_re_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_18_gain_re_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='gain_re' highLevelIndex='18' vector='0' complex='0'/>
    <port name='in_19_gain_im_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_19_gain_im_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='gain_im' highLevelIndex='19' vector='0' complex='0'/>
    <port name='in_20_ch0_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_20_ch0_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch0_info' highLevelIndex='20' vector='0' complex='0'/>
    <port name='in_21_ch1_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_21_ch1_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch1_info' highLevelIndex='21' vector='0' complex='0'/>
    <port name='in_22_ch2_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_22_ch2_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch2_info' highLevelIndex='22' vector='0' complex='0'/>
    <port name='in_23_ch3_info_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_23_ch3_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SELECT_ChannelIn_cunroll_x.stm' highLevelName='ch3_info' highLevelIndex='23' vector='0' complex='0'/>
    <port name='in_24_RFN_cplane_tpl' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_24_RFN_cplane_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_MUX_ConfigId_ChannelIn_cunroll_x.stm' highLevelName='RFN_cplane' highLevelIndex='24' vector='0' complex='0'/>
    <port name='out_1_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_imag_dout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='dout' highLevelIndex='0' vector='0' complex='1'/>
    <port name='out_1_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_real_dout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cout_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='cout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_TimeReference_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_4_TimeReference_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_Timeref_capture_fifo_GPOut.stm' highLevelName='TimeReference' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_version_info_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_5_version_info_tpl' stm='' highLevelName='version_info' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_ch_info_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_6_ch_info_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_SYM_SE0000ChannelOut_cunroll_x.stm' highLevelName='ch_info' highLevelIndex='6' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
