// Seed: 2062972056
module module_0 (
    id_1
);
  output wire id_1;
  wor id_2 = 1'b0;
  assign id_1.id_2 = 1'b0;
  id_3(
      id_1, 1'b0, id_1, id_1
  );
  assign module_2.id_6 = 0;
  initial assume (id_3) id_3 = id_3;
endmodule
module module_1 (
    output uwire id_0
);
  wire id_2, id_3, id_4;
  wire id_5;
  module_0 modCall_1 (id_4);
  assign id_0 = 1'h0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4 = 1;
  supply1 id_5, id_6;
  assign id_6 = id_6 * {""};
  assign id_2 = 1;
  wire id_7;
  tri  id_8;
  assign id_2 = id_6 & 1;
  initial id_8 = 1;
  module_0 modCall_1 (id_8);
  wire id_9;
  reg  id_10;
  wire id_11;
  id_12 :
  assert property (@(negedge 1) 1'h0)
  else begin : LABEL_0
    id_10 <= id_1;
  end
  wire id_13;
  wire id_14;
endmodule
