// Seed: 3815468830
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_1 = -1;
  assign module_1.id_21 = 0;
  time id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire \id_8 ;
  wire id_9;
  wire id_10, id_11, id_12, id_13, id_14;
  wire id_15;
  wand id_16;
  wire id_17;
  parameter id_18 = id_1;
  wire id_19;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_5
  );
  always
  `define pp_20 0
  tri0 id_21 = 1;
  always @(negedge -1);
  tri1 id_22 = -1;
  wire id_23;
  wire id_24, id_25, id_26;
  wire id_27;
  assign id_16 = id_22;
  wire id_28;
  wire id_29;
  wire id_30;
  assign id_23 = id_4;
endmodule
