// Seed: 88824336
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input  wor  id_4
);
  always id_2 = {id_4, (id_1)};
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input uwire id_3,
    output tri1 id_4,
    output wand id_5,
    input supply1 id_6
);
  wire id_8;
  wire id_9;
  time id_10;
  wor  id_11 = 1;
  module_0(
      id_4, id_6, id_4, id_5, id_6
  );
  wire id_12;
  wire id_13;
endmodule
