void\r\nF_1 ( int V_1 , unsigned char * V_2 , int V_3 )\r\n{\r\nswitch ( V_2 [ 0 ] & 0xf0 )\r\n{\r\ncase 0x90 :\r\nif ( V_2 [ 2 ] != 0 )\r\n{\r\nF_2 ( F_3 ( V_1 , V_2 [ 0 ] & 0x0f , V_2 [ 1 ] , V_2 [ 2 ] ) ) ;\r\nbreak;\r\n}\r\nV_2 [ 2 ] = 64 ;\r\ncase 0x80 :\r\nF_2 ( F_4 ( V_1 , V_2 [ 0 ] & 0x0f , V_2 [ 1 ] , V_2 [ 2 ] ) ) ;\r\nbreak;\r\ncase 0xA0 :\r\nF_2 ( F_5 ( V_1 , V_2 [ 0 ] & 0x0f , V_2 [ 1 ] , V_2 [ 2 ] ) ) ;\r\nbreak;\r\ncase 0xB0 :\r\nF_2 ( F_6 ( V_1 , V_2 [ 0 ] & 0x0f ,\r\nV_2 [ 1 ] , V_2 [ 2 ] ) ) ;\r\nbreak;\r\ncase 0xC0 :\r\nF_2 ( F_7 ( V_1 , V_2 [ 0 ] & 0x0f , V_2 [ 1 ] ) ) ;\r\nbreak;\r\ncase 0xD0 :\r\nF_2 ( F_8 ( V_1 , V_2 [ 0 ] & 0x0f , V_2 [ 1 ] ) ) ;\r\nbreak;\r\ncase 0xE0 :\r\nF_2 ( F_9 ( V_1 , V_2 [ 0 ] & 0x0f ,\r\n( V_2 [ 1 ] & 0x7f ) | ( ( V_2 [ 2 ] & 0x7f ) << 7 ) ) ) ;\r\nbreak;\r\ndefault:\r\n;\r\n}\r\n}\r\nstatic void\r\nF_10 ( int V_4 , int V_5 )\r\n{\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < 3200 ; V_6 ++ )\r\nif ( V_7 [ V_4 ] -> F_11 ( V_4 , ( unsigned char ) ( V_5 & 0xff ) ) )\r\n{\r\nif ( V_5 & 0x80 )\r\nV_8 [ V_4 ] =\r\n( unsigned char ) ( V_5 & 0xff ) ;\r\nreturn;\r\n}\r\nF_12 ( L_1 ) ;\r\n}\r\nstatic int\r\nF_13 ( int V_4 , unsigned char V_9 )\r\n{\r\nif ( ( char * ) V_7 [ V_4 ] -> F_13 == NULL )\r\nreturn 1 ;\r\nreturn V_7 [ V_4 ] -> F_13 ( V_4 , V_9 ) ;\r\n}\r\nstatic void\r\nF_14 ( int V_10 , unsigned char V_5 )\r\n{\r\nint V_11 ;\r\nstruct V_12 * V_13 ;\r\nstatic unsigned char V_14 [] =\r\n{\r\n2 ,\r\n2 ,\r\n2 ,\r\n2 ,\r\n1 ,\r\n1 ,\r\n2 ,\r\n0\r\n} ;\r\nif ( V_10 < 0 || V_10 > V_15 || V_7 [ V_10 ] == NULL )\r\nreturn;\r\nif ( V_5 == 0xfe )\r\nreturn;\r\nV_11 = V_16 [ V_10 ] ;\r\nV_13 = & V_7 [ V_10 ] -> V_17 ;\r\nswitch ( V_13 -> V_18 )\r\n{\r\ncase V_19 :\r\nif ( V_5 & 0x80 )\r\n{\r\nif ( ( V_5 & 0xf0 ) == 0xf0 )\r\n{\r\nswitch ( V_5 )\r\n{\r\ncase 0xf0 :\r\nV_13 -> V_18 = V_20 ;\r\nbreak;\r\ncase 0xf1 :\r\ncase 0xf3 :\r\nV_13 -> V_18 = V_21 ;\r\nV_13 -> V_22 = 1 ;\r\nV_13 -> V_23 = 1 ;\r\nV_13 -> V_24 [ 0 ] = V_5 ;\r\nbreak;\r\ncase 0xf2 :\r\nV_13 -> V_18 = V_21 ;\r\nV_13 -> V_22 = 1 ;\r\nV_13 -> V_23 = 2 ;\r\nV_13 -> V_24 [ 0 ] = V_5 ;\r\nbreak;\r\ndefault:\r\nV_13 -> V_24 [ 0 ] = V_5 ;\r\nV_13 -> V_22 = 1 ;\r\nF_1 ( V_11 , V_13 -> V_24 , V_13 -> V_22 ) ;\r\nV_13 -> V_22 = 0 ;\r\nV_13 -> V_23 = 0 ;\r\n}\r\n} else\r\n{\r\nV_13 -> V_18 = V_21 ;\r\nV_13 -> V_22 = 1 ;\r\nV_13 -> V_23 = V_14 [ ( V_5 >> 4 ) - 8 ] ;\r\nV_13 -> V_24 [ 0 ] = V_13 -> V_25 = V_5 ;\r\n}\r\n} else if ( V_13 -> V_25 & 0x80 ) {\r\nV_13 -> V_22 = 2 ;\r\nV_13 -> V_24 [ 1 ] = V_5 ;\r\nV_13 -> V_24 [ 0 ] = V_13 -> V_25 ;\r\nV_13 -> V_23 = V_14 [ ( V_13 -> V_24 [ 0 ] >> 4 ) - 8 ] - 1 ;\r\nif ( V_13 -> V_23 > 0 )\r\nV_13 -> V_18 = V_21 ;\r\nelse {\r\nV_13 -> V_18 = V_19 ;\r\nF_1 ( V_11 , V_13 -> V_24 , V_13 -> V_22 ) ;\r\nV_13 -> V_22 = 0 ;\r\n}\r\n}\r\nbreak;\r\ncase V_21 :\r\nV_13 -> V_24 [ V_13 -> V_22 ++ ] = V_5 ;\r\nif ( -- V_13 -> V_23 <= 0 )\r\n{\r\nV_13 -> V_18 = V_19 ;\r\nF_1 ( V_11 , V_13 -> V_24 , V_13 -> V_22 ) ;\r\nV_13 -> V_22 = 0 ;\r\n}\r\nbreak;\r\ncase V_20 :\r\nif ( V_5 == 0xf7 )\r\n{\r\nV_13 -> V_18 = V_19 ;\r\nV_13 -> V_23 = 0 ;\r\nV_13 -> V_22 = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_12 ( L_2 , V_10 , V_13 -> V_18 , ( int ) V_5 ) ;\r\nV_13 -> V_18 = V_19 ;\r\n}\r\n}\r\nstatic void\r\nF_15 ( int V_11 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_6 = 0 ;\r\nif ( ! V_27 [ V_11 ] )\r\nreturn;\r\nV_27 [ V_11 ] = 0 ;\r\nwhile ( ! V_7 [ V_10 ] -> F_11 ( V_10 , 0xf7 ) &&\r\nV_6 < 1000 )\r\nV_6 ++ ;\r\nV_27 [ V_11 ] = 0 ;\r\n}\r\nstatic void\r\nF_16 ( int V_11 )\r\n{\r\n}\r\nint F_17 ( int V_11 , unsigned int V_28 , void T_1 * V_29 )\r\n{\r\nswitch ( V_28 ) {\r\ncase V_30 :\r\nif ( F_18 ( V_29 , V_26 [ V_11 ] -> V_31 , sizeof( struct V_32 ) ) )\r\nreturn - V_33 ;\r\nreturn 0 ;\r\ncase V_34 :\r\nreturn 0x7fffffff ;\r\ndefault:\r\nreturn - V_35 ;\r\n}\r\n}\r\nint\r\nF_19 ( int V_11 , int V_36 , int V_37 , int V_38 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_2 , V_39 ;\r\nif ( V_37 < 0 || V_37 > 127 )\r\nreturn 0 ;\r\nif ( V_36 < 0 || V_36 > 15 )\r\nreturn 0 ;\r\nif ( V_38 < 0 )\r\nV_38 = 0 ;\r\nif ( V_38 > 127 )\r\nV_38 = 127 ;\r\nF_15 ( V_11 ) ;\r\nV_2 = V_8 [ V_10 ] & 0xf0 ;\r\nV_39 = V_8 [ V_10 ] & 0x0f ;\r\nif ( V_39 == V_36 && ( ( V_2 == 0x90 && V_38 == 64 ) || V_2 == 0x80 ) )\r\n{\r\nif ( ! F_13 ( V_10 , V_37 ) )\r\nreturn 0 ;\r\nF_10 ( V_10 , V_37 ) ;\r\nif ( V_2 == 0x90 )\r\nF_10 ( V_10 , 0 ) ;\r\nelse\r\nF_10 ( V_10 , V_38 ) ;\r\n} else\r\n{\r\nif ( V_38 == 64 )\r\n{\r\nif ( ! F_13 ( V_10 , 0x90 | ( V_36 & 0x0f ) ) )\r\nreturn 0 ;\r\nF_10 ( V_10 , 0x90 | ( V_36 & 0x0f ) ) ;\r\nF_10 ( V_10 , V_37 ) ;\r\nF_10 ( V_10 , 0 ) ;\r\n} else\r\n{\r\nif ( ! F_13 ( V_10 , 0x80 | ( V_36 & 0x0f ) ) )\r\nreturn 0 ;\r\nF_10 ( V_10 , 0x80 | ( V_36 & 0x0f ) ) ;\r\nF_10 ( V_10 , V_37 ) ;\r\nF_10 ( V_10 , V_38 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_20 ( int V_11 , int V_36 , int V_40 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nif ( V_40 < 0 || V_40 > 127 )\r\nV_40 = 0 ;\r\nif ( V_36 < 0 || V_36 > 15 )\r\nreturn 0 ;\r\nF_15 ( V_11 ) ;\r\nif ( ! F_13 ( V_10 , 0xc0 | ( V_36 & 0x0f ) ) )\r\nreturn 0 ;\r\nF_10 ( V_10 , 0xc0 | ( V_36 & 0x0f ) ) ;\r\nF_10 ( V_10 , V_40 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_21 ( int V_11 , int V_36 , int V_37 , int V_38 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_2 , V_39 ;\r\nif ( V_37 < 0 || V_37 > 127 )\r\nreturn 0 ;\r\nif ( V_36 < 0 || V_36 > 15 )\r\nreturn 0 ;\r\nif ( V_38 < 0 )\r\nV_38 = 0 ;\r\nif ( V_38 > 127 )\r\nV_38 = 127 ;\r\nF_15 ( V_11 ) ;\r\nV_2 = V_8 [ V_10 ] & 0xf0 ;\r\nV_39 = V_8 [ V_10 ] & 0x0f ;\r\nif ( V_39 == V_36 && V_2 == 0x90 )\r\n{\r\nif ( ! F_13 ( V_10 , V_37 ) )\r\nreturn 0 ;\r\nF_10 ( V_10 , V_37 ) ;\r\nF_10 ( V_10 , V_38 ) ;\r\n} else\r\n{\r\nif ( ! F_13 ( V_10 , 0x90 | ( V_36 & 0x0f ) ) )\r\nreturn 0 ;\r\nF_10 ( V_10 , 0x90 | ( V_36 & 0x0f ) ) ;\r\nF_10 ( V_10 , V_37 ) ;\r\nF_10 ( V_10 , V_38 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_22 ( int V_11 )\r\n{\r\nF_15 ( V_11 ) ;\r\n}\r\nint\r\nF_23 ( int V_11 , int V_41 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_42 ;\r\nstruct V_12 * V_13 ;\r\nif ( V_10 < 0 || V_10 >= V_15 || V_7 [ V_10 ] == NULL )\r\nreturn - V_43 ;\r\nV_16 [ V_10 ] = V_11 ;\r\nV_27 [ V_11 ] = 0 ;\r\nV_8 [ V_10 ] = 0 ;\r\nif ( ( V_42 = V_7 [ V_10 ] -> F_24 ( V_10 , V_41 ,\r\nF_14 , F_16 ) ) < 0 )\r\nreturn V_42 ;\r\nV_13 = & V_7 [ V_10 ] -> V_17 ;\r\nV_13 -> V_44 = 0 ;\r\nV_13 -> V_18 = V_19 ;\r\nV_13 -> V_22 = 0 ;\r\nV_13 -> V_23 = 0 ;\r\nV_13 -> V_25 = 0x00 ;\r\nreturn 1 ;\r\n}\r\nvoid\r\nF_25 ( int V_11 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nF_15 ( V_11 ) ;\r\nV_7 [ V_10 ] -> F_11 ( V_10 , 0xfe ) ;\r\nV_7 [ V_10 ] -> F_26 ( V_10 ) ;\r\n}\r\nvoid\r\nF_27 ( int V_11 , unsigned char * V_45 )\r\n{\r\n}\r\nint\r\nF_28 ( int V_11 , int V_46 , const char T_1 * V_47 ,\r\nint V_48 , int V_49 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nstruct V_50 V_51 ;\r\nint V_52 ;\r\nunsigned long V_53 , V_54 , V_55 = 0 ;\r\nint V_56 = 1 ;\r\nint V_57 = ( unsigned long ) & V_51 . V_5 [ 0 ] - ( unsigned long ) & V_51 ;\r\nF_15 ( V_11 ) ;\r\nif ( ! F_13 ( V_10 , 0xf0 ) )\r\nreturn 0 ;\r\nif ( V_46 != V_58 )\r\nreturn - V_35 ;\r\nif ( V_48 < V_57 )\r\nreturn - V_35 ;\r\nV_48 -= V_57 ;\r\nif ( F_29 ( & V_51 , V_47 , V_57 ) )\r\nreturn - V_33 ;\r\nif ( ( unsigned ) V_48 < ( unsigned ) V_51 . V_59 )\r\nV_51 . V_59 = V_48 ;\r\nV_53 = V_51 . V_59 ;\r\nV_54 = 0 ;\r\nfor ( V_52 = 0 ; V_52 < V_53 && ! F_30 ( V_60 ) ; V_52 ++ )\r\n{\r\nunsigned char V_5 ;\r\nif ( F_31 ( V_5 ,\r\n( unsigned char T_1 * ) ( V_47 + V_57 + V_52 ) ) )\r\nreturn - V_33 ;\r\nV_55 = ( V_52 > 0 && V_5 & 0x80 ) ;\r\nif ( V_55 && V_5 != 0xf7 )\r\nV_5 = 0xf7 ;\r\nif ( V_52 == 0 )\r\n{\r\nif ( V_5 != 0xf0 )\r\n{\r\nF_12 ( V_61 L_3 ) ;\r\nreturn - V_35 ;\r\n}\r\n}\r\nwhile ( ! V_7 [ V_10 ] -> F_11 ( V_10 , ( unsigned char ) ( V_5 & 0xff ) ) &&\r\n! F_30 ( V_60 ) )\r\nF_32 () ;\r\nif ( ! V_56 && V_5 & 0x80 )\r\nreturn 0 ;\r\nV_56 = 0 ;\r\n}\r\nif ( ! V_55 )\r\nF_10 ( V_10 , 0xf7 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_33 ( int V_11 , int V_36 , int V_62 )\r\n{\r\n}\r\nvoid F_34 ( int V_11 , int V_36 , int V_62 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_2 , V_39 ;\r\nif ( V_62 < 0 || V_62 > 127 )\r\nreturn;\r\nif ( V_36 < 0 || V_36 > 15 )\r\nreturn;\r\nF_15 ( V_11 ) ;\r\nV_2 = V_8 [ V_10 ] & 0xf0 ;\r\nV_39 = V_8 [ V_10 ] & 0x0f ;\r\nif ( V_2 != 0xd0 || V_39 != V_36 )\r\n{\r\nif ( ! F_13 ( V_10 , 0xd0 | ( V_36 & 0x0f ) ) )\r\nreturn;\r\nF_10 ( V_10 , 0xd0 | ( V_36 & 0x0f ) ) ;\r\n} else if ( ! F_13 ( V_10 , V_62 ) )\r\nreturn;\r\nF_10 ( V_10 , V_62 ) ;\r\n}\r\nvoid\r\nF_35 ( int V_11 , int V_36 , int V_63 , int V_64 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_39 , V_2 ;\r\nif ( V_63 < 0 || V_63 > 127 )\r\nreturn;\r\nif ( V_36 < 0 || V_36 > 15 )\r\nreturn;\r\nF_15 ( V_11 ) ;\r\nV_2 = V_8 [ V_10 ] & 0xf0 ;\r\nV_39 = V_8 [ V_10 ] & 0x0f ;\r\nif ( V_2 != 0xb0 || V_39 != V_36 )\r\n{\r\nif ( ! F_13 ( V_10 , 0xb0 | ( V_36 & 0x0f ) ) )\r\nreturn;\r\nF_10 ( V_10 , 0xb0 | ( V_36 & 0x0f ) ) ;\r\n} else if ( ! F_13 ( V_10 , V_63 ) )\r\nreturn;\r\nF_10 ( V_10 , V_63 ) ;\r\nF_10 ( V_10 , V_64 & 0x7f ) ;\r\n}\r\nvoid\r\nF_36 ( int V_11 , int V_36 , int V_64 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_2 , V_65 ;\r\nif ( V_36 < 0 || V_36 > 15 )\r\nreturn;\r\nif ( V_64 < 0 || V_64 > 16383 )\r\nreturn;\r\nF_15 ( V_11 ) ;\r\nV_2 = V_8 [ V_10 ] & 0xf0 ;\r\nV_65 = V_8 [ V_10 ] & 0x0f ;\r\nif ( V_2 != 0xd0 || V_65 != V_36 )\r\n{\r\nif ( ! F_13 ( V_10 , 0xe0 | ( V_36 & 0x0f ) ) )\r\nreturn;\r\nF_10 ( V_10 , 0xe0 | ( V_36 & 0x0f ) ) ;\r\n} else if ( ! F_13 ( V_10 , V_64 & 0x7f ) )\r\nreturn;\r\nF_10 ( V_10 , V_64 & 0x7f ) ;\r\nF_10 ( V_10 , ( V_64 >> 7 ) & 0x7f ) ;\r\n}\r\nvoid\r\nF_37 ( int V_11 , int V_66 , int V_36 )\r\n{\r\n}\r\nint\r\nF_38 ( int V_11 , unsigned char * V_67 , int V_59 )\r\n{\r\nint V_10 = V_26 [ V_11 ] -> V_4 ;\r\nint V_52 ;\r\nfor ( V_52 = 0 ; V_52 < V_59 ; V_52 ++ )\r\n{\r\nswitch ( V_67 [ V_52 ] )\r\n{\r\ncase 0xf0 :\r\nif ( ! F_13 ( V_10 , 0xf0 ) )\r\nreturn 0 ;\r\nV_27 [ V_11 ] = 1 ;\r\nbreak;\r\ncase 0xf7 :\r\nif ( ! V_27 [ V_11 ] )\r\nreturn 0 ;\r\nV_27 [ V_11 ] = 0 ;\r\nbreak;\r\ndefault:\r\nif ( ! V_27 [ V_11 ] )\r\nreturn 0 ;\r\nif ( V_67 [ V_52 ] & 0x80 )\r\n{\r\nV_67 [ V_52 ] = 0xf7 ;\r\nV_27 [ V_11 ] = 0 ;\r\n}\r\n}\r\nif ( ! V_7 [ V_10 ] -> F_11 ( V_10 , V_67 [ V_52 ] ) )\r\n{\r\nint V_6 = 0 ;\r\nV_67 [ V_52 ] = 0xf7 ;\r\nV_27 [ V_11 ] = 0 ;\r\nwhile ( ! V_7 [ V_10 ] -> F_11 ( V_10 , V_67 [ V_52 ] ) &&\r\nV_6 < 1000 )\r\nV_6 ++ ;\r\n}\r\nif ( ! V_27 [ V_11 ] )\r\nreturn 0 ;\r\n}\r\nreturn 0 ;\r\n}
