

Implementation tool: Xilinx Vivado v.2023.2
Project:             rand1
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sun Jun 23 22:43:10 -03 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         135702
FF:          131641
DSP:             96
BRAM:             0
URAM:             0
LATCH:            0
SRL:           2767
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      7.971
Timing not met
