[DEFAULT]
top_module = s15850
netlist_file = ./Netlist/s15850_dft.v
tech_library =  /home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v
db_library = /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db
synthesized_files = ../Test_s15850/Netlist/s15850_syn.v
spf_file = ../Test_s15850/Netlist/s15850_dft.spf
spef_file = ../Test_s15850/Netlist/s15850_dft.spef 
faults_file = ../Test_s15850/Netlist/s15850.fault
summary_file = ../Test_s15850/Netlist/s15850_report.rpt
patterns_file = ../Test_s15850/Netlist/s15850.stil

[SCAN_CHAIN_INSERT]
# supported scan chain type: <multiplexed_flip_flop | clocked_scan | lssd | aux_clock_lssd | combinational | or none>
scan_style = multiplexed_flip_flop
num_scan_chain = 8

[SCAN_CHAIN_FAULT]
# detect scan chain fault
scan_fault_detect = false

# supoorted fault types: stuck, transition, iddq, path_delay, hold_time, bridging
[FAULT_TYPES]
fault_model = transition

[PATTERN_OPTIONS]
pattern_specification = full
fault_collapsing = true
fault_coverage = 100

[STUCK_FAULT_OPTIONS]
N_detect = 1

[TRANSITION_FAULT_OPTIONS]
launch_cycle = any
capture_cycle = 4
MUXClock_mode = false

[IDDQ_FAULT_OPTIONS]
iddq_max_patterns = 20
iddq_toggle = true
iddq_float = true
iddq_strong = true
iddq_interval_size = 1

[BRIDGING_FAULT_OPTIONS]
bridging_optimize_bridge_strengths = true

[PATH_DELAY_FAULT_OPTIONS]
path_delay_slack = 0.15
path_delay_max_paths = 200

[ATPG_GENERAL_OPTIONS]
auto_compression = true
# optional: remove p% faults
# remove_fault = 50

[SIMULATION_OPTION]
simulation_sequential = true
simulation_sequential_nodrop = false