Source Block: verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@78:88@HdlIdDef
wire clk_200mhz_ibufg;
wire clk_200mhz_bufg;
wire clk_200mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_200mhz_int;
wire rst_int;   

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Diff Content:
- 83 wire clk_200mhz_int;
+ 83 wire clk_int;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@77:87
wire clk_125mhz_ibufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 2:
verilog-ethernet/example/NexysVideo/fpga/rtl/fpga.v@74:84
wire clk_bufg;
wire clk_mmcm_out;

// Internal 125 MHz clock
wire clk_int;
wire rst_int;   

wire mmcm_rst = ~reset_n;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 3:
verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@79:89
wire clk_200mhz_bufg;
wire clk_200mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_200mhz_int;
wire rst_int;   

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 4:
verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@78:88
wire clk_125mhz_mmcm_out;
wire clk90_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire clk90_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 5:
verilog-ethernet/example/Arty/fpga/rtl/fpga.v@86:96
wire clk_ibufg;
wire clk_bufg;
wire clk_mmcm_out;

// Internal 125 MHz clock
wire clk_int;
wire rst_int;

wire mmcm_rst = ~reset_n;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 6:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@116:126
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 7:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@115:125
// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 8:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@76:86

wire clk_125mhz_ibufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 9:
verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@77:87
wire sys_clk_bufg;
wire clk_125mhz_mmcm_out;
wire clk90_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire clk90_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;

Clone Blocks 10:
verilog-ethernet/example/Arty/fpga/rtl/fpga.v@87:97
wire clk_bufg;
wire clk_mmcm_out;

// Internal 125 MHz clock
wire clk_int;
wire rst_int;

wire mmcm_rst = ~reset_n;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 11:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@145:155
// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 12:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@77:87
wire sys_clk_bufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 13:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@75:85
wire clk_125mhz_ibufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 14:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@79:89
wire sys_clk_ibufg;
wire sys_clk_bufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 15:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@146:156
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;
wire rst_156mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 16:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@74:84

wire clk_125mhz_ibufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 17:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@80:90
wire sys_clk_bufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 18:
verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@81:91

// Internal 125 MHz clock
wire clk_200mhz_int;
wire rst_int;   

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS
clk_200mhz_ibufgds_inst(

Clone Blocks 19:
verilog-ethernet/example/NexysVideo/fpga/rtl/fpga.v@73:83
wire clk_ibufg;
wire clk_bufg;
wire clk_mmcm_out;

// Internal 125 MHz clock
wire clk_int;
wire rst_int;   

wire mmcm_rst = ~reset_n;
wire mmcm_locked;
wire mmcm_clkfb;

Clone Blocks 20:
verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@79:89
wire clk90_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire clk90_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;


Clone Blocks 21:
verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@82:92
// Internal 125 MHz clock
wire clk_200mhz_int;
wire rst_int;   

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS
clk_200mhz_ibufgds_inst(
    .I(clk_200mhz_p),

Clone Blocks 22:
verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@83:93
wire clk_200mhz_int;
wire rst_int;   

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

IBUFGDS
clk_200mhz_ibufgds_inst(
    .I(clk_200mhz_p),
    .IB(clk_200mhz_n),

Clone Blocks 23:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@76:86
wire sys_clk_ibufg;
wire sys_clk_bufg;
wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;

wire mmcm_rst = reset;
wire mmcm_locked;
wire mmcm_clkfb;

