m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Ememorysubsystem
Z1 w1522294913
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z5 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem.vhd
Z6 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem.vhd
l0
L4
V`?JOf>[jDi23AN_?1FAQ61
Z7 OV;C;10.1d;51
31
Z8 !s108 1522296386.210000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem.vhd|
Z10 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 P?G>PgIdh^1914<FR4YD62
!i10b 1
Abeahaviour
R2
R3
DEx4 work 15 memorysubsystem 0 22 `?JOf>[jDi23AN_?1FAQ61
l53
L13
V:bhF8DDzL^mda3c20PLMO1
R7
31
R8
R9
R10
R11
R12
!s100 ^D;[M_Pg=QIXVXDjAI^jo3
!i10b 1
Ememorysubsystem_tb
Z13 w1522296362
R2
R3
R4
Z14 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem_tb.vhd
Z15 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem_tb.vhd
l0
L8
V;O<k<PW;0WO0YTNIM[6AA0
!s100 V0;hDWoJRmB;53z7Ah3NC0
R7
31
!i10b 1
Z16 !s108 1522296387.865000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem_tb.vhd|
Z18 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/memorySubsystem_tb.vhd|
R11
R12
Abehaviour
R2
R3
DEx4 work 18 memorysubsystem_tb 0 22 ;O<k<PW;0WO0YTNIM[6AA0
l25
L11
VnKo[R1WBBjgKB[B9M7Pn62
!s100 ]fNooKTmf9OnbES68]jIK2
R7
31
!i10b 1
R16
R17
R18
R11
R12
Emultiplexermdr
Z19 w1522291032
R2
R3
R4
Z20 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd
Z21 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd
l0
L4
VB6XNeV7HQjgZW;UT8^9oc0
R7
31
Z22 !s108 1522296386.826000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd|
Z24 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd|
R11
R12
!s100 b;CXg^nNJ<Y_0nGdJ6R[V2
!i10b 1
Abehaviour
R2
R3
DEx4 work 14 multiplexermdr 0 22 B6XNeV7HQjgZW;UT8^9oc0
l13
L12
V>A@60YJ>QR[XXeH>n`cBf2
R7
31
R22
R23
R24
R11
R12
!s100 FW<<<8;h5@zS2hjiW<Y`20
!i10b 1
Eram
Z25 w1521235380
R2
R3
R4
Z26 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd
Z27 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd
l0
L42
V?LnGh@[I_PZZMAX[M1UKf0
R7
31
Z28 !s108 1522296387.107000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd|
Z30 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd|
R11
R12
!s100 V:Jf`5B9iaeOO5FQi9IRU2
!i10b 1
Asyn
R2
R3
DEx4 work 3 ram 0 22 ?LnGh@[I_PZZMAX[M1UKf0
l88
L55
VHBK8H=h_>8>]]4ZmCIaff0
R7
31
R28
R29
R30
R11
R12
!s100 ]E>X_1JR:EICP>jUUWzVT1
!i10b 1
Ereg_32
R25
R2
R3
R4
Z31 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd
Z32 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd
l0
L4
VS]Yk^6PkFo8C^:QOgIiQ21
R7
31
Z33 !s108 1522296386.552000
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd|
Z35 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd|
R11
R12
!s100 1b^?QoFe9dSLcgdFSB;8@1
!i10b 1
Aarc
R2
R3
DEx4 work 6 reg_32 0 22 S]Yk^6PkFo8C^:QOgIiQ21
l13
L12
VE>VS@j<BX5Fb9j]R^nSNZ3
R7
31
R33
R34
R35
R11
R12
!s100 oHOj18]<;IISBoLOTYXe82
!i10b 1
Eregmar
Z36 w1522282501
R2
R3
R4
Z37 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regMAR.vhd
Z38 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regMAR.vhd
l0
L4
V^B9[_Y>D71S;Rl_M@CWHM3
R7
31
Z39 !s108 1522296387.533000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regMAR.vhd|
Z41 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regMAR.vhd|
R11
R12
!s100 `G80]T;c=<zcEUHj=[`Wg2
!i10b 1
Aarc
R2
R3
DEx4 work 6 regmar 0 22 ^B9[_Y>D71S;Rl_M@CWHM3
l13
L12
VdRz>HghD;;hXJE;E;DI]G1
R7
31
R39
R40
R41
R11
R12
!s100 ??OejS3HWEj^7QEl_76KU2
!i10b 1
