

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Wed Mar 20 05:12:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|      106|  0.170 us|  1.060 us|   17|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128  |Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1  |        4|       93|  40.000 ns|  0.930 us|    4|   93|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 16 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_c, i32 %cols_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln943 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c, i32 %rows_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:943->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 18 'write' 'write_ln943' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rows_int16 = trunc i32 %rows_read"   --->   Operation 19 'trunc' 'rows_int16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cols_int16 = trunc i32 %cols_read"   --->   Operation 20 'trunc' 'cols_int16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln952 = zext i16 %rows_int16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 21 'zext' 'zext_ln952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln952_1 = zext i16 %cols_int16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 22 'zext' 'zext_ln952_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 23 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 24 [2/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 24 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 25 [1/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 25 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_rows_cols, i64 12, i64 3, i64 2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:949->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 26 'specfucore' 'specfucore_ln949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln954 = trunc i32 %mul_rows_cols" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 27 'trunc' 'trunc_ln954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln954_1 = trunc i32 %mul_rows_cols" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 28 'trunc' 'trunc_ln954_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i22.i5, i22 %trunc_ln954, i5 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln954_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %trunc_ln954_1, i3 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 30 'bitconcatenate' 'shl_ln954_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln954 = sub i27 %shl_ln, i27 %shl_ln954_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 31 'sub' 'sub_ln954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln954 = add i27 %sub_ln954, i27 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 32 'add' 'add_ln954' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%cols_addrbound = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %add_ln954, i32 9, i32 26" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 33 'partselect' 'cols_addrbound' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din"   --->   Operation 34 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %din_read, i32 6, i32 63" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1021 = sext i58 %trunc_ln" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 36 'sext' 'sext_ln1021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 37 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1021 = zext i18 %cols_addrbound" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 38 'zext' 'zext_ln1021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 40 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 41 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 42 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 43 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 44 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 45 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 46 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.72>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%empty_77 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (3.72ns)   --->   "%call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i18 %cols_addrbound, i512 %gmem1, i58 %trunc_ln, i512 %ldata" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 48 'call' 'call_ln1012' <Predicate = true> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:946->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 53 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 54 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i18 %cols_addrbound, i512 %gmem1, i58 %trunc_ln, i512 %ldata" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 55 'call' 'call_ln1012' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln1155 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 56 'ret' 'ret_ln1155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read         (read           ) [ 000000000000000]
rows_read         (read           ) [ 000000000000000]
write_ln0         (write          ) [ 000000000000000]
write_ln943       (write          ) [ 000000000000000]
rows_int16        (trunc          ) [ 000000000000000]
cols_int16        (trunc          ) [ 000000000000000]
zext_ln952        (zext           ) [ 001100000000000]
zext_ln952_1      (zext           ) [ 001100000000000]
mul_rows_cols     (mul            ) [ 000000000000000]
specfucore_ln949  (specfucore     ) [ 000000000000000]
trunc_ln954       (trunc          ) [ 000010000000000]
trunc_ln954_1     (trunc          ) [ 000010000000000]
shl_ln            (bitconcatenate ) [ 000000000000000]
shl_ln954_1       (bitconcatenate ) [ 000000000000000]
sub_ln954         (sub            ) [ 000000000000000]
add_ln954         (add            ) [ 000000000000000]
cols_addrbound    (partselect     ) [ 000001111111111]
din_read          (read           ) [ 000000000000000]
trunc_ln          (partselect     ) [ 000000111111111]
sext_ln1021       (sext           ) [ 000000000000000]
gmem1_addr        (getelementptr  ) [ 000000111111100]
zext_ln1021       (zext           ) [ 000000111111100]
empty             (readreq        ) [ 000000000000000]
empty_77          (wait           ) [ 000000000000000]
specinterface_ln0 (specinterface  ) [ 000000000000000]
specinterface_ln0 (specinterface  ) [ 000000000000000]
specinterface_ln0 (specinterface  ) [ 000000000000000]
specinterface_ln0 (specinterface  ) [ 000000000000000]
rbegin1_i         (specregionbegin) [ 000000000000000]
rend2_i           (specregionend  ) [ 000000000000000]
call_ln1012       (call           ) [ 000000000000000]
ret_ln1155        (ret            ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ldata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rows_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cols_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i22.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="cols_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rows_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln943_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln943/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="din_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="512" slack="0"/>
<pin id="125" dir="0" index="2" bw="18" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="18" slack="9"/>
<pin id="131" dir="0" index="2" bw="512" slack="0"/>
<pin id="132" dir="0" index="3" bw="58" slack="8"/>
<pin id="133" dir="0" index="4" bw="512" slack="0"/>
<pin id="134" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1012/13 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rows_int16_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rows_int16/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="cols_int16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cols_int16/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln952_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln952/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln952_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln952_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_rows_cols/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln954_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln954/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln954_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln954_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="27" slack="0"/>
<pin id="170" dir="0" index="1" bw="22" slack="1"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln954_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="27" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln954_1/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_ln954_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="27" slack="0"/>
<pin id="184" dir="0" index="1" bw="27" slack="0"/>
<pin id="185" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln954/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln954_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="27" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln954/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="cols_addrbound_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="18" slack="0"/>
<pin id="196" dir="0" index="1" bw="27" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cols_addrbound/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="58" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="0" index="3" bw="7" slack="0"/>
<pin id="209" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln1021_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="58" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1021/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="gmem1_addr_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="512" slack="0"/>
<pin id="220" dir="0" index="1" bw="58" slack="0"/>
<pin id="221" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln1021_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="18" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1021/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="zext_ln952_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln952 "/>
</bind>
</comp>

<comp id="234" class="1005" name="zext_ln952_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln952_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="trunc_ln954_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="22" slack="1"/>
<pin id="241" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln954 "/>
</bind>
</comp>

<comp id="244" class="1005" name="trunc_ln954_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="1"/>
<pin id="246" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln954_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="cols_addrbound_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="1"/>
<pin id="251" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="cols_addrbound "/>
</bind>
</comp>

<comp id="255" class="1005" name="trunc_ln_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="58" slack="8"/>
<pin id="257" dir="1" index="1" bw="58" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="260" class="1005" name="gmem1_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="512" slack="1"/>
<pin id="262" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="zext_ln1021_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1021 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="88" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="94" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="141"><net_src comp="94" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="88" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="138" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="142" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="154" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="168" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="116" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="232"><net_src comp="146" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="237"><net_src comp="150" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="242"><net_src comp="160" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="247"><net_src comp="164" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="252"><net_src comp="194" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="258"><net_src comp="204" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="263"><net_src comp="218" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="268"><net_src comp="225" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata | {13 14 }
	Port: rows_c | {1 }
	Port: cols_c | {1 }
 - Input state : 
	Port: Axi2AxiStream : gmem1 | {5 6 7 8 9 10 11 12 13 14 }
	Port: Axi2AxiStream : din | {5 }
	Port: Axi2AxiStream : rows | {1 }
	Port: Axi2AxiStream : cols | {1 }
  - Chain level:
	State 1
		zext_ln952 : 1
		zext_ln952_1 : 1
		mul_rows_cols : 2
	State 2
	State 3
		specfucore_ln949 : 1
		trunc_ln954 : 1
		trunc_ln954_1 : 1
	State 4
		sub_ln954 : 1
		add_ln954 : 2
		cols_addrbound : 3
	State 5
		sext_ln1021 : 1
		gmem1_addr : 2
		empty : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		rend2_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   call   | grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128 |    0    |   595   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    sub   |                   sub_ln954_fu_182                  |    0    |    0    |    27   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    add   |                   add_ln954_fu_188                  |    0    |    0    |    27   |
|----------|-----------------------------------------------------|---------|---------|---------|
|    mul   |                      grp_fu_154                     |    1    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                 cols_read_read_fu_88                |    0    |    0    |    0    |
|   read   |                 rows_read_read_fu_94                |    0    |    0    |    0    |
|          |                 din_read_read_fu_116                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   write  |                write_ln0_write_fu_100               |    0    |    0    |    0    |
|          |               write_ln943_write_fu_108              |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_122                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  rows_int16_fu_138                  |    0    |    0    |    0    |
|   trunc  |                  cols_int16_fu_142                  |    0    |    0    |    0    |
|          |                  trunc_ln954_fu_160                 |    0    |    0    |    0    |
|          |                 trunc_ln954_1_fu_164                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  zext_ln952_fu_146                  |    0    |    0    |    0    |
|   zext   |                 zext_ln952_1_fu_150                 |    0    |    0    |    0    |
|          |                  zext_ln1021_fu_225                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    shl_ln_fu_168                    |    0    |    0    |    0    |
|          |                  shl_ln954_1_fu_175                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|partselect|                cols_addrbound_fu_194                |    0    |    0    |    0    |
|          |                   trunc_ln_fu_204                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   sext   |                  sext_ln1021_fu_214                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     |    1    |   595   |   104   |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|cols_addrbound_reg_249|   18   |
|  gmem1_addr_reg_260  |   512  |
| trunc_ln954_1_reg_244|   24   |
|  trunc_ln954_reg_239 |   22   |
|   trunc_ln_reg_255   |   58   |
|  zext_ln1021_reg_265 |   32   |
| zext_ln952_1_reg_234 |   32   |
|  zext_ln952_reg_229  |   32   |
+----------------------+--------+
|         Total        |   730  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_122 |  p1  |   2  |  512 |  1024  ||    9    |
| grp_readreq_fu_122 |  p2  |   2  |  18  |   36   ||    9    |
|     grp_fu_154     |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_154     |  p1  |   2  |  16  |   32   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1124  ||  6.352  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   595  |   104  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   730  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |  1325  |   140  |
+-----------+--------+--------+--------+--------+
