To reduce the computational time of multipliers with the help of a Vedic mathematics and to implement it using Verilog HDL .
