Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Mon Nov 15 14:31:31 2021
| Host             : LAPTOP-RGVKIBK7 running 64-bit major release  (build 9200)
| Command          : report_power -file example_ibert_7series_gtp_0_power_routed.rpt -pb example_ibert_7series_gtp_0_power_summary_routed.pb -rpx example_ibert_7series_gtp_0_power_routed.rpx
| Design           : example_ibert_7series_gtp_0
| Device           : xc7a50tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.840        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.766        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 82.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.040 |       13 |       --- |             --- |
| Slice Logic              |     0.011 |    16652 |       --- |             --- |
|   LUT as Logic           |     0.009 |     3912 |     32600 |           12.00 |
|   Register               |     0.001 |    10579 |     65200 |           16.23 |
|   CARRY4                 |    <0.001 |      182 |      8150 |            2.23 |
|   LUT as Shift Register  |    <0.001 |       32 |      9600 |            0.33 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |      448 |     32600 |            1.37 |
|   Others                 |     0.000 |      593 |       --- |             --- |
| Signals                  |     0.021 |    13914 |       --- |             --- |
| MMCM                     |     0.107 |        1 |         5 |           20.00 |
| DSPs                     |     0.002 |        8 |       120 |            6.67 |
| I/O                      |    <0.001 |        2 |       250 |            0.80 |
| GTP                      |     0.584 |        4 |       --- |             --- |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.840 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.154 |       0.143 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.246 |       0.244 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.229 |       0.227 |      0.003 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+----------------------------------------------------------+-----------------+
| Clock       | Domain                                                   | Constraint (ns) |
+-------------+----------------------------------------------------------+-----------------+
| D_CLK       | SYSCLKP_I                                                |             5.0 |
| J_CLK       | u_ibert_core/inst/bscan_inst/DRCK                        |            30.0 |
| Q0_RXCLK0   | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/RXUSRCLK2_EXT_O |             5.1 |
| Q0_RXCLK1   | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXOUTCLK_I[0]   |             5.1 |
| Q0_RXCLK2   | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXOUTCLK_I[0]   |             5.1 |
| Q0_RXCLK3   | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/RXOUTCLK_I[0]   |             5.1 |
| Q0_TX0      | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/TXUSRCLK2_EXT_O |             5.1 |
| clkfbout    | u_ibert_core/inst/clkfbout                               |             5.0 |
| dclk_mmcm   | u_ibert_core/inst/dclk_mmcm                              |            10.0 |
| gtrefclk0_2 | GTREFCLK0P_I[0]                                          |             8.0 |
| gtrefclk1_2 | GTREFCLK1P_I[0]                                          |             8.0 |
+-------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| example_ibert_7series_gtp_0 |     0.766 |
|   u_ibert_core              |     0.765 |
|     inst                    |     0.765 |
|       QUAD[0].u_q           |     0.654 |
|       UUT_MASTER            |     0.003 |
+-----------------------------+-----------+


