// Seed: 880080735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
  localparam id_15 = -1;
  assign id_3[-1'b0 : (-1)] = -1'd0;
  wire id_16;
  assign id_3 = id_11;
  localparam id_17 = id_15 == id_15;
endmodule
module module_1 #(
    parameter id_0  = 32'd82,
    parameter id_12 = 32'd45,
    parameter id_4  = 32'd14
) (
    input wand _id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    output supply1 _id_4,
    input tri0 id_5
);
  bit id_7;
  parameter [id_0  -  -1 : id_0] id_8 = 1;
  assign id_2 = id_5;
  assign id_4 = id_7;
  assign id_2 = 1;
  wire id_9;
  logic [id_4 : ""] id_10;
  ;
  wire id_11;
  always @(id_10 or posedge -1'b0) id_7 = -1;
  parameter id_12 = id_8[id_12];
  module_0 modCall_1 (
      id_9,
      id_9,
      id_8,
      id_9,
      id_9,
      id_10,
      id_11,
      id_9,
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_9
  );
  assign id_7 = -1;
endmodule
