# Reading pref.tcl
# do hw4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Project/Quartus\ Prime/hw4/src {D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:41 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Project/Quartus Prime/hw4/src" D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv 
# -- Compiling module LFSR_GAL
# 
# Top level modules:
# 	LFSR_GAL
# End time: 13:12:41 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Project/Quartus\ Prime/hw4/src {D:/Project/Quartus Prime/hw4/src/moore_overlapped.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:41 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Project/Quartus Prime/hw4/src" D:/Project/Quartus Prime/hw4/src/moore_overlapped.sv 
# -- Compiling module moore_overlapped
# 
# Top level modules:
# 	moore_overlapped
# End time: 13:12:41 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Project/Quartus\ Prime/hw4/src {D:/Project/Quartus Prime/hw4/src/mealy_overlapped.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:41 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Project/Quartus Prime/hw4/src" D:/Project/Quartus Prime/hw4/src/mealy_overlapped.sv 
# -- Compiling module mealy_overlapped
# 
# Top level modules:
# 	mealy_overlapped
# End time: 13:12:41 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Project/Quartus\ Prime/hw4/src {D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:41 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Project/Quartus Prime/hw4/src" D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv 
# -- Compiling module gen_overlapped
# 
# Top level modules:
# 	gen_overlapped
# End time: 13:12:41 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Project/Quartus\ Prime/hw4/src {D:/Project/Quartus Prime/hw4/src/top_gen_overlapped.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:41 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Project/Quartus Prime/hw4/src" D:/Project/Quartus Prime/hw4/src/top_gen_overlapped.sv 
# -- Compiling module top_gen_overlapped
# 
# Top level modules:
# 	top_gen_overlapped
# End time: 13:12:42 on Nov 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Project/Quartus\ Prime/hw4/src {D:/Project/Quartus Prime/hw4/src/tb_gen_overlapped.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:12:42 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Project/Quartus Prime/hw4/src" D:/Project/Quartus Prime/hw4/src/tb_gen_overlapped.sv 
# -- Compiling module tb_gen_overlapped
# 
# Top level modules:
# 	tb_gen_overlapped
# End time: 13:12:42 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_gen_overlapped
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_gen_overlapped 
# Start time: 13:12:42 on Nov 20,2023
# Loading sv_std.std
# Loading work.tb_gen_overlapped
# Loading work.top_gen_overlapped
# Loading work.gen_overlapped
# Loading work.LFSR_GAL
# Loading work.moore_overlapped
# Loading work.mealy_overlapped
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Results of finite state machine
# Moore:         151
# Mealy:         151
# ** Note: $stop    : D:/Project/Quartus Prime/hw4/src/tb_gen_overlapped.sv(39)
#    Time: 100020 ps  Iteration: 1  Instance: /tb_gen_overlapped
# Break in Module tb_gen_overlapped at D:/Project/Quartus Prime/hw4/src/tb_gen_overlapped.sv line 39
# End time: 13:13:36 on Nov 20,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
