# compile vhdl design source files
vhdl xil_defaultlib  "../../../phaseadj.srcs/sources_1/new/phaseadj.vhd"
vhdl xil_defaultlib  "../../../phaseadj.srcs/sim_1/new/phaseadj_tb.vhd"

# Do not sort compile order
nosort
