<!DOCTYPE html>
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <meta content="IE=5.0000" http-equiv="X-UA-Compatible">
  <meta name="description" content="Chang Meng&#39;s home page">
  
  <link href="./imgs/tlzdoc.css" rel="stylesheet" type="text/css">
  <title>Chang Meng - Postdoctoral Researcher - EPFL</title>
  <meta name="GENERATOR" content="MSHTML 11.00.10570.1001">
</head>


<body>

<div id="layout-content" style="margin-top: 25px;">
  <table>
    <tbody>
      <tr>
        <td>
          &nbsp;&nbsp;&nbsp;<img width="130" src="./imgs/chang_202304.jpg" border="100">
        </td>	

        <td width="670">
          <div id="toptitle">
            <br>
            <h1>&nbsp;&nbsp;&nbsp; Chang Meng &nbsp;孟畅<a name="top"></a></h1> <br>

            <!-- &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Postdoctoral researcher at  -->
            <!-- <a href="https://www.epfl.ch/labs/lsi/" target="_blank">Integrated Systems Laboratory (LSI)</a> <br> -->
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Assistant Professor at
            <a href="https://iris.win.tue.nl/" target="_blank">Interconnected Resource-aware Intelligent Systems (IRiS)</a> <br>

            <!-- &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a href="https://www.epfl.ch/en/" target="_blank">École Polytechnique Fédérale de Lausanne (EPFL)</a>, Lausanne, Switzerland <br> -->
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a href="https://www.tue.nl/en/" target="_blank">Eindhoven University of Technology (TU/e)</a>, Eindhoven, the Netherlands <br>

            <!-- &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Email: <a href="mailto:chang.meng@epfl.ch" target="_blank">chang.meng@epfl.ch</a> <br> -->
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Email address: <a href="mailto:c.meng@tue.nl" target="_blank">c.meng@tue.nl</a> <br>
            
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a href="https://github.com/changmg" target="_blank">[Github]</a>
            &nbsp; <a href="https://scholar.google.com/citations?user=lzyXUvoAAAAJ&hl=zh-TW&oi=ao" target="_blank">[Google scholar]</a> 
            &nbsp; <a href="https://orcid.org/0000-0003-3134-7771" target="_blank">[ORCID]</a> 
          </div>
        </td>

      </tr>
    </tbody>
  </table>
<div id="layout-content" style="margin-top: 25px;">


<h4>
  [<a style=" color:#9D849A;" href="#biography">Biography</a>] 
  [<a style=" color:#9D849A;" href="#opensource">Codes</a>] 
  [<a style=" color:#9D849A;" href="#publications">Publications</a>] 
  [<a style=" color:#9D849A;" href="#services">Services</a>] 
  [<a style=" color:#9D849A;" href="#awards">Awards</a>]
  [<a style=" color:#9D849A;" href="#teaching">Teaching</a>]
  [<a style=" color:#9D849A;" href="#talks">Talks</a>] 
  [<a style=" color:#9D849A;" href="#statistics">Statistics</a>] 
</h4>


<h2>
  Biography<a name="biography"></a>&nbsp;&nbsp;&nbsp;
  <a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a>
</h2>

<p style="text-align:justify"> 
  I am an Assistant Professor at the Department of Mathematics and Computer Science at Eindhoven University of Technology (TU/e).
  From 2023 to 2025,
  I was a postdoctoral researcher at the Integrated Systems Laboratory (LSI) of EPFL,
  where I was fortunate to work with <a href="https://si2.epfl.ch/~demichel/" target="_blank">Prof. Giovanni De Micheli</a>.
  I received my Ph.D. degree in 2023 from Shanghai Jiao Tong University, 
  supervised by <a href="https://umji.sjtu.edu.cn/~wkqian/people/weikang-qian.html" target="_blank">Prof. Weikang Qian</a>. 
  I study electronic design automation (EDA).
  My research interests focus on logic synthesis, verification, and AI applications for emerging computing paradigms, such as approximate computing.
</p>


<!-- <h2>Open-source Codes<a name="opensource"></a>&nbsp;&nbsp;&nbsp;<a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a></h2>
  <ul>
    <li>High-accuracy DNN retraining framework using approximate multipliers (DATE'25): <a moz-do-not-send="true" href="https://github.com/changmg/AppMult-Aware-Retraining/blob/master/paper/DATE_2025_Approximate_Multiplier_Aware_DNN_Training.pdf">Paper</a>;
        <a moz-do-not-send="true" href="https://github.com/changmg/AppMult-Aware-Retraining">Source
          Code</a></font>
    </li>
    <li>RareLS: Reduce the number of rare signals for mitigating hardware Trojan threads (ICCAD'24): <a moz-do-not-send="true" href="https://github.com/changmg/RareLS/blob/master/paper/ICCAD_2024_RareLS__Rare_Reducing_Logic_Synthesis_for_Mitigating_Hardware_Trojan_Threats.pdf">Paper</a>;
        <a moz-do-not-send="true" href="https://github.com/changmg/rareLS/">Source
          Code</a></font>
    </li>
    <li>VECSEM: Verifying average errors in approximate circuits using simulation-enhanced model counting (DATE'24): <a moz-do-not-send="true" href="https://github.com/changmg/changmg.github.io/blob/master/preprint/Meng_Wang_Mai_Qian_DeMicheli_VACSEM-Verifying_Average_Errors_in_Approximate_Circuits_Using_Simulation-Enhanced_Model_Counting.pdf">Paper</a>;
        <a moz-do-not-send="true" href="https://github.com/changmg/VACSEM">Source
          Code</a></font>
    </li>
    <li>HEDALS: Highly efficient delay-driven approximate logic synthesis (IEEE
        TCAD'23): <a moz-do-not-send="true" href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Zhou_Yao_Huang_Chen_Qian_HEDALS_Highly_Efficient_Delay-driven_Approximate_Logic_Synthesis.pdf">Paper</a>;
        <a moz-do-not-send="true" href="https://github.com/SJTU-ECTL/HEDALS">Source
          Code</a></font>
    </li>
    <li>MECALS: A maximum error checking
        technique for approximate logic synthesis (DATE'23): <a moz-do-not-send="true" href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Sun_Mai_Qian_MECALS_A_Maximum_Error_Checking_Technique_for_Approximate_Logic_Synthesis.pdf">Paper</a>;
          <a moz-do-not-send="true" href="https://github.com/SJTU-ECTL/MECALS">Source
            Code</a></font></font>
    </li>
    <li>VECBEE: A versatile
        efficiency-accuracy configurable batch error
        estimation method for greedy approximate logic
        synthesis (IEEE TCAD'22): <a href="https://umji.sjtu.edu.cn/~wkqian/papers/Su_Meng_Yang_Shen_Ni_Wu_Wu_Zhao_Qian_VECBEE_A_Versatile_Efficiency-Accuracy_Configurable_Batch_Error_Estimation_Method_for_Greedy_Approximate_Logic_Synthesis.pdf">Paper</a>;
        <a href="https://github.com/SJTU-ECTL/VECBEE">Source
          Code</a></font><br>
    </li>
    <li>ALSRAC: Approximate logic synthesis
        by resubstitution with approximate care set
        (DAC'20): <a href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Qian_Mishchenko_ALSRAC_Approximate_Logic_Synthesis_by_Resubstitution_with_Approximate_Care_Set.pdf">Paper</a>;
        <a href="https://github.com/SJTU-ECTL/ALSRAC">Source
          Code</a></font><br>
    </li>
  </ul>  -->



<h2>Publications<a name="publications"></a>&nbsp;&nbsp;&nbsp;<a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a></h2>

Most of my works are <font color="red"><b>OPEN SOURCE</b></font>. Play with them and let me know if you have any questions or suggestions.

<h3>Conference Papers</h3>
<table class="pub_table">
  <tbody>

  <tr>
    <td class="pub_td2">C015. <font color="goldenrod">Chang Meng</font>, Wayne Burleson, Weikang Qian, and Giovanni De Micheli
      <br><b>Gradient approximation of approximate multipliers for high-accuracy deep neural network retraining</b>
      [<a href="https://github.com/changmg/AppMult-Aware-Retraining/blob/master/paper/DATE_2025_Approximate_Multiplier_Aware_DNN_Training.pdf" target="_blank">pdf</a>]
      [<a href="https://github.com/changmg/AppMult-Aware-Retraining" target="_blank">code</a>]
      <br>In Design, Automation & Test in Europe Conference & Exhibition (DATE), Lyon, France, 2025.
      <br>Acceptance rate: 25%.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C014. <font color="goldenrod">Chang Meng</font><sup>✉</sup>, Mingfei Yu, Hanyu Wang, Wayne Burleson, and Giovanni De Micheli
      <br><b>RareLS: Rarity-reducing logic synthesis for mitigating hardware trojan threats</b>
      [<a href="https://github.com/changmg/RareLS/blob/master/paper/ICCAD_2024_RareLS__Rare_Reducing_Logic_Synthesis_for_Mitigating_Hardware_Trojan_Threats.pdf" target="_blank">pdf</a>]
      [<a href="https://github.com/changmg/rareLS" target="_blank">code</a>]
      <br>In International Conference on Computer-Aided Design (ICCAD), New Jersey, USA, 2024.
      <br>Acceptance rate: 24.0%.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C013. Toshiaki Koike-Akino<sup>✉</sup>, <font color="goldenrod">Chang Meng</font>, Volkan Cevher and Giovanni De Micheli
      <br><b>Hardware-efficient quantization for green custom foundation models</b>
      <br>In International Conference on Machine Learning (ICML) Workshop, Vienna, Austria, 2024.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C012. Hanyu Wang, <font color="goldenrod">Chang Meng</font><sup>✉</sup>, and Giovanni De Micheli
      <br><b>Global crossover: An evolution strategy for logic synthesis</b>
      <br>In International Workshop on Logic and Synthesis (IWLS), Zurich, Switzerland, 2024.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C011. <font color="goldenrod">Chang Meng</font>, Hanyu Wang, Yuqi Mai, Weikang Qian<sup>✉</sup>, and Giovanni De Micheli<sup>✉</sup>
      <br><b>VECSEM: Verifying average errors in approximate circuits using simulation-enhanced model counting</b>
      [<a href="https://github.com/changmg/changmg.github.io/blob/master/preprint/Meng_Wang_Mai_Qian_DeMicheli_VACSEM-Verifying_Average_Errors_in_Approximate_Circuits_Using_Simulation-Enhanced_Model_Counting.pdf" target="_blank">pdf</a>]
      [<a href="https://github.com/changmg/VACSEM" target="_blank">code</a>]
      <br>Design, Automation & Test in Europe Conference & Exhibition (DATE), Valencia, Spain, 2024. 
      <br><b>Best Paper Nomination.</b> Acceptance rate: 25%.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C010. Xuan Wang, Zheyu Yan, <font color="goldenrod">Chang Meng</font>, Yiyu Shi, and Weikang Qian<sup>✉</sup>
      <br><b>DASALS: Differentiable architecture search-driven approximate logic synthesis</b>
      [<a href=".pdf" target="_blank">pdf</a>]     
      <br>International Conference on Computer Aided Design (ICCAD), San Francisco, USA, 2023. 
      <br>Acceptance rate: 22.9%.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C009. <font color="goldenrod">Chang Meng</font>, Jiajun Sun, Yuqi Mai, and Weikang Qian<sup>✉</sup>
      <br><b>MECALS: A maximum error checking technique for approximate logic synthesis</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Sun_Mai_Qian_MECALS_A_Maximum_Error_Checking_Technique_for_Approximate_Logic_Synthesis.pdf" target="_blank">pdf</a>]     
      [<a href="https://github.com/SJTU-ECTL/MECALS" target="_blank">code</a>]
      <br>Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium, 2023. 
      <br>Acceptance rate: 25%.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C008. Xingyue Qian, <font color="goldenrod">Chang Meng</font>, Xiaolong Shen, Junfeng Zhao, Leibin Ni, and Weikang Qian<sup>✉</sup>
      <br><b>High-accuracy low-power reconfigurable architectures for decomposition-based approximate lookup table</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Qian_Meng_Shen_Zhao_Ni_Qian_High-accuracy_Low-power_Reconfigurable_Architectures_for_Decomposition-based_Approximate_Lookup_Table.pdf" target="_blank">pdf</a>]     
      <br>Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium, 2023. 
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C007. <font color="goldenrod">Chang Meng</font>$, Xuan Wang$, Jiajun Sun, Sijun Tao, Wei Wu, Zhizhang Wu, Leibin Ni, Xiaolong Shen, Junfeng Zhao, and Weikang Qian<sup>✉</sup> ($equal contribution)
      <br><b>SEALS: Sensitivity-driven efficient approximate logic synthesis</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Wang_Sun_Tao_Wu_Wu_Ni_Shen_Zhao_Qian_SEALS_Sensitivity-driven_Efficient_Approximate_Logic_Synthesis.pdf" target="_blank">pdf</a>]     
      <br>Design Automation Conference (DAC), San Francisco, CA, USA, 2022. 
      <br>Acceptance rate: 23%.
      <br>
    </td>
  </tr> 

  <tr>
    <td class="pub_td2">C006. <font color="goldenrod">Chang Meng</font>, Zhiyuan Xiang, Niyiqiu Liu, Yixuan Hu, Jiahao Song, Runsheng Wang, Ru Huang, & Weikang Qian<sup>✉</sup>
      <br><b>DALTA: A decomposition-based approximate lookup table architecture</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Xiang_Liu_Hu_Song_Wang_Huang_Qian_DALTA_A_Decomposition_based_Approximate_Lookup_Table_Architecture.pdf" target="_blank">pdf</a>]     
      <br>International Conference on Computer-Aided Design (ICCAD), Munich, Germany, 2021. 
      <br>Acceptance rate: 23.5%.
      <br>
    </td>
  </tr> 

  <tr>
    <td class="pub_td2">C005. Yifan Qian, <font color="goldenrod">Chang Meng</font>, Yawen Zhang, Weikang Qian<sup>✉</sup>, Runsheng Wang, and Ru Huang 
      <br><b>Approximate logic synthesis in the loop for designing low-power neural network accelerator</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Qian_Meng_Zhang_Qian_Wang_Huang_Approximate_Logic_Synthesis_in_the_Loop_for_Designing_Low_Power_Neural_Network_Accelerator.pdf" target="_blank">pdf</a>]     
      <br>International Symposium on Circuits and Systems (ISCAS), Daegu, South Korea, 2021.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C004. Zuodong Zhang, Runsheng Wang, Zhe Zhang, Ru Huang,  <font color="goldenrod">Chang Meng</font>, Weikang Qian, and Zhuangzhuang Zhou,
      <br><b>Reliability-enhanced circuit design flow based on approximate logic synthesis</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Zhang_Wang_Zhang_Huang_Meng_Qian_Zhou_Reliability_Enhanced_Circuit_Design_Flow_based_on_Approximate_Logic_Synthesis.pdf" target="_blank">pdf</a>]     
      <br>Great Lakes Symposium on VLSI (GLSVLSI), Beijing, China, 2020.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C003. <font color="goldenrod">Chang Meng</font>, Weikang Qian<sup>✉</sup>, and Alan Mishchenko 
      <br><b>ALSRAC: Approximate logic synthesis by resubstitution with approximate care set</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Qian_Mishchenko_ALSRAC_Approximate_Logic_Synthesis_by_Resubstitution_with_Approximate_Care_Set.pdf" target="_blank">pdf</a>]     
      [<a href="https://github.com/SJTU-ECTL/ALSRAC" target="_blank">code</a>]
      <br>Design Automation Conference (DAC), San Francisco, CA, USA, 2020.
      <br>Acceptance rate: 23.2%.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C002. <font color="goldenrod">Chang Meng</font>, Paul Weng, Sanbao Su, and Weikang Qian<sup>✉</sup>
      <br><b>Advanced ordering search for multi-level approximate logic synthesis</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Meng_Weng_Su_Qian_Advanced_Ordering_Search_for_Multi_level_Approximate_Logic_Synthesis.pdf" target="_blank">pdf</a>]     
      <br>International Workshop on Logic and Synthesis (IWLS), Lausanne, Switzerland, 2019.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">C001. Zhuangzhuang Zhou, Yue Yao, Shuyang Huang, Sanbao Su, <font color="goldenrod">Chang Meng</font>, and Weikang Qian<sup>✉</sup>
      <br><b>DALS: Delay-driven approximate logic synthesis</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Zhou_Yao_Huang_Su_Meng_Qian_DALS_Delay_Driven_Approximate_Logic_Synthesis.pdf" target="_blank">pdf</a>]     
      <br>International Conference on Computer-Aided Design (ICCAD), San Diego, CA, USA, 2018.
      <br>
    </td>
  </tr>

  </tbody>
</table>

<h3>Journal Papers</h3>
<table class="pub_table">
  <tbody>

  <tr>
    <td class="pub_td2">J003. <font color="goldenrod">Chang Meng</font>, Alan Mishchenko, Weikang Qian<sup>✉</sup>, and Giovanni De Micheli
      <br><b>Efficient resubstitution-based approximate logic synthesis</b>
      [<a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=10772636" target="_blank">pdf</a>]     
      [<a href="https://github.com/changmg/resubals" target="_blank">code</a>]
      <br>In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">J002. <font color="goldenrod">Chang Meng</font>, Zhuangzhuang Zhou, Yue Yao, Shuyang Huang, Yuhang Chen, and Weikang Qian<sup>✉</sup>
      <br><b>HEDALS: Highly efficient delay-driven approximate logic synthesis</b>
      [<a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10104162" target="_blank">pdf</a>]     
      [<a href="https://github.com/SJTU-ECTL/HEDALS" target="_blank">code</a>]
      <br>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2023.
      <br>
    </td>
  </tr>

  <tr>
    <td class="pub_td2">J001. Sanbao Su$, <font color="goldenrod">Chang Meng</font>$, Fan Yang, Xiaolong Shen, Leibin Ni, Wei Wu, Zhihang Wu, Junfeng Zhao, and Weikang Qian<sup>✉</sup> ($equal contribution)
      <br><b>VECBEE: A versatile efficiency-accuracy configurable batch error estimation method for greedy approximate logic synthesis</b>
      [<a href="https://umji.sjtu.edu.cn/~wkqian/papers/Su_Meng_Yang_Shen_Ni_Wu_Wu_Zhao_Qian_VECBEE_A_Versatile_Efficiency-Accuracy_Configurable_Batch_Error_Estimation_Method_for_Greedy_Approximate_Logic_Synthesis.pdf" target="_blank">pdf</a>]     
      [<a href="https://github.com/SJTU-ECTL/VECBEE" target="_blank">code</a>]
      <br>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.
      <br>
    </td>
  </tr>

  </tbody>
</table>

<h2>
  Professional Services<a name="services"></a>&nbsp;&nbsp;&nbsp;<a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a>
</h2>
<ul>
<li> Conference TPC Member:
  <ul>
  <li>DATE'26, approximate computing track</li>
  <li>ICCD'25, EDA track</li>
  <li>ICCAD'25, high-level synthesis and logic synthesis track</li>
  <li>DATE'25, approximate computing track</li>
  <li>DAC'25, high-level synthesis and logic synthesis track</li>
  <li>ISEDA'25</li>
  <li>IWLS'25</li>
  <li>GLSVLSI'24</li> 
  <li>ITC-Asia'24</li> 
  </ul>
</li>
<li> Journal Reviewer: TCAD, TODAES, TVLSI, TCAS-I, TNANO, Integration, and Microeletronics Journal</li>
</ul>

<h2>
  Awards<a name="awards"></a>&nbsp;&nbsp;&nbsp;<a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a>
</h2>
<ul>
    <li><b>Best Paper Award</b> (co-author),  International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design (SMACD), 2025</li>
    <li><b>Member of Distinguished Review Board</b>, ACM Transactions on Design Automation of Electronic Systems (TODAES), 2025</li>
    <li><b>Best Student Paper Award</b> (co-author), International Workshop on Logic Synthesis, 2025</li>
    <li><b>Outstanding Reviewer Award</b>, Design, Automation & Test in Europe Conference & Exhibition, 2025</li>
    <li><b>Best Paper Nomination</b>, Design, Automation & Test in Europe Conference & Exhibition, 2024</li>
    <li><b>Best Ph.D. Dissertation Award</b>, China EDA Ecosystem Development Accelerator, 2023</li>
    <li>A. Richard Newton Young Student Fellow Program Attendee, 2020</li>
    <li>Runner-up of the International Workshop on Logic Synthesis (IWLS) Programming Contest, 2019</li>
    <li>National Scholarship (B.S.), Ministry of Education of China, 2015</li>
</ul>

<h2>
  Teaching<a name="teaching"></a>&nbsp;&nbsp;&nbsp;<a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a>
</h2>
<ul>
    <li> CS472 Design Technologies for Integrated Systems (English), Teaching Assistant (Co-Lecturer), Fall 2024 </li>
    <li> VG501 Technical Communication (English), Teaching Assistant, Fall 2020 </li>
    <li> VE527 Computer-Aided Design of Integrated Circuits (English), Teaching Assistant, Fall 2019 </li>
</ul>

<h2>
  Invited Talks<a name="talks"></a>&nbsp;&nbsp;&nbsp;<a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a>
</h2>
<ul>
    <li> <b>Efficient Logic Synthesis Methods for High-Quality Approximate Computing Circuits</b>, Huawei Inc. (Lausanne branch), Lausanne, Switzerland, Mar. 2024 </li>
    <li> <b>Low-Power Design with Approximate Computing: Synthesis, Verification and AI Application</b><br> 
    UMass Amherst, Amherst, USA, Nov. 2024<br>
    New York University, New York, USA, Nov. 2024<br>
    Shanghai Jiao Tong University, Shanghai, China, Dec. 2024<br>
    Hunan University, Changsha, China, Jan. 2025 </li>
</ul>

<h2>
  Statistics<a name="statistics"></a>&nbsp;&nbsp;&nbsp;<a style=" color:#9D849A; font-size:15px;" href="#top">[back top]</a>
</h2>
<script type="text/javascript" id="clustrmaps" src="//clustrmaps.com/map_v2.js?d=AaSlKf5rz7SM0wQZiCIuJCsE8Scl__JrI9hy2pSx38U&cl=ffffff&w=a"></script>

</div>
</div>
</body>
</html>
