<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_pwmc.h File Reference</h1>AT91 PWM Controller.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__pwmc_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>PWMC Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gc56cf86232db1fa09f5dd806562164f5">PWMC_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gc56cf86232db1fa09f5dd806562164f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gfc236ccdfde1b75798af8efac0a3882b">PWMC_MR</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gfc236ccdfde1b75798af8efac0a3882b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gcbe763ad308b49981e6e33ad08a29405">PWMC_DIVA</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider A mask.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gcbe763ad308b49981e6e33ad08a29405"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gf9cf966f17f9d97cd5bb3d006f99c4b3">PWMC_DIVA_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider A LSB.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gf9cf966f17f9d97cd5bb3d006f99c4b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g6b6117b8486164bad8e6b14a235b81e9">PWMC_PREA</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler A clock selection mask.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g6b6117b8486164bad8e6b14a235b81e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g650e102e80c74a91315cc02ea0052684">PWMC_PREA_MCK2</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 2.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g650e102e80c74a91315cc02ea0052684"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g30f1303d425671ef3e10fbc876af5f9e">PWMC_PREA_MCK4</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 4.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g30f1303d425671ef3e10fbc876af5f9e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g6df0493881d6d3dbfcce9292559e2a39">PWMC_PREA_MCK8</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 8.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g6df0493881d6d3dbfcce9292559e2a39"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g4340c59ae2771388fcd9ba34fbac59a6">PWMC_PREA_MCK16</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 16.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g4340c59ae2771388fcd9ba34fbac59a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g5b656edbb630042ed9c7b1ab9d1036d9">PWMC_PREA_MCK32</a>&nbsp;&nbsp;&nbsp;0x00000500</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 32.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g5b656edbb630042ed9c7b1ab9d1036d9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g503d8676865e2d43ca8970ad4589daaf">PWMC_PREA_MCK64</a>&nbsp;&nbsp;&nbsp;0x00000600</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 64.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g503d8676865e2d43ca8970ad4589daaf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#ga536a2a2410b9d221f23e9b9b2bfcc1b">PWMC_PREA_MCK128</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 128.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#ga536a2a2410b9d221f23e9b9b2bfcc1b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g035996840171ac8937c96307b08dafa3">PWMC_PREA_MCK256</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 256.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g035996840171ac8937c96307b08dafa3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g4582a9a041aea760604f431254bd743b">PWMC_PREA_MCK512</a>&nbsp;&nbsp;&nbsp;0x00000900</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 512.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g4582a9a041aea760604f431254bd743b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gadbdc7469d778a0ccc64eee03a9feca7">PWMC_PREA_MCK1024</a>&nbsp;&nbsp;&nbsp;0x00000A00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler A MCK / 1024.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gadbdc7469d778a0ccc64eee03a9feca7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g6a8fcf314b995c6c226cd345a940d0d5">PWMC_DIVB</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider B mask.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g6a8fcf314b995c6c226cd345a940d0d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g6d845b5e5ef981145606a722817a2461">PWMC_DIVB_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider B LSB.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g6d845b5e5ef981145606a722817a2461"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g7f667717d9320fc3e0b40ec7e86fee6d">PWMC_PREB</a>&nbsp;&nbsp;&nbsp;0x0F000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler B clock selection mask.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g7f667717d9320fc3e0b40ec7e86fee6d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g1d41a52a1c71d8ea1c8f930e1e34f713">PWMC_PREB_MCK2</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 2.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g1d41a52a1c71d8ea1c8f930e1e34f713"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gb0a4f8be6a43f67260c737efa9e8aa20">PWMC_PREB_MCK4</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 4.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gb0a4f8be6a43f67260c737efa9e8aa20"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gda1f5e9c9f830325cf64597b3e20fc18">PWMC_PREB_MCK8</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 8.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gda1f5e9c9f830325cf64597b3e20fc18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g4ae5d6bcd63154e8d0521cbb6e5f8cfe">PWMC_PREB_MCK16</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 16.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g4ae5d6bcd63154e8d0521cbb6e5f8cfe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g0c4c14a296492d0d58f8e18507836782">PWMC_PREB_MCK32</a>&nbsp;&nbsp;&nbsp;0x05000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 32.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g0c4c14a296492d0d58f8e18507836782"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g22b0c382055e22c2791a2e458e594d4c">PWMC_PREB_MCK64</a>&nbsp;&nbsp;&nbsp;0x06000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 64.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g22b0c382055e22c2791a2e458e594d4c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g2cb5fee5b8b9cdb9abee1cc3b708c807">PWMC_PREB_MCK128</a>&nbsp;&nbsp;&nbsp;0x07000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 128.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g2cb5fee5b8b9cdb9abee1cc3b708c807"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g461bf12d84213e78b10b8c74ed00a5bc">PWMC_PREB_MCK256</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 256.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g461bf12d84213e78b10b8c74ed00a5bc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#ged505a24f69bd218c1157c1a2072bc95">PWMC_PREB_MCK512</a>&nbsp;&nbsp;&nbsp;0x09000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 512.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#ged505a24f69bd218c1157c1a2072bc95"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gbde0c62b0291242308991a8c17e99d50">PWMC_PREB_MCK1024</a>&nbsp;&nbsp;&nbsp;0x0A000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects prescaler B MCK / 1024.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gbde0c62b0291242308991a8c17e99d50"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PWMC Enable/Disable Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g951c9e72742f884045b3614911e5234d">PWMC_ENA_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g951c9e72742f884045b3614911e5234d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g9c4ed222ead736e732914168ced7b5ed">PWMC_ENA</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_ENA_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g9c4ed222ead736e732914168ced7b5ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g36944876b3de514b385509d28ba0ed9e">PWMC_DIS_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g36944876b3de514b385509d28ba0ed9e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g3541a68d876ed13805b8eebdea37d557">PWMC_DIS</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_DIS_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g3541a68d876ed13805b8eebdea37d557"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g328778d42d23290e1d97780f500bf457">PWMC_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g328778d42d23290e1d97780f500bf457"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gc77d514f3dd8679c6122e7b232045b42">PWMC_SR</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gc77d514f3dd8679c6122e7b232045b42"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g87ea3dd0ce568fa8698efc7c19753b7b">PWMC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g87ea3dd0ce568fa8698efc7c19753b7b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g4427bc86b9c7afed97310c78a6f0fb35">PWMC_IER</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g4427bc86b9c7afed97310c78a6f0fb35"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g0fdc721dbcd951dc4100cab721820434">PWMC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g0fdc721dbcd951dc4100cab721820434"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g7028938d7e75a5c678c434eb818dbbad">PWMC_IDR</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g7028938d7e75a5c678c434eb818dbbad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g54e0b723e9fbdcd9cd80ed07aeab4293">PWMC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g54e0b723e9fbdcd9cd80ed07aeab4293"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gb9351d5f1a187070b0996b81144ea5e4">PWMC_IMR</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gb9351d5f1a187070b0996b81144ea5e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gbf2588e96f15f94416e6b376d4759b8e">PWMC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gbf2588e96f15f94416e6b376d4759b8e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g7bbbd577e073a0765a21a6951068ffa1">PWMC_ISR</a>&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status register address.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g7bbbd577e073a0765a21a6951068ffa1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g8b5d4680924abd019729fdca37697f85">PWMC_CHID0</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 ID.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g8b5d4680924abd019729fdca37697f85"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gd6cb7a32b697bb1c3a7f75056fad2e4b">PWMC_CHID1</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 ID.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gd6cb7a32b697bb1c3a7f75056fad2e4b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g8bc3d274c5e55cae691820eec77a7b66">PWMC_CHID2</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2 ID.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g8bc3d274c5e55cae691820eec77a7b66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#ga4e0b3e47fcd81b5fa0a9a70fb633cf1">PWMC_CHID3</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3 ID.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#ga4e0b3e47fcd81b5fa0a9a70fb633cf1"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PWM Channel Mode Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gf94d2fa022127e2866b5484814f8fd0f">PWMC_CMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel mode register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gf94d2fa022127e2866b5484814f8fd0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gc6f06edcae13f3e9bba161e11c0e8167">PWMC_CMR</a>(i)&nbsp;&nbsp;&nbsp;(PWMC_BASE + ((i) * 32) + PWMC_CMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel mode register addresses.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gc6f06edcae13f3e9bba161e11c0e8167"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gbb43de97dcc332a9f73d475c61d04ade">PWMC_CPRE</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel prescaler clock selection mask.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gbb43de97dcc332a9f73d475c61d04ade"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g3de300af75b47a188082c6a2b04afea3">PWMC_CPRE_MCK2</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 2.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g3de300af75b47a188082c6a2b04afea3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g5655a607bfc8e5f9aee499116074530d">PWMC_CPRE_MCK4</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 4.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g5655a607bfc8e5f9aee499116074530d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g9cc749bd980dbc1b6d139e036a587a49">PWMC_CPRE_MCK8</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 8.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g9cc749bd980dbc1b6d139e036a587a49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g812707ea0d8621d23cbf48c361adbbff">PWMC_CPRE_MCK16</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 16.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g812707ea0d8621d23cbf48c361adbbff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g49d81364e2f4fdc57dc1a263ee1e84ad">PWMC_CPRE_MCK32</a>&nbsp;&nbsp;&nbsp;0x00000005</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 32.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g49d81364e2f4fdc57dc1a263ee1e84ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g16251ec404dcc6f7ba274147e82a70eb">PWMC_CPRE_MCK64</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 64.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g16251ec404dcc6f7ba274147e82a70eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g415b13373bb972889da51aba474c5895">PWMC_CPRE_MCK128</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 128.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g415b13373bb972889da51aba474c5895"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g92b2bb7d041afc4f4c2fb0b49abd4c3d">PWMC_CPRE_MCK256</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 256.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g92b2bb7d041afc4f4c2fb0b49abd4c3d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g77a37cdca99bc42ade1088aad4aeed9c">PWMC_CPRE_MCK512</a>&nbsp;&nbsp;&nbsp;0x00000009</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 512.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g77a37cdca99bc42ade1088aad4aeed9c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#ge9bc13fe2c2627e50ee671b1e7b571b9">PWMC_CPRE_MCK1024</a>&nbsp;&nbsp;&nbsp;0x0000000A</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler MCK / 1024.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#ge9bc13fe2c2627e50ee671b1e7b571b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g3b4f399e3c12872bb9c33cbd56ec20e1">PWMC_CPRE_CLKA</a>&nbsp;&nbsp;&nbsp;0x0000000B</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler CLKA.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g3b4f399e3c12872bb9c33cbd56ec20e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gcfef0d8e994da102b26676ca35604317">PWMC_CPRE_CLKB</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects channel prescaler CLKB.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gcfef0d8e994da102b26676ca35604317"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g765853d52dfc9752529f904a3eb23c10">PWMC_CALG</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Center aligned channel period.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g765853d52dfc9752529f904a3eb23c10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#ge3f348e92c3d379ef5137ee476d51fd1">PWMC_CPOL</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output waveform starts at a high level.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#ge3f348e92c3d379ef5137ee476d51fd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g6f25c48e24784a952d52c044b8cf74e5">PWMC_CPD</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel update period.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g6f25c48e24784a952d52c044b8cf74e5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PWM Channel Duty Cycle Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gc63225a3d00d8394f58af2fbc4a4cdb6">PWMC_CDTY_OFF</a>&nbsp;&nbsp;&nbsp;0x00000204</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel duty cycle register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gc63225a3d00d8394f58af2fbc4a4cdb6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g85858548334addff90510d343137298b">PWMC_CDTY</a>(i)&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_CDTY_OFF + ((i) * 32))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel duty cycle register addresses.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g85858548334addff90510d343137298b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PWM Channel Period Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#geb7ab46121fa1b3b1b36da4aad89334c">PWMC_CPRD_OFF</a>&nbsp;&nbsp;&nbsp;0x00000208</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel period register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#geb7ab46121fa1b3b1b36da4aad89334c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gdc85202b2e8536eb0b83cdf745eb37d0">PWMC_CPRD</a>(i)&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_CPRD_OFF + ((i) * 32))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel period register addresses.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gdc85202b2e8536eb0b83cdf745eb37d0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PWM Channel Counter Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gf5474212f0810a284e95e68a8cff81a0">PWMC_CCNT_OFF</a>&nbsp;&nbsp;&nbsp;0x0000020C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel counter register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gf5474212f0810a284e95e68a8cff81a0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#gcc562371abf99278f913c2fa386dc053">PWMC_CCNT</a>(i)&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_CCNT_OFF + ((i) * 32))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel counter register addresses.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#gcc562371abf99278f913c2fa386dc053"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PWM Channel Update Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g72d45ef8f62105b41cfdb84d72effb68">PWMC_CUPD_OFF</a>&nbsp;&nbsp;&nbsp;0x00000210</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel update register offset.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g72d45ef8f62105b41cfdb84d72effb68"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_pwmc.html#g92681ac212a00a7bc750f9d3b9cbe989">PWMC_CUPD</a>(i)&nbsp;&nbsp;&nbsp;(PWMC_BASE + PWMC_CUPD_OFF + ((i) * 32))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel update register addresses.  <a href="group__xg_nut_arch_arm_at91_pwmc.html#g92681ac212a00a7bc750f9d3b9cbe989"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 PWM Controller. 
<p>
<div class="fragment"><pre class="fragment">
 * $Log$
 * Revision 1.1  2008/04/18 13:29:37  haraldkipp
 * Missing PWM hardware support added.
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__pwmc_8h-source.html">at91_pwmc.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
