
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -167.01

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3447.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.71    0.58    1.02 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.07    1.07   library removal time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.14    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.96    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.84    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3447.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.71    0.58    1.02 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.11    2.09   library recovery time
                                  2.09   data required time
-----------------------------------------------------------------------------
                                  2.09   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.04    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.00    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   33.32    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   36.48    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.00    0.23 ^ _16527_/A (BUF_X2)
    19   57.30    0.06    0.09    0.32 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.33 ^ _18242_/A (BUF_X2)
    10   18.04    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   31.04    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18344_/A (BUF_X2)
    10   27.68    0.03    0.06    0.50 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.50 ^ _18468_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.56 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.56 v _18469_/B (MUX2_X1)
     1    1.63    0.01    0.06    0.62 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.62 v _18470_/B (MUX2_X1)
     1    2.15    0.01    0.06    0.68 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.68 v _18471_/B1 (AOI21_X1)
     8   35.68    0.17    0.19    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   15.93    0.04    0.09    0.97 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.97 ^ _20998_/A (BUF_X1)
    10   21.73    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    4.63    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.85    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    5.29    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    3.77    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.04    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.58    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    3.12    0.03    0.05    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.96    0.02    0.05    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.78    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.23    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.72    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.40    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.65    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.29    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.95    0.02    0.06    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.71    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   10.29    0.07    0.09    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.41 ^ _23982_/A (BUF_X2)
    10   19.32    0.02    0.05    2.46 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.46 ^ _24599_/B2 (OAI21_X1)
     1    1.22    0.01    0.02    2.48 v _24599_/ZN (OAI21_X1)
                                         _01594_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3447.83    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.71    0.58    1.02 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[23]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.11    2.09   library recovery time
                                  2.09   data required time
-----------------------------------------------------------------------------
                                  2.09   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.06    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.04    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.00    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   33.32    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   36.48    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.00    0.23 ^ _16527_/A (BUF_X2)
    19   57.30    0.06    0.09    0.32 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.33 ^ _18242_/A (BUF_X2)
    10   18.04    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   31.04    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18344_/A (BUF_X2)
    10   27.68    0.03    0.06    0.50 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.50 ^ _18468_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.56 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.56 v _18469_/B (MUX2_X1)
     1    1.63    0.01    0.06    0.62 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.62 v _18470_/B (MUX2_X1)
     1    2.15    0.01    0.06    0.68 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.68 v _18471_/B1 (AOI21_X1)
     8   35.68    0.17    0.19    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   15.93    0.04    0.09    0.97 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.97 ^ _20998_/A (BUF_X1)
    10   21.73    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.50    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    4.63    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.85    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    5.29    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    3.77    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.04    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.58    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    3.12    0.03    0.05    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.96    0.02    0.05    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.78    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.23    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.72    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.40    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.65    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.29    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.95    0.02    0.06    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.71    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   10.29    0.07    0.09    2.41 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.41 ^ _23982_/A (BUF_X2)
    10   19.32    0.02    0.05    2.46 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.46 ^ _24599_/B2 (OAI21_X1)
     1    1.22    0.01    0.02    2.48 v _24599_/ZN (OAI21_X1)
                                         _01594_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   27.39  -16.92 (VIOLATED)
_22073_/ZN                             23.23   37.81  -14.58 (VIOLATED)
_22284_/ZN                             23.23   36.44  -13.21 (VIOLATED)
_22176_/ZN                             23.23   36.36  -13.13 (VIOLATED)
_27512_/ZN                             23.23   36.31  -13.08 (VIOLATED)
_22344_/ZN                             23.23   35.53  -12.29 (VIOLATED)
_17048_/Z                              25.33   37.07  -11.74 (VIOLATED)
_24776_/ZN                             16.02   27.30  -11.28 (VIOLATED)
_22217_/ZN                             23.23   34.38  -11.14 (VIOLATED)
_27504_/ZN                             23.23   33.93  -10.70 (VIOLATED)
_18471_/ZN                             25.33   35.68  -10.35 (VIOLATED)
_20328_/ZN                             16.02   25.67   -9.65 (VIOLATED)
_22089_/ZN                             23.23   32.86   -9.63 (VIOLATED)
_22052_/ZN                             23.23   32.47   -9.24 (VIOLATED)
_19924_/ZN                             25.33   34.37   -9.04 (VIOLATED)
_18358_/ZN                             25.33   33.99   -8.66 (VIOLATED)
_22911_/ZN                             10.47   18.84   -8.37 (VIOLATED)
_19863_/ZN                             25.33   33.57   -8.24 (VIOLATED)
_27522_/ZN                             23.23   31.39   -8.16 (VIOLATED)
_22133_/ZN                             23.23   31.03   -7.80 (VIOLATED)
_18429_/ZN                             26.02   33.74   -7.73 (VIOLATED)
_18303_/ZN                             25.33   33.02   -7.69 (VIOLATED)
_18225_/ZN                             26.02   33.70   -7.69 (VIOLATED)
_19183_/ZN                             26.70   34.38   -7.68 (VIOLATED)
_22363_/ZN                             26.05   33.51   -7.46 (VIOLATED)
_19731_/ZN                             26.02   33.14   -7.13 (VIOLATED)
_18977_/ZN                             26.02   32.95   -6.93 (VIOLATED)
_19370_/ZN                             26.02   32.94   -6.92 (VIOLATED)
_19965_/ZN                             25.33   31.92   -6.59 (VIOLATED)
_20890_/ZN                             16.02   22.29   -6.26 (VIOLATED)
_20147_/ZN                             10.47   16.47   -5.99 (VIOLATED)
_25831_/ZN                             10.47   16.32   -5.85 (VIOLATED)
_18215_/ZN                             26.02   31.61   -5.60 (VIOLATED)
_17534_/ZN                             13.81   19.31   -5.50 (VIOLATED)
_20319_/Z                              25.33   30.58   -5.25 (VIOLATED)
_23322_/ZN                             10.47   15.68   -5.21 (VIOLATED)
_19553_/ZN                             26.02   31.21   -5.20 (VIOLATED)
_20318_/Z                              25.33   29.57   -4.24 (VIOLATED)
_19781_/ZN                             25.33   29.54   -4.21 (VIOLATED)
_18028_/ZN                             26.02   30.00   -3.99 (VIOLATED)
_18417_/ZN                             26.02   29.70   -3.69 (VIOLATED)
_18055_/ZN                             28.99   32.44   -3.45 (VIOLATED)
_20352_/ZN                             16.02   19.28   -3.26 (VIOLATED)
_22301_/ZN                             10.47   13.64   -3.17 (VIOLATED)
_19421_/ZN                             25.33   28.27   -2.94 (VIOLATED)
_19681_/ZN                             25.33   28.13   -2.80 (VIOLATED)
_23513_/ZN                             13.81   16.46   -2.65 (VIOLATED)
_17229_/ZN                             16.02   18.62   -2.60 (VIOLATED)
_22868_/ZN                             10.47   12.92   -2.45 (VIOLATED)
_21844_/ZN                             10.47   12.85   -2.38 (VIOLATED)
_22360_/ZN                             10.47   12.49   -2.02 (VIOLATED)
_20148_/ZN                             10.47   12.00   -1.53 (VIOLATED)
_27336_/ZN                             25.33   26.58   -1.25 (VIOLATED)
_18615_/ZN                             28.99   30.17   -1.18 (VIOLATED)
_17872_/ZN                             25.33   26.34   -1.01 (VIOLATED)
_19384_/ZN                             26.70   27.65   -0.95 (VIOLATED)
_23367_/ZN                             16.02   16.73   -0.71 (VIOLATED)
_21836_/ZN                             10.47   11.17   -0.70 (VIOLATED)
_22831_/ZN                             10.47   11.11   -0.63 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.0766351968050003

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3860

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.9157657623291

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.6154

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 59

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1104

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 354

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.07    0.23 ^ _16526_/Z (BUF_X2)
   0.09    0.32 ^ _16527_/Z (BUF_X2)
   0.06    0.38 ^ _18242_/Z (BUF_X2)
   0.06    0.44 ^ _18263_/Z (BUF_X2)
   0.06    0.50 ^ _18344_/Z (BUF_X2)
   0.06    0.56 v _18468_/Z (MUX2_X1)
   0.06    0.62 v _18469_/Z (MUX2_X1)
   0.06    0.68 v _18470_/Z (MUX2_X1)
   0.19    0.86 ^ _18471_/ZN (AOI21_X1)
   0.11    0.97 ^ _20600_/Z (MUX2_X1)
   0.08    1.05 ^ _20998_/Z (BUF_X1)
   0.03    1.08 v _21067_/ZN (NAND2_X1)
   0.13    1.21 ^ _30197_/S (FA_X1)
   0.09    1.30 v _30199_/S (FA_X1)
   0.13    1.43 ^ _30202_/S (FA_X1)
   0.09    1.52 v _30207_/S (FA_X1)
   0.12    1.64 ^ _30211_/S (FA_X1)
   0.09    1.73 v _30212_/S (FA_X1)
   0.02    1.75 ^ _21502_/ZN (INV_X1)
   0.05    1.80 ^ _30538_/S (HA_X1)
   0.05    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.08 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.18 ^ _23969_/ZN (AOI221_X2)
   0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.29 ^ _23971_/Z (MUX2_X1)
   0.03    2.32 v _23972_/ZN (AOI221_X2)
   0.09    2.41 ^ _23981_/ZN (NOR4_X2)
   0.05    2.46 ^ _23982_/Z (BUF_X2)
   0.02    2.48 v _24599_/ZN (OAI21_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4790

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3205

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.928600

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.44e-03   1.56e-04   1.27e-02  16.4%
Combinational          2.98e-02   3.39e-02   4.29e-04   6.41e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.57e-02   5.85e-04   7.72e-02 100.0%
                          53.0%      46.3%       0.8%
