
---------- Begin Simulation Statistics ----------
final_tick                                90092450500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 969828                       # Number of bytes of host memory used
host_op_rate                                    97080                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2072.52                       # Real time elapsed on the host
host_tick_rate                               43469999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090092                       # Number of seconds simulated
sim_ticks                                 90092450500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 108569063                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 64322353                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.801849                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.801849                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3563230                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1771811                       # number of floating regfile writes
system.cpu.idleCycles                        11175838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3918468                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 25663468                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.467545                       # Inst execution rate
system.cpu.iew.exec_refs                     57892315                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21002468                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11902118                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              41184854                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4163                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            245745                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23737672                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           295560786                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              36889847                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           5719959                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             264429536                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42185                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1944986                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3389884                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1999340                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          31315                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3070759                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         847709                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 283129251                       # num instructions consuming a value
system.cpu.iew.wb_count                     261408732                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641027                       # average fanout of values written-back
system.cpu.iew.wb_producers                 181493499                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.450780                       # insts written-back per cycle
system.cpu.iew.wb_sent                      262624918                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                398566649                       # number of integer regfile reads
system.cpu.int_regfile_writes               210857255                       # number of integer regfile writes
system.cpu.ipc                               0.554985                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.554985                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4196444      1.55%      1.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             204585052     75.73%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               284374      0.11%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                159589      0.06%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              134532      0.05%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                25152      0.01%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               419466      0.16%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               132726      0.05%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              384226      0.14%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              18356      0.01%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37302459     13.81%     91.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20127059      7.45%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          827287      0.31%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1552433      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              270149499                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3798961                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             7450810                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3312188                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5644203                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3701052                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013700                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3134606     84.70%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  29157      0.79%     85.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    452      0.01%     85.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   949      0.03%     85.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  350      0.01%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 227279      6.14%     91.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                130104      3.52%     95.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             54635      1.48%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           123516      3.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              265855146                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          706092934                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    258096544                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         384306332                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  295536606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 270149499                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               24180                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        94360107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            534634                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          16353                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    108470942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     169009064                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.598432                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.260066                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            96091041     56.86%     56.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12059150      7.14%     63.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12702867      7.52%     71.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11780735      6.97%     78.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10856332      6.42%     84.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9175487      5.43%     90.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8874925      5.25%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4958119      2.93%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2510408      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       169009064                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.499290                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1145213                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1943186                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             41184854                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23737672                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               115102535                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        180184902                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1608344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        390128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        61342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          130                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2874                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3004                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                35777869                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24772431                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3911858                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15504373                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11851049                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             76.436816                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 3036810                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              40198                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1614561                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             469179                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1145382                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       425258                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        93964846                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3352103                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    155083788                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.297367                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.259185                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        98459952     63.49%     63.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13898098      8.96%     72.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         9092974      5.86%     78.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13784041      8.89%     87.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4576595      2.95%     90.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2343902      1.51%     91.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2159136      1.39%     93.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1368946      0.88%     93.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9400144      6.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    155083788                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9400144                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     49326786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49326786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49368173                       # number of overall hits
system.cpu.dcache.overall_hits::total        49368173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1515901                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1515901                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1518719                       # number of overall misses
system.cpu.dcache.overall_misses::total       1518719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36736197474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36736197474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36736197474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36736197474                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50842687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50842687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50886892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50886892                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029845                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029845                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24233.902790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24233.902790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24188.936514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24188.936514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       246601                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.999051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   161.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       558070                       # number of writebacks
system.cpu.dcache.writebacks::total            558070                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       519757                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       519757                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       519757                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       519757                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       996144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       996144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       997577                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       997577                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22415629979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22415629979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22474128979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22474128979                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019593                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019604                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22502.399230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22502.399230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22528.716058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22528.716058                       # average overall mshr miss latency
system.cpu.dcache.replacements                 996593                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32908558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32908558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1264244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1264244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27424980000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27424980000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34172802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34172802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21692.790316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21692.790316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       517304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       517304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       746940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       746940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13411222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13411222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17954.885935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17954.885935                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16418228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16418228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       251657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       251657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9311217474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9311217474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36999.636307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36999.636307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       249204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       249204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9004407479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9004407479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36132.676358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36132.676358                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        41387                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         41387                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2818                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2818                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        44205                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        44205                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1433                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1433                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     58499000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58499000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032417                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032417                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40822.749477                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40822.749477                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.814187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50365891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            997105                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.512124                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.814187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         102770889                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        102770889                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 93845777                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              23001738                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  46257542                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2514123                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3389884                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11789998                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                582472                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              321550943                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2685763                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    36895041                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21007209                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        365776                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54374                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          100121411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      168588203                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    35777869                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           15357038                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      64861489                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7911672                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         52                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 8497                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         60346                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           41                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1392                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  26306277                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2313018                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          169009064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.000372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.232681                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                116416872     68.88%     68.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2665592      1.58%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2897772      1.71%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2432230      1.44%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3351464      1.98%     75.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3639007      2.15%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3416692      2.02%     79.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3293299      1.95%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 30896136     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            169009064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.198562                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.935640                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     21551616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21551616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21551616                       # number of overall hits
system.cpu.icache.overall_hits::total        21551616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4754648                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4754648                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4754648                       # number of overall misses
system.cpu.icache.overall_misses::total       4754648                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  62299668449                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  62299668449                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  62299668449                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  62299668449                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26306264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26306264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26306264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26306264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.180742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.180742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.180742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.180742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13102.898143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13102.898143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13102.898143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13102.898143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19698                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1519                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.967742                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4265800                       # number of writebacks
system.cpu.icache.writebacks::total           4265800                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       487869                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       487869                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       487869                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       487869                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      4266779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4266779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4266779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4266779                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  54486776957                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  54486776957                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  54486776957                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  54486776957                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.162196                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.162196                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.162196                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.162196                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12770.002139                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12770.002139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12770.002139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12770.002139                       # average overall mshr miss latency
system.cpu.icache.replacements                4265800                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21551616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21551616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4754648                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4754648                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  62299668449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  62299668449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26306264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26306264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.180742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.180742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13102.898143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13102.898143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       487869                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       487869                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4266779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4266779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  54486776957                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  54486776957                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.162196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.162196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12770.002139                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12770.002139                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.656221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25818395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4266779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.051027                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.656221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56879307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56879307                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    26317910                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        463344                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2573469                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                13122566                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                31363                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               31315                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                7072108                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                62169                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6981                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  90092450500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3389884                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 95774434                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                15769447                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4270                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  46635693                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7435336                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              312956780                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                111027                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 636224                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 277686                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6234229                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             398                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           333158230                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   772937033                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                487720826                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4527864                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                118577960                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      98                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  79                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4896756                       # count of insts added to the skid buffer
system.cpu.rob.reads                        440676304                       # The number of ROB reads
system.cpu.rob.writes                       604373678                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              4222838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               841160                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5063998                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             4222838                       # number of overall hits
system.l2.overall_hits::.cpu.data              841160                       # number of overall hits
system.l2.overall_hits::total                 5063998                       # number of overall hits
system.l2.demand_misses::.cpu.inst              43232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             155945                       # number of demand (read+write) misses
system.l2.demand_misses::total                 199177                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             43232                       # number of overall misses
system.l2.overall_misses::.cpu.data            155945                       # number of overall misses
system.l2.overall_misses::total                199177                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3357449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11917677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15275126000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3357449000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11917677000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15275126000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          4266070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           997105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5263175                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         4266070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          997105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5263175                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010134                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.156398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037844                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010134                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.156398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037844                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77661.200037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76422.309147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76691.214347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77661.200037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76422.309147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76691.214347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              108181                       # number of writebacks
system.l2.writebacks::total                    108181                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         43215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        155945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        43215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       155945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           199160                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2916386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10332011250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13248397750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2916386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10332011250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13248397750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.156398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.156398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67485.514289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66254.200199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66521.378540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67485.514289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66254.200199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66521.378540                       # average overall mshr miss latency
system.l2.replacements                         192997                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       558070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       558070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4263030                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4263030                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4263030                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4263030                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              467                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  467                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.014768                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.014768                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  3214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        92500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        92500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.014768                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.014768                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13214.285714                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            155811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                155811                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93376                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6897942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6897942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        249187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            249187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.374723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73872.751028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73872.751028                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5947031250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5947031250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.374723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.374723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63689.076958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63689.076958                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        4222838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4222838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        43232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            43232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3357449000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3357449000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      4266070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4266070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77661.200037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77661.200037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        43215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        43215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2916386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2916386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67485.514289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67485.514289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        685349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            685349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        62569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5019735000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5019735000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       747918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        747918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80227.189183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80227.189183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        62569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        62569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4384980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4384980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70082.309131                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70082.309131                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8174.854578                       # Cycle average of tags in use
system.l2.tags.total_refs                    10520177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.290021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.552039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3169.519573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4809.782966                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.386904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.587132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997907                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3287                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84367989                       # Number of tag accesses
system.l2.tags.data_accesses                 84367989                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    108181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     43214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    155561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000501202500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              519655                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      199160                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     108181                       # Number of write requests accepted
system.mem_ctrls.readBursts                    199160                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   108181                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    385                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                199160                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               108181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.210270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.998239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.026012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6366     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.983825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.951626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3312     52.01%     52.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      1.15%     53.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2785     43.73%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.69%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.41%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6368                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   24640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12746240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6923584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    141.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90091390000                       # Total gap between requests
system.mem_ctrls.avgGap                     293131.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2765696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9955904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6921792                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 30698421.284478213638                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 110507639.039077967405                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76829878.214934334159                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        43215                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       155945                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       108181                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1490254500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5189296250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2130574288500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34484.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33276.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19694533.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2765760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9980480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12746240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2765760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2765760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6923584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6923584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        43215                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       155945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         199160                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       108181                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        108181                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     30699132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    110780425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        141479557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     30699132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     30699132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76849769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76849769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76849769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     30699132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    110780425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       218329326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               198775                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              108153                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7785                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2952519500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             993875000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6679550750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14853.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33603.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110542                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55908                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       140476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   139.833594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.115561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   159.908185                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        81754     58.20%     58.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39888     28.39%     86.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10068      7.17%     93.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3367      2.40%     96.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1529      1.09%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          795      0.57%     97.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          523      0.37%     98.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          325      0.23%     98.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2227      1.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       140476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12721600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6921792                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              141.206060                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.829878                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       506754360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       269346330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      722703660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277818840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7111384800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29725677270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9563352000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48177037260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   534.751103                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24573586000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3008200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62510664500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       496258560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       263760090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      696549840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286739820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7111384800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29825972190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9478893120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48159558420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   534.557093                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24348961000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3008200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  62735289500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             105784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       108181                       # Transaction distribution
system.membus.trans_dist::CleanEvict            82780                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93376                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        105784                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       589288                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       589288                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 589288                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19669824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19669824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19669824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              199167                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           205713000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          248950000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           5014697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       666251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4265800                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          523339                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           249187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          249187                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4266779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       747918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     12798649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2991751                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15790400                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    546039680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     99531200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              645570880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          193706                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6968960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5457355                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011827                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5392942     98.82%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  64283      1.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    130      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5457355                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90092450500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10087245500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6402430467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1497004276                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
