
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    47391500                       # Number of ticks simulated
final_tick                                   47391500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49694                       # Simulator instruction rate (inst/s)
host_op_rate                                    52405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16424799                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665892                       # Number of bytes of host memory used
host_seconds                                     2.89                       # Real time elapsed on the host
sim_insts                                      143383                       # Number of instructions simulated
sim_ops                                        151207                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 895                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         688731102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         471308146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          18906344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6752266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           6752266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5401813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           4051359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6752266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1208655561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    688731102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     18906344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      6752266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      4051359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        718441071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        688731102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        471308146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         18906344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6752266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          6752266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5401813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          4051359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6752266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1208655561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         895                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       895                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  57280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      47351500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   895                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.624193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.910566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     38.54%     38.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     22.40%     60.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24     12.50%     73.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.69%     78.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.12%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      5.21%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.08%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.56%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      9.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          192                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9755500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26536750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4475000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10900.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29650.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1208.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1208.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      700                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52906.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1224720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   668250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5678400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31662360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               412500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42697590                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            908.894471                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       492500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44938750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   123750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1240200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25562790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5769000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35973900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            765.605746                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      9448250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35993000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9687                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7520                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1041                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7594                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4417                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            58.164340                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    835                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  88                       # Number of system calls
system.cpu0.numCycles                           94784                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             21159                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         63680                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9687                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5252                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        30085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2199                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     8102                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  632                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             52345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.384870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.775857                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   40170     76.74%     76.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     853      1.63%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1116      2.13%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     652      1.25%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     924      1.77%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     499      0.95%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     864      1.65%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2061      3.94%     90.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5206      9.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               52345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.102201                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.671843                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   17193                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                23852                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     9494                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1011                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   795                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 915                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 65495                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1137                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   795                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17986                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2693                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8507                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9671                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                12693                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 63343                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   284                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    92                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 11999                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              72547                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               303373                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           87152                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                52298                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   20249                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               129                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           129                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4064                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               10424                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7985                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              662                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             553                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     59573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                263                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    52207                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              496                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          14451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        42678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            74                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        52345                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.997364                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.562565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34644     66.18%     66.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3710      7.09%     73.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2288      4.37%     77.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2891      5.52%     83.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               8812     16.83%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          52345                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                31766     60.85%     60.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3664      7.02%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                9700     18.58%     86.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7074     13.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 52207                       # Type of FU issued
system.cpu0.iq.rate                          0.550800                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          5                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000096                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            157204                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            74319                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        50236                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 52184                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             103                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2950                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   795                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2146                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  531                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              59843                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              209                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                10424                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7985                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               120                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    10                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            61                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           215                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          573                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 788                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                51226                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 9204                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              981                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       16131                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6031                       # Number of branches executed
system.cpu0.iew.exec_stores                      6927                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.540450                       # Inst execution rate
system.cpu0.iew.wb_sent                         50545                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        50264                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    31877                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    65014                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.530300                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.490310                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          14457                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              737                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        50133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.905292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.914943                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35968     71.75%     71.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         5244     10.46%     82.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2218      4.42%     86.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          959      1.91%     88.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1810      3.61%     92.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1410      2.81%     94.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          619      1.23%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          416      0.83%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1489      2.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        50133                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               39903                       # Number of instructions committed
system.cpu0.commit.committedOps                 45385                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         14034                       # Number of memory references committed
system.cpu0.commit.loads                         7474                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      5140                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    40760                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 296                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           27738     61.12%     61.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      7.95%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7474     16.47%     85.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6560     14.45%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            45385                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1489                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      108225                       # The number of ROB reads
system.cpu0.rob.rob_writes                     121902                       # The number of ROB writes
system.cpu0.timesIdled                            403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      39903                       # Number of Instructions Simulated
system.cpu0.committedOps                        45385                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.375360                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.375360                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.420989                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.420989                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   68781                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  34611                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   179265                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   23226                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  17140                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               28                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          194.612570                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              12079                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.470430                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   194.612570                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.190051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.190051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.335938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            31050                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           31050                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8534                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8534                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3436                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3436                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        11970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           11970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        11975                       # number of overall hits
system.cpu0.dcache.overall_hits::total          11975                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          267                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2972                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2972                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3239                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3239                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3239                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3239                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17004214                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17004214                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    212292767                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    212292767                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    229296981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    229296981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    229296981                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    229296981                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6408                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6408                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        15209                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        15209                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        15214                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        15214                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.030337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030337                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.463795                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.463795                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.212966                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.212966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.212896                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.212896                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 63686.194757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63686.194757                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 71430.944482                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71430.944482                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70792.522692                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70792.522692                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70792.522692                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70792.522692                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          698                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.857143                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2725                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2725                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2826                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2826                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2826                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2826                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          247                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          247                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          413                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11334270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11334270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     18568988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     18568988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     29903258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29903258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     29903258                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29903258                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.018861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018861                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038546                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038546                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027155                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027155                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027146                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027146                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 68278.734940                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68278.734940                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 75178.089069                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75178.089069                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 72404.983051                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72404.983051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 72404.983051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72404.983051                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          242.897537                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               7309                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.202003                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   242.897537                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.474409                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.474409                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16803                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16803                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         7309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           7309                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         7309                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            7309                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         7309                       # number of overall hits
system.cpu0.icache.overall_hits::total           7309                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          793                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          793                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          793                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           793                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          793                       # number of overall misses
system.cpu0.icache.overall_misses::total          793                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     54187486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     54187486                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     54187486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     54187486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     54187486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     54187486                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         8102                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         8102                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         8102                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         8102                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         8102                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         8102                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.097877                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.097877                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.097877                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.097877                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.097877                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.097877                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 68332.264817                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68332.264817                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 68332.264817                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68332.264817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 68332.264817                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68332.264817                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          569                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   189.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          192                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42258764                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42258764                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42258764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42258764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42258764                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42258764                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.074179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.074179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.074179                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.074179                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.074179                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.074179                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70314.083195                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70314.083195                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70314.083195                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70314.083195                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70314.083195                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70314.083195                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   6894                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             6466                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              206                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4138                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3925                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.852586                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    207                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           15642                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         42304                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       6894                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4132                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    475                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3277                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  115                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             13760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.198328                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.736037                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    7568     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     263      1.91%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     102      0.74%     57.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     123      0.89%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     149      1.08%     59.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     131      0.95%     60.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     140      1.02%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1190      8.65%     70.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4094     29.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               13760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.440736                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.704513                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4852                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3039                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     3553                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2110                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   205                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 196                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 41573                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  123                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   205                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    5045                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    451                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1397                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5448                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1213                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 40960                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1114                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              62747                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               200076                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           60459                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                55038                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7700                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2942                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                8185                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                971                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              386                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             127                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     39823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    37059                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              425                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        16207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        13760                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.693241                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.742075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3441     25.01%     25.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                808      5.87%     30.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                566      4.11%     34.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                661      4.80%     39.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               8284     60.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          13760                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    25    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                25534     68.90%     68.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076      8.30%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                7704     20.79%     97.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                745      2.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 37059                       # Type of FU issued
system.cpu1.iq.rate                          2.369198                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         25                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000675                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             88328                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            44442                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        36423                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 37084                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1155                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          286                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   205                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    453                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              39895                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 8185                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 971                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            96                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 182                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                36807                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 7609                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              252                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        8338                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    5713                       # Number of branches executed
system.cpu1.iew.exec_stores                       729                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.353088                       # Inst execution rate
system.cpu1.iew.wb_sent                         36571                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        36423                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    28355                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    51241                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.328539                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.553365                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4534                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              174                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        13101                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.698573                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.704007                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3933     30.02%     30.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2546     19.43%     49.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          528      4.03%     53.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1767     13.49%     66.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          128      0.98%     67.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2386     18.21%     86.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          161      1.23%     87.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          173      1.32%     88.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1479     11.29%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        13101                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               34565                       # Number of instructions committed
system.cpu1.commit.committedOps                 35354                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          7715                       # Number of memory references committed
system.cpu1.commit.loads                         7030                       # Number of loads committed
system.cpu1.commit.membars                         31                       # Number of memory barriers committed
system.cpu1.commit.branches                      5598                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    29883                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  79                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           24564     69.48%     69.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075      8.70%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           7030     19.88%     98.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           685      1.94%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            35354                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1479                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       51211                       # The number of ROB reads
system.cpu1.rob.rob_writes                      80446                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       79141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      34565                       # Number of Instructions Simulated
system.cpu1.committedOps                        35354                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.452539                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.452539                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.209756                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.209756                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   54217                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  23808                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   132540                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   32964                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   8761                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    26                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           10.067171                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               8054                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           103.256410                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    10.067171                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.009831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.009831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.076172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            16604                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           16604                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         7414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           7414                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           639                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         8053                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8053                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         8055                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8055                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          186                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           186                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          189                       # number of overall misses
system.cpu1.dcache.overall_misses::total          189                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1360995                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1360995                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1628750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1628750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        16000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        16000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2989745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2989745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2989745                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2989745                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         7563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         7563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         8239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         8239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         8244                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         8244                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019701                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.054734                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054734                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.022576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.022926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022926                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  9134.194631                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9134.194631                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44020.270270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44020.270270                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16073.897849                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16073.897849                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15818.756614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15818.756614                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           75                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           95                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           95                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           74                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           91                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           93                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       461503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       461503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       543250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       543250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1004753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1004753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1009753                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1009753                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.025148                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025148                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011045                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011045                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011281                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011281                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  6236.527027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6236.527027                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31955.882353                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31955.882353                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11041.241758                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11041.241758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 10857.559140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10857.559140                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.959002                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3211                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            60.584906                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.959002                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013592                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013592                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             6607                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            6607                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3211                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3211                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3211                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3211                       # number of overall hits
system.cpu1.icache.overall_hits::total           3211                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2839721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2839721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2839721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2839721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2839721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2839721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3277                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3277                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.020140                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020140                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.020140                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020140                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.020140                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020140                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 43026.075758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43026.075758                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 43026.075758                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43026.075758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 43026.075758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43026.075758                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2193520                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2193520                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2193520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2193520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2193520                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2193520                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.016173                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016173                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.016173                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016173                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.016173                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016173                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 41387.169811                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41387.169811                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 41387.169811                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41387.169811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 41387.169811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41387.169811                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   6905                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             6431                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              213                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4151                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3925                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.555529                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    186                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           15092                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         42421                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       6905                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4111                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    483                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3292                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  113                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             13540                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.269276                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.753741                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    7374     54.46%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     203      1.50%     55.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      84      0.62%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     138      1.02%     57.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     161      1.19%     58.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     129      0.95%     59.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     142      1.05%     60.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1132      8.36%     69.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4177     30.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               13540                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.457527                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.810827                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    4879                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2755                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     3504                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2189                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   212                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 221                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 41874                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   212                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    5056                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    471                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1142                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     5494                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1164                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 41130                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  1099                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              62654                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               200856                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           60704                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                55045                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    7609                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2717                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                8139                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1114                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              349                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              99                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     39992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    37173                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              488                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        16610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        13540                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.745421                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.717673                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3201     23.64%     23.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                789      5.83%     29.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                562      4.15%     33.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                692      5.11%     38.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               8296     61.27%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          13540                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    23    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                25588     68.83%     68.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076      8.27%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                7704     20.72%     97.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                805      2.17%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 37173                       # Type of FU issued
system.cpu2.iq.rate                          2.463093                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                         23                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000619                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             88397                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            44781                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        36516                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 37196                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1109                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          436                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   212                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    472                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              40060                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 8139                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1114                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            96                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 190                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                36901                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 7612                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              272                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        8378                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    5729                       # Number of branches executed
system.cpu2.iew.exec_stores                       766                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.445070                       # Inst execution rate
system.cpu2.iew.wb_sent                         36650                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        36516                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    28384                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    51415                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.419560                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.552057                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4715                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              184                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        12855                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.749436                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.662809                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3675     28.59%     28.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2413     18.77%     47.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          516      4.01%     51.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1925     14.97%     66.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          127      0.99%     67.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2521     19.61%     86.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          131      1.02%     87.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          151      1.17%     89.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1396     10.86%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        12855                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               34561                       # Number of instructions committed
system.cpu2.commit.committedOps                 35344                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          7708                       # Number of memory references committed
system.cpu2.commit.loads                         7030                       # Number of loads committed
system.cpu2.commit.membars                         31                       # Number of memory barriers committed
system.cpu2.commit.branches                      5601                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    29869                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  79                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           24561     69.49%     69.49% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075      8.70%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7030     19.89%     98.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           678      1.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            35344                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1396                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       51235                       # The number of ROB reads
system.cpu2.rob.rob_writes                      80805                       # The number of ROB writes
system.cpu2.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       79691                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      34561                       # Number of Instructions Simulated
system.cpu2.committedOps                        35344                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.436677                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.436677                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.290021                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.290021                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   54305                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  23839                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   132789                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   32946                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   8728                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           10.055971                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8057                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           103.294872                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    10.055971                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.009820                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.009820                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.076172                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            16590                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           16590                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         7425                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           7425                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          631                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           631                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         8056                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8056                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         8058                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8058                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          139                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          139                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           40                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          179                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           179                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          182                       # number of overall misses
system.cpu2.dcache.overall_misses::total          182                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2034734                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2034734                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1701250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1701250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        33500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        33500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3735984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3735984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3735984                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3735984                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         7564                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         7564                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          671                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          671                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         8235                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         8235                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         8240                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         8240                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.018377                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018377                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.059613                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.059613                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.021736                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021736                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.022087                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022087                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 14638.374101                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14638.374101                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 42531.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42531.250000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         8375                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         8375                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 20871.418994                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 20871.418994                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 20527.384615                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20527.384615                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           66                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           90                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           90                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           73                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           89                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           91                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       497261                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       497261                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       481750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       481750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data       979011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       979011                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data       984011                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       984011                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009651                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.023845                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023845                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.010808                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010808                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011044                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011044                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  6811.794521                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6811.794521                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 30109.375000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30109.375000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         6875                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6875                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 11000.123596                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11000.123596                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 10813.307692                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10813.307692                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.081692                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3222                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            58.581818                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.081692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013831                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013831                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             6639                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            6639                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3222                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3222                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3222                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3222                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3222                       # number of overall hits
system.cpu2.icache.overall_hits::total           3222                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           70                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           70                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           70                       # number of overall misses
system.cpu2.icache.overall_misses::total           70                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2544210                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2544210                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2544210                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2544210                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2544210                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2544210                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3292                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3292                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3292                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3292                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.021264                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.021264                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.021264                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.021264                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.021264                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.021264                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 36345.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36345.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 36345.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36345.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 36345.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36345.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1984028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1984028                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1984028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1984028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1984028                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1984028                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.016707                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.016707                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.016707                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.016707                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.016707                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.016707                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 36073.236364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36073.236364                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 36073.236364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36073.236364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 36073.236364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36073.236364                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   6833                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             6376                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              205                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4111                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   3888                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.575529                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    187                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14752                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         42026                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       6833                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4075                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    471                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3265                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  105                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             13487                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.244383                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.741722                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    7364     54.60%     54.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     205      1.52%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      84      0.62%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     151      1.12%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     161      1.19%     59.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     158      1.17%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     139      1.03%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1137      8.43%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4088     30.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               13487                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.463191                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.848834                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    4814                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2834                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     3498                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2132                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   208                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 199                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 41405                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   96                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   208                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    5005                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    427                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1258                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     5419                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1169                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 40649                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1090                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              62090                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               198566                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           60076                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                54657                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7429                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            32                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2798                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                8074                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                983                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              369                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             111                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     39467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    36805                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              444                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        15759                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        13487                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.728924                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.721895                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3227     23.93%     23.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                790      5.86%     29.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                584      4.33%     34.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                697      5.17%     39.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               8189     60.72%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          13487                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    23    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                25333     68.83%     68.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3076      8.36%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7661     20.82%     98.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                735      2.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 36805                       # Type of FU issued
system.cpu3.iq.rate                          2.494916                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                         23                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000625                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             87564                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            43959                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        36173                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 36828                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1072                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          311                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   208                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    428                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              39539                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 8074                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 983                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            97                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 186                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                36547                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 7558                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              258                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        8267                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    5664                       # Number of branches executed
system.cpu3.iew.exec_stores                       709                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.477427                       # Inst execution rate
system.cpu3.iew.wb_sent                         36309                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        36173                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    28166                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    50919                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.452074                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.553153                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4353                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              178                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        12850                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.733385                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.665702                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3718     28.93%     28.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2452     19.08%     48.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          481      3.74%     51.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1895     14.75%     66.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           98      0.76%     67.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2507     19.51%     86.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          156      1.21%     87.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          182      1.42%     89.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1361     10.59%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        12850                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               34354                       # Number of instructions committed
system.cpu3.commit.committedOps                 35124                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          7674                       # Number of memory references committed
system.cpu3.commit.loads                         7002                       # Number of loads committed
system.cpu3.commit.membars                         31                       # Number of memory barriers committed
system.cpu3.commit.branches                      5547                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    29700                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  77                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           24375     69.40%     69.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075      8.75%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           7002     19.94%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           672      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            35124                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1361                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       50680                       # The number of ROB reads
system.cpu3.rob.rob_writes                      79663                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       80031                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      34354                       # Number of Instructions Simulated
system.cpu3.committedOps                        35124                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.429411                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.429411                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.328769                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.328769                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   53848                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  23685                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   131607                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   32627                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   8637                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           10.513880                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               7997                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            97.524390                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    10.513880                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.010267                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.010267                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.080078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16476                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16476                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         7368                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           7368                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          622                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           622                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         7990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         7992                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7992                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          144                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           41                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          185                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          188                       # number of overall misses
system.cpu3.dcache.overall_misses::total          188                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1730986                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1730986                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1434000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1434000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        36499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        36499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3164986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3164986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3164986                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3164986                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         7512                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         7512                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         8175                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         8175                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         8180                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         8180                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.019169                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019169                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.061840                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061840                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.022630                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022630                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.022983                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022983                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12020.736111                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12020.736111                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34975.609756                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34975.609756                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  6083.166667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6083.166667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17108.032432                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17108.032432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16835.031915                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16835.031915                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           71                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           95                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           95                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           73                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           90                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           92                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       468760                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       468760                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       381250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       381250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        26501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        26501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data       850010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       850010                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data       855010                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       855010                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.025641                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025641                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011009                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011009                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011247                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011247                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  6421.369863                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6421.369863                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 22426.470588                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22426.470588                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  4416.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4416.833333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  9444.555556                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9444.555556                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  9293.586957                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9293.586957                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.953378                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3196                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.185185                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.953378                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013581                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.013581                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             6584                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            6584                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3196                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3196                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3196                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3196                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3196                       # number of overall hits
system.cpu3.icache.overall_hits::total           3196                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           69                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           69                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           69                       # number of overall misses
system.cpu3.icache.overall_misses::total           69                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2119710                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2119710                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2119710                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2119710                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2119710                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2119710                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3265                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3265                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3265                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3265                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3265                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3265                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.021133                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021133                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.021133                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021133                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.021133                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021133                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 30720.434783                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30720.434783                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 30720.434783                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30720.434783                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 30720.434783                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30720.434783                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1538026                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1538026                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1538026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1538026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1538026                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1538026                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.016539                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.016539                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.016539                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.016539                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.016539                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.016539                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 28481.962963                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28481.962963                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 28481.962963                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28481.962963                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 28481.962963                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28481.962963                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   384.645496                       # Cycle average of tags in use
system.l2.tags.total_refs                         243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       655                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.370992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.248051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       301.556618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.617886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.037618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.065191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.542645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.431902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.145585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011738                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019989                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10810                       # Number of tag accesses
system.l2.tags.data_accesses                    10810                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  84                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     246                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               12                       # number of Writeback hits
system.l2.Writeback_hits::total                    12                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   84                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                      248                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  84                       # number of overall hits
system.l2.overall_hits::cpu0.data                  38                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu1.data                  11                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu2.data                   9                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  36                       # number of overall hits
system.l2.overall_hits::cpu3.data                  10                       # number of overall hits
system.l2.overall_hits::total                     248                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               517                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   720                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 247                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                365                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                    967                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               517                       # number of overall misses
system.l2.overall_misses::cpu0.data               365                       # number of overall misses
system.l2.overall_misses::cpu1.inst                25                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                23                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                18                       # number of overall misses
system.l2.overall_misses::cpu3.data                 6                       # number of overall misses
system.l2.overall_misses::total                   967                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40771250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10948250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1836000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       158500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1583000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       209750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1098500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       141250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56746500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     18053250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       503750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       442750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       341250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19341000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40771250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     29001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       662250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76087500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40771250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     29001500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1836000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       662250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1583000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       652500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1098500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       482500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76087500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 966                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           12                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                12                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               249                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1215                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1215                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.860233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.783133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.471698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.418182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.745342                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991968                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.860233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.905707                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.471698                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.418182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795885                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.860233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.905707                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.471698                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.418182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795885                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78861.218569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 84217.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        73440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        79250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 68826.086957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 69916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 61027.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        70625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78814.583333                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 76822.340426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 125937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 110687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78303.643725                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78861.218569                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 79456.164384                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        73440                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data       110375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 68826.086957                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 93214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61027.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 80416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78684.074457                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78861.218569                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 79456.164384                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        73440                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data       110375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 68826.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 93214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61027.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 80416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78684.074457                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 71                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  71                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 71                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              649                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               896                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              896                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34051250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8431000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       988250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        59000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       282750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       217000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44092750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     15124250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       452750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       391250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       291250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16259500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34051250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23555250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       988250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       511750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       282750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       391250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       354750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60352250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34051250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23555250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       988250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       511750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       282750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       391250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       354750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60352250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.850250                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.686747                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.264151                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.090909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.055556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.671843                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991968                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.850250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.866005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.264151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.090909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.055556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.737449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.850250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.866005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.264151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.090909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.055556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.737449                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66636.497065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73956.140351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 70589.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        59000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        56550                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 72333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67939.522342                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 64358.510638                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 72812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65827.935223                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66636.497065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 67493.553009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 70589.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       102350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        56550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 72333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        70950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67357.421875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66636.497065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 67493.553009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 70589.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       102350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        56550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 72333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        70950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67357.421875                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 648                       # Transaction distribution
system.membus.trans_dist::ReadResp                647                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               247                       # Transaction distribution
system.membus.trans_dist::ReadExResp              247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoop_fanout::samples               917                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     917    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 917                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1100000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4752741                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1171                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1169                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  78400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             253                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1491                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1491    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1491                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             757500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997236                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            683488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             84980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            148748                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             89972                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            146489                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            85474                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           149989                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
