/** @file

  @copyright
  INTEL CONFIDENTIAL
  Copyright 2018 - 2019 Intel Corporation. <BR>

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
**/

#include "CsrAddressTranslationLibInternal.h"

//
//  Internal and private definition, can't be referenced by other modules.
//
CONST UINT8 mDeviceFunctionTable[MAX_BOX_TYPES][MAX_FUNCBLK] = {
// Fun0 Fun1 Fun2 Fun3 Fun4 Fun5 Fun6 Fun7
  {0x50,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  0. CHA-MISC
  {0x0, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  1. CHA-PMA
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0xE8,0xE9,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  3. CHABC-SAD  3. CHABC-SAD1
  {0xF0,0xF1,0xF2,0xF3,0xF4,0xF5,0xF6,0xF7}, //  4. PCU-FUN0  4. PCU-FUN1  4. PCU-FUN2  4. PCU-FUN3  4. PCU-FUN4  4. PCU-FUN5  4. PCU-FUN6  4. PCU-FUN7
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0x60,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  6. M2MEM-MAIN
  {0xB8,0xB9,0xC8,0xFF,0xFF,0xFF,0xFF,0xFF}, //  7. MC-MAIN  7. MC-2LM  7. MC-GLOBAL
  {0xB0,0xB1,0xB6,0xFF,0xFF,0xFF,0xFF,0xFF}, //  8. MCIO-DDRIO  8. MCIO-DDRIOEXT  8. MC-DDRIOMC
  {0x09,0x0A,0x0B,0x08,0xFF,0xFF,0xFF,0xFF}, //  9. KTI-LLPMON  9. KTI-REUT  9. KTI-CIOPHYDFX  9. KTI-LLDFX
  {0x28,0x29,0x2A,0xFF,0xFF,0xFF,0xFF,0xFF}, //  10. M3KTI-MAIN  10. M3KTI-PMON  10. M3KTI-PMON1
  {0xBA,0xBB,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  11. MCDDC-CTL  11. MCDDC-DP
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0x06,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0xFF,0x08,0x0, 0xFF,0xFF,0xFF,0xFF,0xFF}, //  14. IIO-PCIEGen4  14. IIO-EXPPTMBAR
  {0x48,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0x0, 0xFF,0x2, 0xFF,0x5, 0xFF,0xFF,0xFF}, //  17. IIO-VTD  17. IIO-RAS  17. IIO-VMD
  {0xFF,0xFF,0xFF,0xFF,0x3 ,0xFF,0xFF,0xFF}, //  18. IIO-DFX_VTD
  {0x0, 0x1, 0x2, 0xFF,0xFF,0x5, 0xFF,0xFF}, //  19. UBOX-CFG  19. UBOX-DFX  19. UBOX-MISC  19. UBOX-M2U
  {0xC9,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  20. MS2IDI-MAIN
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0x58,0x59,0x5A,0xFF,0xC8,0xFF,0xFF,0xFF}, //  22. SMB-SPD0  22. SMB-SPD1  22. SMB-VPP  22. ;MC-MCMISC  //WA for SPR RcSim, use ICX SPD
  {0x18,0x19,0x1A,0xFF,0xFF,0xFF,0xFF,0xFF}, //  23. MSM-OOB  23. MSM-PMON  23. MSM-DFX
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0x0, 0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0xFF},  //  25. SB-PCIE  25. SB-M2PCIE  25. SB-PCIEGen4  25. SB-DMI  25. SB-PSF  25. SB-MCSMBUS  25. SB-PCIE_G5
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0xFF,0x1, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  28. SMEE-TME
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0x20,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  30. NPK-MAIN
  {0x4, 0x3, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  31. IEH-SATELLITE  31. IEH-GLOBAL
  {0x0, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  32. SPK-MAIN
  {0x8, 0x10,0x0, 0xFF,0x0, 0xFF,0xFF,0xFF}, //  33. DINO-DSA  33. DINO-IAX  33. DINO-HCX_CPM  33. DINO-HCX_HQM
  {0x1, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  34. IIO-M2IAL
  {0xFF,0xFF,0x08,0xFF,0xFF,0xFF,0xFF,0xFF}, //  35. PI5-DMI_IAL  35. PI5-NTB  35. PI5-PCIE
  {0x8, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  36. SB-PSF_DINO
  {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF},
  {0xD1,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  38. DRA-MAIN
  {0xE0,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  39. MCCADB-MAIN
  {0xE8,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  40. MCCPGC-MAIN
  {0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF}, //  41. MDFIS-MAIN
  {0xB0,0xB1,0xB2,0xB3,0xFF,0xFF,0xFF,0xFF}, //  42. SB-I3C
};// STATIC UINT8 mDeviceFunctionTable[MAX_BOX_TYPES][MAX_FUNCBLK]
