INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PADIDAR/Desktop/temp/codes/mantegh/project_1/project_1.sim/sim_1/impl/func/xsim/full_adder_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
