Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:12:01 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_19/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0                 1361        0.017        0.000                      0                 1361        2.179        0.000                       0                  1342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.454}        4.908           203.749         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.066        0.000                      0                 1361        0.017        0.000                      0                 1361        2.179        0.000                       0                  1342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 genblk1[16].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.454ns period=4.908ns})
  Destination:            reg_out/reg_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.454ns period=4.908ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.908ns  (vclock rise@4.908ns - vclock rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 2.118ns (45.016%)  route 2.587ns (54.984%))
  Logic Levels:           19  (CARRY8=11 LUT2=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 7.066 - 4.908 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.548ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.499ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1341, routed)        1.583     2.529    genblk1[16].reg_in/clk_IBUF_BUFG
    SLICE_X113Y541       FDRE                                         r  genblk1[16].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y541       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.607 r  genblk1[16].reg_in/reg_out_reg[0]/Q
                         net (fo=4, routed)           0.141     2.748    conv/mul13/O17[0]
    SLICE_X113Y541       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     2.952 r  conv/mul13/z_carry/O[4]
                         net (fo=1, routed)           0.135     3.087    conv/add000080/out0[3]
    SLICE_X113Y539       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.210 r  conv/add000080/reg_out[1]_i_594/O
                         net (fo=1, routed)           0.021     3.231    conv/add000080/reg_out[1]_i_594_n_0
    SLICE_X113Y539       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     3.433 r  conv/add000080/reg_out_reg[1]_i_449/O[7]
                         net (fo=2, routed)           0.264     3.697    conv/add000080/reg_out_reg[1]_i_449_n_8
    SLICE_X114Y539       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.787 r  conv/add000080/reg_out[1]_i_581/O
                         net (fo=1, routed)           0.010     3.797    conv/add000080/reg_out[1]_i_581_n_0
    SLICE_X114Y539       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.912 r  conv/add000080/reg_out_reg[1]_i_448/CO[7]
                         net (fo=1, routed)           0.026     3.938    conv/add000080/reg_out_reg[1]_i_448_n_0
    SLICE_X114Y540       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.014 r  conv/add000080/reg_out_reg[21]_i_108/O[1]
                         net (fo=1, routed)           0.287     4.301    conv/add000080/reg_out_reg[21]_i_108_n_14
    SLICE_X113Y537       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.352 r  conv/add000080/reg_out[21]_i_68/O
                         net (fo=1, routed)           0.021     4.373    conv/add000080/reg_out[21]_i_68_n_0
    SLICE_X113Y537       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.058     4.431 r  conv/add000080/reg_out_reg[21]_i_35/O[2]
                         net (fo=1, routed)           0.330     4.761    conv/add000080/reg_out_reg[21]_i_35_n_13
    SLICE_X112Y528       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     4.811 r  conv/add000080/reg_out[16]_i_35/O
                         net (fo=1, routed)           0.009     4.820    conv/add000080/reg_out[16]_i_35_n_0
    SLICE_X112Y528       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.000 r  conv/add000080/reg_out_reg[16]_i_20/O[5]
                         net (fo=2, routed)           0.195     5.195    conv/add000080/reg_out_reg[16]_i_20_n_10
    SLICE_X112Y531       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.318 r  conv/add000080/reg_out[16]_i_23/O
                         net (fo=1, routed)           0.011     5.329    conv/add000080/reg_out[16]_i_23_n_0
    SLICE_X112Y531       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.484 r  conv/add000080/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.510    conv/add000080/reg_out_reg[16]_i_11_n_0
    SLICE_X112Y532       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.566 r  conv/add000080/reg_out_reg[21]_i_9/O[0]
                         net (fo=2, routed)           0.436     6.002    conv/add000080/reg_out_reg[21]_i_9_n_15
    SLICE_X110Y531       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.041 r  conv/add000080/reg_out[16]_i_12/O
                         net (fo=1, routed)           0.015     6.056    conv/add000080/reg_out[16]_i_12_n_0
    SLICE_X110Y531       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.173 r  conv/add000080/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.199    conv/add000080/reg_out_reg[16]_i_2_n_0
    SLICE_X110Y532       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.275 r  conv/add000080/reg_out_reg[21]_i_3/O[1]
                         net (fo=2, routed)           0.243     6.518    conv/add000080/reg_out_reg[21]_i_3_n_14
    SLICE_X110Y525       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.570 r  conv/add000080/reg_out[21]_i_7/O
                         net (fo=1, routed)           0.016     6.586    conv/add000080/reg_out[21]_i_7_n_0
    SLICE_X110Y525       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     6.823 r  conv/add000080/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.133     6.956    reg_out/a[20]
    SLICE_X111Y525       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     6.992 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.242     7.234    reg_out/reg_out[21]_i_1_n_0
    SLICE_X110Y525       FDRE                                         r  reg_out/reg_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.908     4.908 r  
    AP13                                              0.000     4.908 r  clk (IN)
                         net (fo=0)                   0.000     4.908    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.253 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.253    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.253 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.540    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.564 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1341, routed)        1.502     7.066    reg_out/clk_IBUF_BUFG
    SLICE_X110Y525       FDRE                                         r  reg_out/reg_out_reg[8]/C
                         clock pessimism              0.344     7.409    
                         clock uncertainty           -0.035     7.374    
    SLICE_X110Y525       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.300    reg_out/reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.300    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 demux/genblk1[32].z_reg[32][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.454ns period=4.908ns})
  Destination:            genblk1[32].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.454ns period=4.908ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.381ns (routing 0.499ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.548ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1341, routed)        1.381     2.037    demux/clk_IBUF_BUFG
    SLICE_X114Y516       FDRE                                         r  demux/genblk1[32].z_reg[32][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y516       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.095 r  demux/genblk1[32].z_reg[32][3]/Q
                         net (fo=1, routed)           0.068     2.163    genblk1[32].reg_in/D[3]
    SLICE_X114Y517       FDRE                                         r  genblk1[32].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1341, routed)        1.579     2.525    genblk1[32].reg_in/clk_IBUF_BUFG
    SLICE_X114Y517       FDRE                                         r  genblk1[32].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.442     2.084    
    SLICE_X114Y517       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.146    genblk1[32].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.454 }
Period(ns):         4.908
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.908       3.618      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.454       2.179      SLICE_X103Y526  genblk1[76].reg_in/reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.454       2.179      SLICE_X113Y522  demux/genblk1[2].z_reg[2][6]/C



