// Seed: 879418939
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2
    , id_10,
    input  wire  id_3,
    output uwire id_4,
    inout  uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  wand  id_8
);
  logic id_11;
  ;
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2,
    input tri0 id_3
    , id_9,
    input wand id_4,
    input tri0 id_5
    , id_10,
    input wand id_6,
    inout wand id_7
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_1,
      id_7,
      id_6,
      id_4,
      id_7
  );
  assign modCall_1.id_7 = 0;
  uwire id_11 = -1 - id_7;
endmodule
