# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Jul 13 16:01:32 2021


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                             Requested      Requested     Clock                      Clock                     Clock
Clock                             Frequency      Period        Type                       Group                     Load 
-------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz        1000.000      inferred                   Autoconstr_clkgroup_0     27   
top|clk_div_derived_clock[11]     1.0 MHz        1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     17   
top|level2_inferred_clock         619.1 MHz      1.615         inferred                   Autoconstr_clkgroup_3     3    
top|level_inferred_clock          605.6 MHz      1.651         inferred                   Autoconstr_clkgroup_2     3    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred                   Autoconstr_clkgroup_1     6    
=========================================================================================================================
