#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 15 00:28:34 2023
# Process ID: 64504
# Current directory: E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1
# Command line: vivado.exe -log design_1_FSRCNN_0_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FSRCNN_0_8.tcl
# Log file: E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1/design_1_FSRCNN_0_8.vds
# Journal file: E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FSRCNN_0_8.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UIUC_GRAD/UIUC_ECE527/Final_project/FSRCNN_V5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.cache/ip 
Command: synth_design -top design_1_FSRCNN_0_8 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 69756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 837.719 ; gain = 181.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FSRCNN_0_8' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ip/design_1_FSRCNN_0_8/synth/design_1_FSRCNN_0_8.v:58]
INFO: [Synth 8-6157] synthesizing module 'FSRCNN' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN.v:12]
	Parameter C_S_AXI_SCALAR_PARAMETERS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SCALAR_PARAMETERS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SCALAR_PARAMETERS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_scalar_parameters_s_axi' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_scalar_parameters_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_HEIGHT_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_HEIGHT_V_CTRL bound to: 6'b010100 
	Parameter ADDR_WIDTH_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_WIDTH_V_CTRL bound to: 6'b011100 
	Parameter ADDR_SCALE_FACTOR_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_SCALE_FACTOR_V_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_scalar_parameters_s_axi.v:177]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_scalar_parameters_s_axi' (1#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_scalar_parameters_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state17 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:136]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_weigcud' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_weigcud.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 1400 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_weigcud_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_weigcud.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1400 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conrr_layer1_weigcud_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_weigcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_weigcud_rom' (2#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_weigcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_weigcud' (3#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_weigcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_biasdEe' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_biasdEe.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 56 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_biasdEe_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_biasdEe.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_biasdEe.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer1_biasdEe_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_biasdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_biasdEe_rom' (4#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_biasdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_biasdEe' (5#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_biasdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_subfeOg' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_subfeOg.v:40]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_subfeOg_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_subfeOg.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_subfeOg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_subfeOg_ram' (6#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_subfeOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_subfeOg' (7#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_subfeOg.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_corrfYi' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_corrfYi.v:40]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_corrfYi_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_corrfYi.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_corrfYi.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_corrfYi_ram' (8#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_corrfYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_corrfYi' (9#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_corrfYi.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_out_g8j' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_out_g8j.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 3584 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_out_g8j_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_out_g8j.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3584 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_out_g8j.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer1_out_g8j_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_out_g8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_out_g8j_rom' (10#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_out_g8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_out_g8j' (11#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_out_g8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_buffhbi' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffhbi.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 340 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_buffhbi_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffhbi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 340 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffhbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_buffhbi_ram' (12#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffhbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_buffhbi' (13#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffhbi.v:58]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_buffibs' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffibs.v:58]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 340 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_buffibs_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffibs.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 340 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffibs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_buffibs_ram' (14#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_buffibs' (15#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffibs.v:58]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_buffkbM' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffkbM.v:58]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 340 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_buffkbM_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffkbM.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 340 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_buffkbM_ram' (16#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffkbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_buffkbM' (17#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_buffkbM.v:58]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_img_ocq' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_img_ocq.v:58]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 5508 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer1_img_ocq_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_img_ocq.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5508 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_img_ocq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_img_ocq_ram' (18#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_img_ocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1_img_ocq' (19#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1_img_ocq.v:58]
INFO: [Synth 8-6157] synthesizing module 'CORRELATE_2' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_2.v:61]
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mac_muladdbkb' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdbkb.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mac_muladdbkb_DSP48_0' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mac_muladdbkb_DSP48_0' (20#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mac_muladdbkb' (21#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdbkb.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_2.v:413]
INFO: [Synth 8-6155] done synthesizing module 'CORRELATE_2' (22#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mul_mul_12pcA' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mul_mul_12pcA.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mul_mul_12pcA_DSP48_1' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mul_mul_12pcA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mul_mul_12pcA_DSP48_1' (23#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mul_mul_12pcA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mul_mul_12pcA' (24#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mul_mul_12pcA.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3852]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer1' (25#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state11 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_state17 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 20'b10000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:160]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_out_rcU' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_out_rcU.v:43]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_out_rcU_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_out_rcU.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_out_rcU.v:19]
INFO: [Synth 8-3876] $readmem data file './conrr_layer2_out_rcU_ram.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_out_rcU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_out_rcU_ram' (26#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_out_rcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_out_rcU' (27#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_out_rcU.v:43]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_weigsc4' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_weigsc4.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 672 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_weigsc4_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_weigsc4.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 672 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conrr_layer2_weigsc4_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_weigsc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_weigsc4_rom' (28#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_weigsc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_weigsc4' (29#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_weigsc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_biastde' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_biastde.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_biastde_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_biastde.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_biastde.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer2_biastde_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_biastde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_biastde_rom' (30#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_biastde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_biastde' (31#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_biastde.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_img_vdy' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_vdy.v:40]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 3584 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_img_vdy_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_vdy.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3584 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_vdy.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_img_vdy_ram' (32#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_vdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_img_vdy' (33#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_vdy.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_img_wdI' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_wdI.v:40]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 3584 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_img_wdI_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_wdI.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3584 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_wdI.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_img_wdI_ram' (34#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_wdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_img_wdI' (35#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_wdI.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_img_xdS' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_xdS.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 3584 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_img_xdS_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_xdS.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3584 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_xdS.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_img_xdS_ram' (36#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_xdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_img_xdS' (37#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_img_xdS.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_chanBew' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_chanBew.v:40]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 5508 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer2_chanBew_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_chanBew.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5508 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_chanBew.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_chanBew_ram' (38#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_chanBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2_chanBew' (39#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2_chanBew.v:40]
INFO: [Synth 8-6157] synthesizing module 'CORRELATE' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE.v:56]
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mac_muladdqcK' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdqcK.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mac_muladdqcK_DSP48_2' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdqcK.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mac_muladdqcK_DSP48_2' (40#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdqcK.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mac_muladdqcK' (41#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdqcK.v:30]
INFO: [Synth 8-6155] done synthesizing module 'CORRELATE' (42#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:1863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:1865]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer2' (43#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 95'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 95'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 95'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 95'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 95'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 95'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 95'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 95'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 95'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 95'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 95'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 95'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 95'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 95'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 95'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 95'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 95'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 95'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 95'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 95'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 95'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 95'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 95'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 95'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 95'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 95'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 95'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 95'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 95'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 95'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 95'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 95'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 95'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 95'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 95'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 95'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage64 bound to: 95'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage65 bound to: 95'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 95'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 95'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 95'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 95'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 95'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 95'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 95'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 95'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 95'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 95'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 95'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 95'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 95'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 95'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 95'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 95'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 95'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 95'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 95'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 95'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 95'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 95'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 95'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:235]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_biasEe0' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_biasEe0.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_biasEe0_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_biasEe0.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_biasEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer3_biasEe0_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_biasEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_biasEe0_rom' (44#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_biasEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_biasEe0' (45#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_biasEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_weigFfa' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_weigFfa.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 1296 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_weigFfa_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_weigFfa.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1296 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conrr_layer3_weigFfa_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_weigFfa.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_weigFfa_rom' (46#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_weigFfa.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_weigFfa' (47#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_weigFfa.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_subfGfk' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_subfGfk.v:40]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_subfGfk_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_subfGfk.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_subfGfk.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_subfGfk_ram' (48#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_subfGfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_subfGfk' (49#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_subfGfk.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_img_IfE' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_IfE.v:58]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 2376 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_img_IfE_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_IfE.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2376 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_IfE.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_img_IfE_ram' (50#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_IfE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_img_IfE' (51#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_IfE.v:58]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_img_JfO' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_JfO.v:58]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 2376 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_img_JfO_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_JfO.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2376 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_JfO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_img_JfO_ram' (52#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_JfO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_img_JfO' (53#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_JfO.v:58]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_img_KfY' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_KfY.v:58]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 2376 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer3_img_KfY_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_KfY.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2376 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_KfY.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_img_KfY_ram' (54#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_KfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3_img_KfY' (55#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3_img_KfY.v:58]
INFO: [Synth 8-6157] synthesizing module 'CORRELATE_1' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mac_muladdCeG' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdCeG.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mac_muladdCeG_DSP48_3' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdCeG.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mac_muladdCeG_DSP48_3' (56#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdCeG.v:7]
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mac_muladdCeG' (57#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mac_muladdCeG.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_1.v:413]
INFO: [Synth 8-6155] done synthesizing module 'CORRELATE_1' (58#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_1.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9043]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer3' (59#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:10]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer4' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:170]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer4_biasRg6' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_biasRg6.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer4_biasRg6_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_biasRg6.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_biasRg6.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer4_biasRg6_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_biasRg6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer4_biasRg6_rom' (60#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_biasRg6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer4_biasRg6' (61#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_biasRg6.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer4_weigShg' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_weigShg.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 1296 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer4_weigShg_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_weigShg.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1296 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conrr_layer4_weigShg_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_weigShg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer4_weigShg_rom' (62#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_weigShg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer4_weigShg' (63#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4_weigShg.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:3140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:3142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:3144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:3146]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer4' (64#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:10]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer5' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:171]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer5_bias4jc' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_bias4jc.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer5_bias4jc_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_bias4jc.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_bias4jc.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer5_bias4jc_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_bias4jc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer5_bias4jc_rom' (65#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_bias4jc.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer5_bias4jc' (66#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_bias4jc.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer5_weig5jm' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_weig5jm.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 1296 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer5_weig5jm_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_weig5jm.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1296 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conrr_layer5_weig5jm_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_weig5jm.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer5_weig5jm_rom' (67#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_weig5jm.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer5_weig5jm' (68#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5_weig5jm.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:2966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:2968]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer5' (69#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:10]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer6' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:196]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer6_out_bgk' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_out_bgk.v:43]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer6_out_bgk_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_out_bgk.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_out_bgk.v:19]
INFO: [Synth 8-3876] $readmem data file './conrr_layer6_out_bgk_ram.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_out_bgk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer6_out_bgk_ram' (70#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_out_bgk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer6_out_bgk' (71#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_out_bgk.v:43]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer6_biasbsm' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_biasbsm.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer6_biasbsm_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_biasbsm.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_biasbsm.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer6_biasbsm_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_biasbsm.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer6_biasbsm_rom' (72#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_biasbsm.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer6_biasbsm' (73#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_biasbsm.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer6_weigbtn' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_weigbtn.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 1296 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer6_weigbtn_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_weigbtn.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1296 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conrr_layer6_weigbtn_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_weigbtn.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer6_weigbtn_rom' (74#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_weigbtn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer6_weigbtn' (75#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6_weigbtn.v:39]
INFO: [Synth 8-6157] synthesizing module 'FSRCNN_mux_124_12bEo' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mux_124_12bEo.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FSRCNN_mux_124_12bEo' (76#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/FSRCNN_mux_124_12bEo.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:4095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:4097]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer6' (77#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:10]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7.v:158]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_out_bFp' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_out_bFp.v:43]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 3584 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_out_bFp_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_out_bFp.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3584 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_out_bFp.v:19]
INFO: [Synth 8-3876] $readmem data file './conrr_layer7_out_bFp_ram.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_out_bFp.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_out_bFp_ram' (78#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_out_bFp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_out_bFp' (79#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_out_bFp.v:43]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_weigbGp' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_weigbGp.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 672 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_weigbGp_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_weigbGp.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 672 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conrr_layer7_weigbGp_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_weigbGp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_weigbGp_rom' (80#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_weigbGp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_weigbGp' (81#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_weigbGp.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_biasbHp' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_biasbHp.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 56 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_biasbHp_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_biasbHp.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_biasbHp.v:18]
INFO: [Synth 8-3876] $readmem data file './conrr_layer7_biasbHp_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_biasbHp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_biasbHp_rom' (82#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_biasbHp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_biasbHp' (83#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_biasbHp.v:39]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_img_bJp' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bJp.v:40]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_img_bJp_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bJp.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bJp.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_img_bJp_ram' (84#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bJp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_img_bJp' (85#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bJp.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_img_bKp' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bKp.v:40]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_img_bKp_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bKp.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bKp.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_img_bKp_ram' (86#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bKp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_img_bKp' (87#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bKp.v:40]
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_img_bLp' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bLp.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conrr_layer7_img_bLp_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bLp.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bLp.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_img_bLp_ram' (88#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bLp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7_img_bLp' (89#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7_img_bLp.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7.v:1607]
INFO: [Synth 8-6155] done synthesizing module 'conrr_layer7' (90#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7.v:10]
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:10]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 39'b100000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:185]
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8_outbTr' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_outbTr.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8_outbTr_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_outbTr.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_outbTr.v:19]
INFO: [Synth 8-3876] $readmem data file './decorr_layer8_outbTr_ram.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_outbTr.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_outbTr_ram' (91#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_outbTr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_outbTr' (92#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_outbTr.v:43]
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8_weibUr' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_weibUr.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4536 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8_weibUr_rom' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_weibUr.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4536 - type: integer 
INFO: [Synth 8-3876] $readmem data file './decorr_layer8_weibUr_rom.dat' is read successfully [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_weibUr.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_weibUr_rom' (93#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_weibUr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_weibUr' (94#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_weibUr.v:39]
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8_subbVr' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_subbVr.v:40]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 81 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8_subbVr_ram' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_subbVr.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 81 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_subbVr.v:19]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_subbVr_ram' (95#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_subbVr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_subbVr' (96#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_subbVr.v:40]
INFO: [Synth 8-6157] synthesizing module 'decorr_layer8_decbXr' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_decbXr.v:40]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 330 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 330 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_decbXr.v:19]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_decbXr_ram' (97#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_decbXr.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_decbXr' (98#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_decbXr.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 18480 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_imgbYs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_imgbYs_ram' (99#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_imgbYs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decorr_layer8_imgbYs' (100#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_imgbYs.v:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 18480 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_imgbZs.v:24]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 18480 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_imgb0s.v:24]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 2363 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2363 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8_expb5t.v:24]
	Parameter ap_ST_fsm_state1 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 78'b000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 78'b000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 78'b000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 78'b000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 78'b000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 78'b000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 78'b000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 78'b000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 78'b000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 78'b000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 78'b000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 78'b000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 78'b000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 78'b000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 78'b000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 78'b000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 78'b000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 78'b000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 78'b000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 78'b000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 78'b000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 78'b000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 78'b000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 78'b000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 78'b000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 78'b000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 78'b000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 78'b000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 78'b000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 78'b000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 78'b000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 78'b000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 78'b000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 78'b000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 78'b000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 78'b000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 78'b000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 78'b000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 78'b000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 78'b000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 78'b000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 78'b000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 78'b000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 78'b000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 78'b000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 78'b000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 78'b000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 78'b000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 78'b000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 78'b000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 78'b000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 78'b000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 78'b000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 78'b000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 78'b000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 78'b000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 78'b000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 78'b000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 78'b000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 78'b000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 78'b001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 78'b010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/DECORRELATE.v:148]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/DECORRELATE.v:562]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state14 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:104]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'FSRCNN_ap_fcmp_0_no_dsp_32' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/ip/FSRCNN_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/ip/FSRCNN_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'FSRCNN_ap_fcmp_0_no_dsp_32' (123#1) [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/ip/FSRCNN_ap_fcmp_0_no_dsp_32.vhd:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1895]
WARNING: [Synth 8-6014] Unused sequential element stream_out_V_strb_V_1_sel_rd_reg was removed.  [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:829]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design FSRCNN_fcmp_32ns_b6t has unconnected port reset
WARNING: [Synth 8-3331] design Loop_1_proc378 has unconnected port corr8_out_V_valid_V_dout[0]
WARNING: [Synth 8-3331] design decorr_layer8_expb5t has unconnected port reset
WARNING: [Synth 8-3331] design decorr_layer8_imgbYs has unconnected port reset
WARNING: [Synth 8-3331] design decorr_layer8_imgb0s has unconnected port reset
WARNING: [Synth 8-3331] design decorr_layer8_imgbZs has unconnected port reset
WARNING: [Synth 8-3331] design decorr_layer8_decbXr has unconnected port reset
WARNING: [Synth 8-3331] design conrr_layer7_img_bJp has unconnected port reset
WARNING: [Synth 8-3331] design decorr_layer8_subbVr has unconnected port reset
WARNING: [Synth 8-3331] design decorr_layer8_weibUr has unconnected port reset
WARNING: [Synth 8-3331] design decorr_layer8_outbTr has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1150.707 ; gain = 494.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.043 ; gain = 502.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.043 ; gain = 502.938
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ip/design_1_FSRCNN_0_8/constraints/FSRCNN_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ip/design_1_FSRCNN_0_8/constraints/FSRCNN_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1270.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1288.027 ; gain = 17.559
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1288.027 ; gain = 631.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1288.027 ; gain = 631.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1288.027 ; gain = 631.922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'FSRCNN_scalar_parameters_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'FSRCNN_scalar_parameters_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'zext_ln37_reg_415_reg[31:7]' into 'zext_ln29_reg_402_reg[31:7]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_2.v:401]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'buffer_user_V_addr_3_reg_2960_reg[8:2]' into 'buffer_keep_V_addr_3_reg_2940_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1721]
INFO: [Synth 8-4471] merging register 'buffer_user_V_addr_5_reg_2965_reg[8:2]' into 'buffer_keep_V_addr_5_reg_2945_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1722]
INFO: [Synth 8-4471] merging register 'buffer_last_V_addr_3_reg_2970_reg[8:2]' into 'buffer_keep_V_addr_3_reg_2940_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1717]
INFO: [Synth 8-4471] merging register 'buffer_last_V_addr_5_reg_2975_reg[8:2]' into 'buffer_keep_V_addr_5_reg_2945_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1718]
INFO: [Synth 8-4471] merging register 'buffer_id_V_addr_3_reg_2980_reg[8:2]' into 'buffer_keep_V_addr_3_reg_2940_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1713]
INFO: [Synth 8-4471] merging register 'buffer_id_V_addr_5_reg_2985_reg[8:2]' into 'buffer_keep_V_addr_5_reg_2945_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1714]
INFO: [Synth 8-4471] merging register 'buffer_dest_V_addr_3_reg_2990_reg[8:2]' into 'buffer_keep_V_addr_3_reg_2940_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1711]
INFO: [Synth 8-4471] merging register 'buffer_dest_V_addr_5_reg_2995_reg[8:2]' into 'buffer_keep_V_addr_5_reg_2945_reg[8:2]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1712]
INFO: [Synth 8-4471] merging register 'zext_ln162_reg_3294_reg[5:0]' into 'zext_ln194_reg_3289_reg[5:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1985]
INFO: [Synth 8-4471] merging register 'buffer_user_V_addr_3_reg_2960_reg[1:0]' into 'buffer_keep_V_addr_3_reg_2940_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4132]
INFO: [Synth 8-4471] merging register 'buffer_user_V_addr_5_reg_2965_reg[1:0]' into 'buffer_keep_V_addr_5_reg_2945_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4133]
INFO: [Synth 8-4471] merging register 'buffer_last_V_addr_3_reg_2970_reg[1:0]' into 'buffer_keep_V_addr_3_reg_2940_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4134]
INFO: [Synth 8-4471] merging register 'buffer_last_V_addr_5_reg_2975_reg[1:0]' into 'buffer_keep_V_addr_5_reg_2945_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4135]
INFO: [Synth 8-4471] merging register 'buffer_id_V_addr_3_reg_2980_reg[1:0]' into 'buffer_keep_V_addr_3_reg_2940_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4136]
INFO: [Synth 8-4471] merging register 'buffer_id_V_addr_5_reg_2985_reg[1:0]' into 'buffer_keep_V_addr_5_reg_2945_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4137]
INFO: [Synth 8-4471] merging register 'buffer_dest_V_addr_3_reg_2990_reg[1:0]' into 'buffer_keep_V_addr_3_reg_2940_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4138]
INFO: [Synth 8-4471] merging register 'buffer_dest_V_addr_5_reg_2995_reg[1:0]' into 'buffer_keep_V_addr_5_reg_2945_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4139]
INFO: [Synth 8-4471] merging register 'img_channel_V_addr_4_reg_3000_reg[1:0]' into 'buffer_keep_V_addr_3_reg_2940_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4140]
INFO: [Synth 8-4471] merging register 'img_channel_V_addr_6_reg_3005_reg[1:0]' into 'buffer_keep_V_addr_5_reg_2945_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:4141]
INFO: [Synth 8-4471] merging register 'add_ln321_272_reg_3163_reg[1:0]' into 'add_ln321_266_reg_2922_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3530]
INFO: [Synth 8-4471] merging register 'zext_ln321_357_reg_3231_reg[8:7]' into 'add_ln321_266_reg_2922_reg[1:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:3534]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_273_reg_3182_reg' and it is trimmed from '14' to '13' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1748]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_272_reg_3163_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1742]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln321_345_reg_3014_reg' and it is trimmed from '14' to '13' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1964]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_269_reg_3058_reg' and it is trimmed from '14' to '13' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1730]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln321_340_reg_2891_reg' and it is trimmed from '14' to '13' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1993]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln37_reg_230_reg[31:7]' into 'zext_ln29_reg_217_reg[31:7]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE.v:301]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln1265_reg_1321_reg[3:0]' into 'zext_ln314_reg_1316_reg[3:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:917]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_53_reg_1289_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:805]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_52_reg_1303_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer2.v:799]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln37_reg_413_reg[31:7]' into 'zext_ln29_reg_400_reg[31:7]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/CORRELATE_1.v:401]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_197_reg_16352_reg[11:1]' into 'img_channel_data_V_a_196_reg_16332_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2388]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_198_reg_16357_reg[11:1]' into 'img_channel_data_V_a_197_reg_16337_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2389]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_199_reg_16362_reg[11:1]' into 'img_channel_data_V_a_198_reg_16342_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2390]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_200_reg_16367_reg[11:1]' into 'img_channel_data_V_a_199_reg_16347_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2391]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_195_reg_16372_reg[11:1]' into 'img_channel_data_V_a_196_reg_16332_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2396]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_196_reg_16377_reg[11:1]' into 'img_channel_data_V_a_197_reg_16337_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2397]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_197_reg_16382_reg[11:1]' into 'img_channel_data_V_a_198_reg_16342_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2398]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_198_reg_16387_reg[11:1]' into 'img_channel_data_V_a_199_reg_16347_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2399]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_197_reg_16392_reg[11:1]' into 'img_channel_data_V_a_196_reg_16332_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2392]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_198_reg_16397_reg[11:1]' into 'img_channel_data_V_a_197_reg_16337_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2393]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_199_reg_16402_reg[11:1]' into 'img_channel_data_V_a_198_reg_16342_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2394]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_200_reg_16407_reg[11:1]' into 'img_channel_data_V_a_199_reg_16347_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2395]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_197_reg_16412_reg[11:1]' into 'img_channel_data_V_a_196_reg_16332_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2384]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_198_reg_16417_reg[11:1]' into 'img_channel_data_V_a_197_reg_16337_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2385]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_199_reg_16422_reg[11:1]' into 'img_channel_data_V_a_198_reg_16342_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2386]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_200_reg_16427_reg[11:1]' into 'img_channel_data_V_a_199_reg_16347_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2387]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_197_reg_16432_reg[11:1]' into 'img_channel_data_V_a_196_reg_16332_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2380]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_198_reg_16437_reg[11:1]' into 'img_channel_data_V_a_197_reg_16337_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2381]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_199_reg_16442_reg[11:1]' into 'img_channel_data_V_a_198_reg_16342_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2382]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_200_reg_16447_reg[11:1]' into 'img_channel_data_V_a_199_reg_16347_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2383]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_202_reg_16496_reg[11:1]' into 'add_ln321_248_reg_16466_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2417]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_202_reg_16511_reg[11:1]' into 'img_channel_data_V_a_201_reg_16491_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2428]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_203_reg_16516_reg[11:1]' into 'add_ln321_248_reg_16466_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2429]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_204_reg_16521_reg[11:1]' into 'img_channel_data_V_a_203_reg_16501_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2430]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_205_reg_16526_reg[11:1]' into 'img_channel_data_V_a_204_reg_16506_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2431]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_200_reg_16531_reg[11:1]' into 'img_channel_data_V_a_201_reg_16491_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2436]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_201_reg_16536_reg[11:1]' into 'add_ln321_248_reg_16466_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2437]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_202_reg_16541_reg[11:1]' into 'img_channel_data_V_a_203_reg_16501_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2438]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_203_reg_16546_reg[11:1]' into 'img_channel_data_V_a_204_reg_16506_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2439]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_202_reg_16551_reg[11:1]' into 'img_channel_data_V_a_201_reg_16491_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2432]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_203_reg_16556_reg[11:1]' into 'add_ln321_248_reg_16466_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2433]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_204_reg_16561_reg[11:1]' into 'img_channel_data_V_a_203_reg_16501_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2434]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_205_reg_16566_reg[11:1]' into 'img_channel_data_V_a_204_reg_16506_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2435]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_202_reg_16571_reg[11:1]' into 'img_channel_data_V_a_201_reg_16491_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2424]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_203_reg_16576_reg[11:1]' into 'add_ln321_248_reg_16466_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2425]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_204_reg_16581_reg[11:1]' into 'img_channel_data_V_a_203_reg_16501_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2426]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_205_reg_16586_reg[11:1]' into 'img_channel_data_V_a_204_reg_16506_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2427]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_202_reg_16591_reg[11:1]' into 'img_channel_data_V_a_201_reg_16491_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2420]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_203_reg_16596_reg[11:1]' into 'add_ln321_248_reg_16466_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2421]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_204_reg_16601_reg[11:1]' into 'img_channel_data_V_a_203_reg_16501_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2422]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_205_reg_16606_reg[11:1]' into 'img_channel_data_V_a_204_reg_16506_reg[11:1]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2423]
INFO: [Synth 8-4471] merging register 'zext_ln1265_reg_16748_reg[3:0]' into 'zext_ln442_reg_16743_reg[3:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:3230]
INFO: [Synth 8-4471] merging register 'add_ln321_110_reg_16189_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:7837]
INFO: [Synth 8-4471] merging register 'add_ln321_242_reg_16307_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:8107]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_197_reg_16337_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9560]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_198_reg_16342_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9561]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_199_reg_16347_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9562]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_197_reg_16352_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9563]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_198_reg_16357_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9564]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_199_reg_16362_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9565]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_200_reg_16367_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9566]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_195_reg_16372_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9567]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_196_reg_16377_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9568]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_197_reg_16382_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9569]
INFO: [Synth 8-4471] merging register 'img_channel_user_V_a_198_reg_16387_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9570]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_197_reg_16392_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9571]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_198_reg_16397_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9572]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_199_reg_16402_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9573]
INFO: [Synth 8-4471] merging register 'img_channel_last_V_a_200_reg_16407_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9574]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_197_reg_16412_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9575]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_198_reg_16417_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9576]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_199_reg_16422_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9577]
INFO: [Synth 8-4471] merging register 'img_channel_id_V_add_200_reg_16427_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9578]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_197_reg_16432_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9579]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_198_reg_16437_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9580]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_199_reg_16442_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9581]
INFO: [Synth 8-4471] merging register 'img_channel_dest_V_a_200_reg_16447_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9582]
INFO: [Synth 8-4471] merging register 'add_ln321_248_reg_16466_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:8119]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_201_reg_16491_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9588]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_202_reg_16496_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9589]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_203_reg_16501_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9590]
INFO: [Synth 8-4471] merging register 'img_channel_data_V_a_204_reg_16506_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9591]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_202_reg_16511_reg[0:0]' into 'img_channel_data_V_a_196_reg_16332_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9592]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_203_reg_16516_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9593]
INFO: [Synth 8-4471] merging register 'img_channel_keep_V_a_204_reg_16521_reg[0:0]' into 'add_ln321_176_reg_11591_reg[0:0]' [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:9594]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_176_reg_11591_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2369]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_110_reg_16189_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2363]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_257_reg_16642_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2456]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_255_reg_16624_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2450]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_246_reg_16456_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2409]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_242_reg_16307_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2375]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_45_reg_16791_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2334]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln203_reg_16832_reg' and it is trimmed from '7' to '6' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2343]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_85_reg_3034_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1259]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_91_reg_3197_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1299]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_83_reg_3029_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1258]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_87_reg_3039_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1265]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_104_reg_3417_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1239]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_102_reg_3398_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1233]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_36_reg_3566_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1203]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln203_reg_3607_reg' and it is trimmed from '7' to '6' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1212]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_58_reg_2991_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1127]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_64_reg_3154_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1167]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_56_reg_2986_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1126]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_77_reg_3373_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1214]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_75_reg_3355_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1208]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_60_reg_2996_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1133]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_27_reg_3521_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1099]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_29_reg_3539_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1105]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_31_reg_3747_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1552]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_37_reg_3910_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1592]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_29_reg_3742_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1551]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_50_reg_4129_reg' and it is trimmed from '13' to '12' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1639]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_48_reg_4111_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1633]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_33_reg_3752_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1558]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_18_reg_4271_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1524]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_20_reg_4289_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1530]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer7.v:1096]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln75_1_reg_3416_reg' and it is trimmed from '32' to '7' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/DECORRELATE.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1116_reg_3379_reg' and it is trimmed from '9' to '8' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/DECORRELATE.v:659]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_4_reg_4002_reg' and it is trimmed from '15' to '14' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1360]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_3_reg_3483_reg' and it is trimmed from '15' to '14' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1414]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_9_reg_3646_reg' and it is trimmed from '16' to '15' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1473]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_1_reg_3478_reg' and it is trimmed from '15' to '14' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1413]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_5_reg_3488_reg' and it is trimmed from '15' to '14' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1439]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_23_reg_3865_reg' and it is trimmed from '16' to '15' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1420]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_21_reg_3847_reg' and it is trimmed from '15' to '14' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1407]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_5_reg_4015_reg' and it is trimmed from '10' to '9' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1366]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_2_reg_3997_reg' and it is trimmed from '9' to '8' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1359]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'm_4_reg_985_reg' and it is trimmed from '31' to '23' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/Loop_1_proc378.v:1024]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'FSRCNN_scalar_parameters_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'FSRCNN_scalar_parameters_s_axi'
INFO: [Synth 8-3971] The signal "conrr_layer1_buffhbi_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "conrr_layer1_buffibs_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "conrr_layer1_buffkbM_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "conrr_layer1_img_ocq_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "conrr_layer3_img_IfE_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "conrr_layer3_img_JfO_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "conrr_layer3_img_KfY_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "decorr_layer8_imgbYs_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "decorr_layer8_imgbZs_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "decorr_layer8_imgb0s_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "decorr_layer8_expb5t_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1288.027 ; gain = 631.922
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/conrr_layer1_U0/FSRCNN_mul_mul_12pcA_U6' (FSRCNN_mul_mul_12pcA) to 'inst/conrr_layer1_U0/FSRCNN_mul_mul_12pcA_U7'
INFO: [Synth 8-223] decloning instance 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'FSRCNN_fcmp_32ns_b6t:/FSRCNN_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conrr_layer3  |           1|     37716|
|2     |FSRCNN__GB1   |           1|      2469|
|3     |FSRCNN__GB2   |           1|     11863|
|4     |FSRCNN__GB3   |           1|     33056|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_266_reg_2922_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer1.v:1708]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data141" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_reg_11543_reg' and it is trimmed from '11' to '9' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer3.v:2480]
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conrr_layer2_U0/data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conrr_layer2_U0/data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data141" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_reg_3413_reg' and it is trimmed from '12' to '11' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/decorr_layer8.v:1484]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_reg_3706_reg' and it is trimmed from '11' to '9' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer6.v:1669]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_reg_2942_reg' and it is trimmed from '11' to '9' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer5.v:1238]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_reg_2985_reg' and it is trimmed from '11' to '9' bits. [e:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.srcs/sources_1/bd/design_1/ipshared/e1d9/hdl/verilog/conrr_layer4.v:1344]
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "inst/conrr_layer3_U0/img_channel_valid_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/conrr_layer3_U0/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/conrr_layer3_U0/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/conrr_layer3_U0/img_channel_user_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/conrr_layer3_U0/img_channel_last_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/conrr_layer3_U0/img_channel_id_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/conrr_layer3_U0/img_channel_dest_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/buffer_data_V_U/conrr_layer1_buffhbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/buffer_keep_V_U/conrr_layer1_buffibs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/buffer_strb_V_U/conrr_layer1_buffibs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/buffer_user_V_U/conrr_layer1_buffkbM_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/buffer_last_V_U/conrr_layer1_buffkbM_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/buffer_id_V_U/conrr_layer1_buffkbM_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/buffer_dest_V_U/conrr_layer1_buffkbM_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_1/conrr_layer1_U0/img_channel_V_U/conrr_layer1_img_ocq_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/img_channel_valid_V_U/decorr_layer8_imgbYs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/img_channel_user_V_U/decorr_layer8_imgbYs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/img_channel_last_V_U/decorr_layer8_imgbYs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/img_channel_id_V_U/decorr_layer8_imgbYs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/img_channel_dest_V_U/decorr_layer8_imgbYs_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/decorr_layer8_U0/expanded_channel_U/decorr_layer8_expb5t_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer6_U0/img_channel_valid_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer6_U0/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer6_U0/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer6_U0/img_channel_user_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer6_U0/img_channel_last_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer6_U0/img_channel_id_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer6_U0/img_channel_dest_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer5_U0/img_channel_valid_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer5_U0/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer5_U0/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer5_U0/img_channel_user_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer5_U0/img_channel_last_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer5_U0/img_channel_id_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer5_U0/img_channel_dest_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer4_U0/img_channel_valid_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer4_U0/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer4_U0/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer4_U0/img_channel_user_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer4_U0/img_channel_last_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer4_U0/img_channel_id_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_2_2/conrr_layer4_U0/img_channel_dest_V_U/conrr_layer3_img_IfE_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln1265_reg_16748_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln1265_reg_16748_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln1265_reg_16748_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln1265_reg_16748_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln1265_reg_16748_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln1265_reg_16748_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln1265_reg_16748_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_43_reg_16772_reg[0]' (FDE) to 'inst/conrr_layer3_U0/zext_ln203_71_reg_16767_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_43_reg_16772_reg[1]' (FDE) to 'inst/conrr_layer3_U0/zext_ln203_71_reg_16767_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_43_reg_16772_reg[2]' (FDE) to 'inst/conrr_layer3_U0/zext_ln203_71_reg_16767_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_46_reg_16827_reg[0]' (FDE) to 'inst/conrr_layer3_U0/trunc_ln203_reg_16832_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_46_reg_16827_reg[1]' (FDE) to 'inst/conrr_layer3_U0/trunc_ln203_reg_16832_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_46_reg_16827_reg[2]' (FDE) to 'inst/conrr_layer3_U0/trunc_ln203_reg_16832_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_46_reg_16827_reg[3]' (FDE) to 'inst/conrr_layer3_U0/trunc_ln203_reg_16832_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_46_reg_16827_reg[4]' (FDE) to 'inst/conrr_layer3_U0/trunc_ln203_reg_16832_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln203_46_reg_16827_reg[5]' (FDE) to 'inst/conrr_layer3_U0/trunc_ln203_reg_16832_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[0]' (FDR) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/\zext_ln1116_7_reg_441_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[2]' (FDE) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[3]' (FDE) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[4]' (FDE) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[5]' (FDE) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/\zext_ln1116_7_reg_441_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[13]' (FDR) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[9]' (FDR) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[10]' (FDR) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[11]' (FDR) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln1116_7_reg_441_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/\zext_ln1116_7_reg_441_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[5]' (FDE) to 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[6]' (FDE) to 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[7]' (FDE) to 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[8]' (FDE) to 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[9]' (FDE) to 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[10]' (FDE) to 'inst/conrr_layer3_U0/i_2_18/subfilter_layer_V_U/conrr_layer3_subfGfk_ram_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/zext_ln442_reg_16743_reg[3]' (FDE) to 'inst/conrr_layer3_U0/zext_ln438_reg_16753_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/zext_ln442_reg_16743_reg[2]' (FDE) to 'inst/conrr_layer3_U0/zext_ln438_reg_16753_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/zext_ln442_reg_16743_reg[1]' (FDE) to 'inst/conrr_layer3_U0/zext_ln438_reg_16753_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/zext_ln442_reg_16743_reg[0]' (FDE) to 'inst/conrr_layer3_U0/zext_ln438_reg_16753_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[7]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[8]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[9]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[10]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[11]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[12]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[13]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[14]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[15]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[16]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[17]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[18]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[19]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[20]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[21]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[22]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[23]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[24]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[25]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[26]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[27]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[28]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[29]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[30]' (FD) to 'inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/zext_ln29_reg_400_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/grp_CORRELATE_1_fu_8084/\zext_ln29_reg_400_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln321_260_reg_16682_reg[1]' (FDE) to 'inst/conrr_layer3_U0/add_ln321_259_reg_16677_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln321_260_reg_16682_reg[2]' (FDE) to 'inst/conrr_layer3_U0/add_ln321_259_reg_16677_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln321_260_reg_16682_reg[4]' (FDE) to 'inst/conrr_layer3_U0/add_ln321_260_reg_16682_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\sext_ln321_reg_11543_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\sext_ln321_reg_11543_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln356_reg_11522_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln356_reg_11522_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln356_reg_11522_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln356_reg_11522_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln356_reg_11522_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln356_reg_11522_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln438_reg_16753_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln438_reg_16753_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln438_reg_16753_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln438_reg_16753_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln438_reg_16753_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln438_reg_16753_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln321_242_reg_16307_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_289_reg_16327_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_288_reg_16322_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_287_reg_16317_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_286_reg_16312_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_296_reg_16486_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_295_reg_16481_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_294_reg_16476_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_293_reg_16471_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[1]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_203_reg_16501_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln321_242_reg_16307_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_289_reg_16327_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_288_reg_16322_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_287_reg_16317_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_286_reg_16312_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_296_reg_16486_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_295_reg_16481_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_294_reg_16476_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_293_reg_16471_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[2]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_203_reg_16501_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln321_242_reg_16307_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_289_reg_16327_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_288_reg_16322_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_287_reg_16317_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_286_reg_16312_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_296_reg_16486_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_295_reg_16481_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_294_reg_16476_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_293_reg_16471_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_data_V_a_204_reg_16506_reg[3]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_203_reg_16501_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/add_ln321_242_reg_16307_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_289_reg_16327_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_288_reg_16322_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_287_reg_16317_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_286_reg_16312_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_198_reg_16342_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_296_reg_16486_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_296_reg_16486_reg[5]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_295_reg_16481_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_295_reg_16481_reg[5]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_294_reg_16476_reg[4]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/conrr_layer3_U0/img_channel_valid_V_294_reg_16476_reg[5]' (FDE) to 'inst/conrr_layer3_U0/img_channel_data_V_a_201_reg_16491_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conrr_layer3_U0/\img_channel_data_V_a_196_reg_16332_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\add_ln321_253_reg_16619_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\add_ln321_176_reg_11591_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln365_reg_11570_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln365_reg_11570_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln365_reg_11570_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\zext_ln365_reg_11570_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\conrr_layer2_U0/grp_CORRELATE_fu_739/zext_ln29_reg_217_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\conrr_layer2_U0/zext_ln244_reg_1274_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\conrr_layer2_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\corr2_out_V_valid_V_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\corr2_out_V_valid_V_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/\zext_ln321_339_reg_2848_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/\zext_ln1116_5_reg_443_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/\zext_ln1116_5_reg_443_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/\zext_ln1116_5_reg_443_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/\zext_ln321_339_reg_2848_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\Loop_1_proc378_U0/or_ln_reg_975_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/grp_CORRELATE_2_fu_1655/\zext_ln29_reg_402_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/\zext_ln191_reg_3299_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_1/\Loop_1_proc378_U0/FSRCNN_fcmp_32ns_b6t_U184/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\Loop_1_proc378_U0/FSRCNN_fcmp_32ns_b6t_U184/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_1/conrr_layer1_U0/\buffer_keep_V_addr_3_reg_2940_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_1/conrr_layer1_U0/\add_ln321_271_reg_3149_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/\add_ln321_266_reg_2922_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\Loop_1_proc378_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/\FSRCNN_scalar_parameters_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_1/conrr_layer1_U0/\zext_ln321_340_reg_2891_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer4_U0/\grp_CORRELATE_1_fu_1600/zext_ln1116_7_reg_441_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer4_U0/\grp_CORRELATE_1_fu_1600/zext_ln1116_7_reg_441_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer4_U0/\zext_ln563_reg_3528_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer5_U0/\add_ln203_30_reg_3544_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer5_U0/\grp_CORRELATE_1_fu_1571/zext_ln1116_7_reg_441_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer5_U0/\grp_CORRELATE_1_fu_1571/zext_ln1116_7_reg_441_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer5_U0/\zext_ln687_reg_3484_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer6_U0/\add_ln203_21_reg_4294_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer6_U0/\grp_CORRELATE_1_fu_2070/zext_ln1116_7_reg_441_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer6_U0/\grp_CORRELATE_1_fu_2070/zext_ln1116_7_reg_441_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer6_U0/\grp_CORRELATE_1_fu_2070/zext_ln1116_7_reg_441_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer4_U0/\add_ln321_100_reg_3393_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_2/conrr_layer4_U0/\img_channel_data_V_a_50_reg_3064_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer7_U0/\grp_CORRELATE_fu_704/zext_ln29_reg_217_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer4_U0/\grp_CORRELATE_1_fu_1600/zext_ln29_reg_400_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer5_U0/\add_ln321_73_reg_3350_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_2/conrr_layer5_U0/\img_channel_data_V_a_34_reg_3021_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer5_U0/\add_ln321_56_reg_2986_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/corr7_out_V_data_V_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/\add_ln203_2_reg_3997_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/grp_DECORRELATE_fu_1767/\add_ln1116_reg_3379_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/grp_DECORRELATE_fu_1767/\add_ln1116_reg_3379_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer6_U0/\add_ln321_46_reg_4106_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_2/conrr_layer6_U0/\img_channel_data_V_a_18_reg_3777_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer6_U0/\add_ln321_29_reg_3742_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/grp_DECORRELATE_fu_1767/\zext_ln67_1_reg_3368_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_2/decorr_layer8_U0/grp_DECORRELATE_fu_1767/\zext_ln69_reg_3374_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/grp_DECORRELATE_fu_1767/\zext_ln69_reg_3374_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer7_U0/\zext_ln886_reg_1169_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_2/decorr_layer8_U0/\img_channel_data_V_a_2_reg_3513_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/\add_ln321_1_reg_3478_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/\zext_ln321_14_reg_4146_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/decorr_layer8_U0/\zext_ln321_14_reg_4146_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/\corr8_out_V_valid_V_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/corr7_out_V_data_V_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/\corr8_out_V_valid_V_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_2/conrr_layer4_U0/\add_ln203_37_reg_3602_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conrr_layer3_U0/\add_ln203_46_reg_16827_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 1288.027 ; gain = 631.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_0/out_layer_data_V_7_U/conrr_layer2_out_rcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_2/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_2/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_2/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_2/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_3/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_3/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_5/img_channel_last_V_U/conrr_layer3_img_IfE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_5/img_channel_last_V_U/conrr_layer3_img_IfE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_6/img_channel_id_V_U/conrr_layer3_img_IfE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_6/img_channel_id_V_U/conrr_layer3_img_IfE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_7/img_channel_dest_V_U/conrr_layer3_img_IfE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_7/img_channel_dest_V_U/conrr_layer3_img_IfE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_8/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_8/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_8/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conrr_layer3_U0/i_2_19/add_ln203_45_reg_16791_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/conrr_layer2_U0/out_layer_data_V_U/conrr_layer2_out_rcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/conrr_layer2_U0/img_channel_0_data_s_U/conrr_layer2_img_vdy_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/conrr_layer2_U0/img_channel_0_data_s_U/conrr_layer2_img_vdy_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/conrr_layer2_U0/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/conrr_layer2_U0/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/conrr_layer2_U0/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_55/conrr_layer2_U0/weights_layer2_V_0_U/conrr_layer2_weigsc4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_2/buffer_keep_V_U/conrr_layer1_buffibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_2/buffer_keep_V_U/conrr_layer1_buffibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/buffer_last_V_U/conrr_layer1_buffkbM_ram_U/i_/buffer_last_V_U/conrr_layer1_buffkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/buffer_last_V_U/conrr_layer1_buffkbM_ram_U/i_/buffer_last_V_U/conrr_layer1_buffkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/buffer_id_V_U/conrr_layer1_buffkbM_ram_U/i_/buffer_id_V_U/conrr_layer1_buffkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/buffer_id_V_U/conrr_layer1_buffkbM_ram_U/i_/buffer_id_V_U/conrr_layer1_buffkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/buffer_dest_V_U/conrr_layer1_buffkbM_ram_U/i_/buffer_dest_V_U/conrr_layer1_buffkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/buffer_dest_V_U/conrr_layer1_buffkbM_ram_U/i_/buffer_dest_V_U/conrr_layer1_buffkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_4/img_channel_V_U/conrr_layer1_img_ocq_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_4/img_channel_V_U/conrr_layer1_img_ocq_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_4/img_channel_V_U/conrr_layer1_img_ocq_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_4/img_channel_V_U/conrr_layer1_img_ocq_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_4/img_channel_V_U/conrr_layer1_img_ocq_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_4/img_channel_V_U/conrr_layer1_img_ocq_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_1/conrr_layer1_U0/i_2_10/weights_layer1_V_0_U/conrr_layer1_weigcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_0/out_layer_data_V_5_0_U/conrr_layer2_out_rcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_1/decorrelate_img_V_U/conrr_layer7_img_bJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_2/decorr_temp_V_U/decorr_layer8_decbXr_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_4/img_channel_data_V_U/decorr_layer8_imgbZs_ram_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_5/img_channel_keep_V_U/decorr_layer8_imgb0s_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_7/img_channel_last_V_U/decorr_layer8_imgbYs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_7/img_channel_last_V_U/decorr_layer8_imgbYs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_8/img_channel_id_V_U/decorr_layer8_imgbYs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_8/img_channel_id_V_U/decorr_layer8_imgbYs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_9/img_channel_dest_V_U/decorr_layer8_imgbYs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_9/img_channel_dest_V_U/decorr_layer8_imgbYs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_10/expanded_channel_U/decorr_layer8_expb5t_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_10/expanded_channel_U/decorr_layer8_expb5t_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_10/expanded_channel_U/decorr_layer8_expb5t_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_10/expanded_channel_U/decorr_layer8_expb5t_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/decorr_layer8_U0/i_2_29/weights_layer8_V_0_U/decorr_layer8_weibUr_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_0/out_layer_data_V_4_U/conrr_layer7_out_bFp_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_0/out_layer_data_V_4_U/conrr_layer7_out_bFp_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_1/img_channel_0_data_s_U/conrr_layer7_img_bJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_2/img_channel_0_keep_s_U/conrr_layer7_img_bKp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_3/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_3/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_3/channel_from_prev_ou_U/conrr_layer2_chanBew_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer7_U0/i_2_49/weights_layer7_V_0_U/conrr_layer7_weigbGp_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer6_U0/i_2_1/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer6_U0/i_2_1/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer6_U0/i_2_1/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer6_U0/i_2_1/img_channel_data_V_U/conrr_layer3_img_JfO_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer6_U0/i_2_2/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer6_U0/i_2_2/img_channel_keep_V_U/conrr_layer3_img_KfY_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_2/conrr_layer6_U0/i_2_4/img_channel_last_V_U/conrr_layer3_img_IfE_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conrr_layer3  |           1|     10283|
|2     |FSRCNN__GB1   |           1|      1594|
|3     |FSRCNN__GB2   |           1|      5660|
|4     |FSRCNN__GB3   |           1|     15633|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:37 . Memory (MB): peak = 1288.027 ; gain = 631.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:15 . Memory (MB): peak = 1507.223 ; gain = 851.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conrr_layer3  |           1|     10283|
|2     |FSRCNN__GB1   |           1|      1594|
|3     |FSRCNN__GB2   |           1|      5660|
|4     |FSRCNN__GB3   |           1|     15633|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:22 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_2_6325 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_6324 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:02:25 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:02:25 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:02:26 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:02:26 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:27 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:27 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  1109|
|2     |DSP48E1_1   |     4|
|3     |DSP48E1_2   |     1|
|4     |DSP48E1_4   |     4|
|5     |DSP48E1_5   |     1|
|6     |LUT1        |   679|
|7     |LUT2        |  2049|
|8     |LUT3        |  1299|
|9     |LUT4        |  1352|
|10    |LUT5        |  1308|
|11    |LUT6        |  3039|
|12    |MUXCY       |    73|
|13    |MUXF7       |     3|
|14    |RAM16X1S    |    43|
|15    |RAM256X1S   |    12|
|16    |RAM64X1S    |   232|
|17    |RAMB18E1    |     5|
|18    |RAMB18E1_1  |    21|
|19    |RAMB18E1_13 |     1|
|20    |RAMB18E1_14 |     1|
|21    |RAMB18E1_15 |     1|
|22    |RAMB18E1_16 |     1|
|23    |RAMB18E1_17 |     4|
|24    |RAMB18E1_18 |     1|
|25    |RAMB18E1_19 |     1|
|26    |RAMB18E1_3  |     1|
|27    |RAMB18E1_4  |     1|
|28    |RAMB18E1_5  |     4|
|29    |RAMB18E1_6  |     1|
|30    |RAMB18E1_7  |     3|
|31    |RAMB18E1_8  |     1|
|32    |RAMB36E1    |     5|
|33    |RAMB36E1_1  |    18|
|34    |RAMB36E1_2  |     1|
|35    |RAMB36E1_3  |     3|
|36    |RAMB36E1_4  |    19|
|37    |RAMB36E1_5  |     1|
|38    |RAMB36E1_6  |     1|
|39    |SRL16E      |     9|
|40    |FDRE        |  7116|
|41    |FDSE        |   185|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:27 . Memory (MB): peak = 1514.574 ; gain = 858.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:02:22 . Memory (MB): peak = 1514.574 ; gain = 729.484
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:02:27 . Memory (MB): peak = 1514.574 ; gain = 858.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1577 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1514.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 21 instances
  RAM16X1S => RAM32X1S (RAMS32): 43 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 232 instances

INFO: [Common 17-83] Releasing license: Synthesis
812 Infos, 195 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:37 . Memory (MB): peak = 1514.574 ; gain = 1128.930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1514.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1/design_1_FSRCNN_0_8.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_FSRCNN_0_8, cache-ID = 4703e70b7fbd3486
INFO: [Coretcl 2-1174] Renamed 350 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1514.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UIUC_GRAD/UIUC_ECE527/Final_project/try_block_design/try_block_design.runs/design_1_FSRCNN_0_8_synth_1/design_1_FSRCNN_0_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FSRCNN_0_8_utilization_synth.rpt -pb design_1_FSRCNN_0_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 00:31:35 2023...
