# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4677 \
    name dp_matrix_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_15 \
    op interface \
    ports { dp_matrix_V_15_address0 { O 8 vector } dp_matrix_V_15_ce0 { O 1 bit } dp_matrix_V_15_we0 { O 1 bit } dp_matrix_V_15_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4678 \
    name dp_matrix_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_14 \
    op interface \
    ports { dp_matrix_V_14_address0 { O 8 vector } dp_matrix_V_14_ce0 { O 1 bit } dp_matrix_V_14_we0 { O 1 bit } dp_matrix_V_14_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4679 \
    name dp_matrix_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_13 \
    op interface \
    ports { dp_matrix_V_13_address0 { O 8 vector } dp_matrix_V_13_ce0 { O 1 bit } dp_matrix_V_13_we0 { O 1 bit } dp_matrix_V_13_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4680 \
    name dp_matrix_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_12 \
    op interface \
    ports { dp_matrix_V_12_address0 { O 8 vector } dp_matrix_V_12_ce0 { O 1 bit } dp_matrix_V_12_we0 { O 1 bit } dp_matrix_V_12_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4681 \
    name dp_matrix_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_11 \
    op interface \
    ports { dp_matrix_V_11_address0 { O 8 vector } dp_matrix_V_11_ce0 { O 1 bit } dp_matrix_V_11_we0 { O 1 bit } dp_matrix_V_11_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4682 \
    name dp_matrix_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_10 \
    op interface \
    ports { dp_matrix_V_10_address0 { O 8 vector } dp_matrix_V_10_ce0 { O 1 bit } dp_matrix_V_10_we0 { O 1 bit } dp_matrix_V_10_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4683 \
    name dp_matrix_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_9 \
    op interface \
    ports { dp_matrix_V_9_address0 { O 8 vector } dp_matrix_V_9_ce0 { O 1 bit } dp_matrix_V_9_we0 { O 1 bit } dp_matrix_V_9_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4684 \
    name dp_matrix_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_8 \
    op interface \
    ports { dp_matrix_V_8_address0 { O 8 vector } dp_matrix_V_8_ce0 { O 1 bit } dp_matrix_V_8_we0 { O 1 bit } dp_matrix_V_8_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4685 \
    name dp_matrix_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_7 \
    op interface \
    ports { dp_matrix_V_7_address0 { O 8 vector } dp_matrix_V_7_ce0 { O 1 bit } dp_matrix_V_7_we0 { O 1 bit } dp_matrix_V_7_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4686 \
    name dp_matrix_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_6 \
    op interface \
    ports { dp_matrix_V_6_address0 { O 8 vector } dp_matrix_V_6_ce0 { O 1 bit } dp_matrix_V_6_we0 { O 1 bit } dp_matrix_V_6_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4687 \
    name dp_matrix_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_5 \
    op interface \
    ports { dp_matrix_V_5_address0 { O 8 vector } dp_matrix_V_5_ce0 { O 1 bit } dp_matrix_V_5_we0 { O 1 bit } dp_matrix_V_5_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4688 \
    name dp_matrix_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_4 \
    op interface \
    ports { dp_matrix_V_4_address0 { O 8 vector } dp_matrix_V_4_ce0 { O 1 bit } dp_matrix_V_4_we0 { O 1 bit } dp_matrix_V_4_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4689 \
    name dp_matrix_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_3 \
    op interface \
    ports { dp_matrix_V_3_address0 { O 8 vector } dp_matrix_V_3_ce0 { O 1 bit } dp_matrix_V_3_we0 { O 1 bit } dp_matrix_V_3_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4690 \
    name dp_matrix_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_2 \
    op interface \
    ports { dp_matrix_V_2_address0 { O 8 vector } dp_matrix_V_2_ce0 { O 1 bit } dp_matrix_V_2_we0 { O 1 bit } dp_matrix_V_2_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4691 \
    name dp_matrix_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_1 \
    op interface \
    ports { dp_matrix_V_1_address0 { O 8 vector } dp_matrix_V_1_ce0 { O 1 bit } dp_matrix_V_1_we0 { O 1 bit } dp_matrix_V_1_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4708 \
    name dp_matrix_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V \
    op interface \
    ports { dp_matrix_V_address0 { O 8 vector } dp_matrix_V_ce0 { O 1 bit } dp_matrix_V_we0 { O 1 bit } dp_matrix_V_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4709 \
    name query_string_comp_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename query_string_comp_6 \
    op interface \
    ports { query_string_comp_6_address0 { O 6 vector } query_string_comp_6_ce0 { O 1 bit } query_string_comp_6_q0 { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'query_string_comp_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4774 \
    name last_pe_score_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_score_6 \
    op interface \
    ports { last_pe_score_6_address0 { O 6 vector } last_pe_score_6_ce0 { O 1 bit } last_pe_score_6_we0 { O 1 bit } last_pe_score_6_d0 { O 10 vector } last_pe_score_6_address1 { O 6 vector } last_pe_score_6_ce1 { O 1 bit } last_pe_score_6_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_score_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4775 \
    name last_pe_scoreIx_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_scoreIx_6 \
    op interface \
    ports { last_pe_scoreIx_6_address0 { O 6 vector } last_pe_scoreIx_6_ce0 { O 1 bit } last_pe_scoreIx_6_we0 { O 1 bit } last_pe_scoreIx_6_d0 { O 10 vector } last_pe_scoreIx_6_address1 { O 6 vector } last_pe_scoreIx_6_ce1 { O 1 bit } last_pe_scoreIx_6_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_scoreIx_6'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4613 \
    name dp_mem_6_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_0_load \
    op interface \
    ports { dp_mem_6_2_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4614 \
    name Ix_mem_6_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_0_load \
    op interface \
    ports { Ix_mem_6_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4615 \
    name Iy_mem_6_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_0_load \
    op interface \
    ports { Iy_mem_6_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4616 \
    name dp_mem_6_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_1_load \
    op interface \
    ports { dp_mem_6_2_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4617 \
    name Ix_mem_6_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_1_load \
    op interface \
    ports { Ix_mem_6_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4618 \
    name Iy_mem_6_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_1_load \
    op interface \
    ports { Iy_mem_6_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4619 \
    name dp_mem_6_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_2_load \
    op interface \
    ports { dp_mem_6_2_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4620 \
    name Ix_mem_6_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_2_load \
    op interface \
    ports { Ix_mem_6_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4621 \
    name Iy_mem_6_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_2_load \
    op interface \
    ports { Iy_mem_6_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4622 \
    name dp_mem_6_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_3_load \
    op interface \
    ports { dp_mem_6_2_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4623 \
    name Ix_mem_6_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_3_load \
    op interface \
    ports { Ix_mem_6_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4624 \
    name Iy_mem_6_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_3_load \
    op interface \
    ports { Iy_mem_6_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4625 \
    name dp_mem_6_2_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_4_load \
    op interface \
    ports { dp_mem_6_2_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4626 \
    name Ix_mem_6_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_4_load \
    op interface \
    ports { Ix_mem_6_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4627 \
    name Iy_mem_6_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_4_load \
    op interface \
    ports { Iy_mem_6_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4628 \
    name dp_mem_6_2_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_5_load \
    op interface \
    ports { dp_mem_6_2_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4629 \
    name Ix_mem_6_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_5_load \
    op interface \
    ports { Ix_mem_6_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4630 \
    name Iy_mem_6_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_5_load \
    op interface \
    ports { Iy_mem_6_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4631 \
    name dp_mem_6_2_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_6_load \
    op interface \
    ports { dp_mem_6_2_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4632 \
    name Ix_mem_6_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_6_load \
    op interface \
    ports { Ix_mem_6_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4633 \
    name Iy_mem_6_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_6_load \
    op interface \
    ports { Iy_mem_6_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4634 \
    name dp_mem_6_2_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_7_load \
    op interface \
    ports { dp_mem_6_2_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4635 \
    name Ix_mem_6_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_7_load \
    op interface \
    ports { Ix_mem_6_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4636 \
    name Iy_mem_6_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_7_load \
    op interface \
    ports { Iy_mem_6_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4637 \
    name dp_mem_6_2_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_8_load \
    op interface \
    ports { dp_mem_6_2_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4638 \
    name Ix_mem_6_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_8_load \
    op interface \
    ports { Ix_mem_6_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4639 \
    name Iy_mem_6_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_8_load \
    op interface \
    ports { Iy_mem_6_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4640 \
    name dp_mem_6_2_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_9_load \
    op interface \
    ports { dp_mem_6_2_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4641 \
    name Ix_mem_6_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_9_load \
    op interface \
    ports { Ix_mem_6_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4642 \
    name Iy_mem_6_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_9_load \
    op interface \
    ports { Iy_mem_6_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4643 \
    name dp_mem_6_2_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_10_load \
    op interface \
    ports { dp_mem_6_2_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4644 \
    name Ix_mem_6_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_10_load \
    op interface \
    ports { Ix_mem_6_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4645 \
    name Iy_mem_6_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_10_load \
    op interface \
    ports { Iy_mem_6_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4646 \
    name dp_mem_6_2_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_11_load \
    op interface \
    ports { dp_mem_6_2_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4647 \
    name Ix_mem_6_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_11_load \
    op interface \
    ports { Ix_mem_6_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4648 \
    name Iy_mem_6_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_11_load \
    op interface \
    ports { Iy_mem_6_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4649 \
    name dp_mem_6_2_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_12_load \
    op interface \
    ports { dp_mem_6_2_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4650 \
    name Ix_mem_6_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_12_load \
    op interface \
    ports { Ix_mem_6_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4651 \
    name Iy_mem_6_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_12_load \
    op interface \
    ports { Iy_mem_6_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4652 \
    name dp_mem_6_2_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_13_load \
    op interface \
    ports { dp_mem_6_2_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4653 \
    name Ix_mem_6_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_13_load \
    op interface \
    ports { Ix_mem_6_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4654 \
    name Iy_mem_6_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_13_load \
    op interface \
    ports { Iy_mem_6_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4655 \
    name dp_mem_6_2_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_14_load \
    op interface \
    ports { dp_mem_6_2_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4656 \
    name Ix_mem_6_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_14_load \
    op interface \
    ports { Ix_mem_6_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4657 \
    name Iy_mem_6_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_14_load \
    op interface \
    ports { Iy_mem_6_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4658 \
    name dp_mem_6_2_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_15_load \
    op interface \
    ports { dp_mem_6_2_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4659 \
    name Ix_mem_6_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_15_load \
    op interface \
    ports { Ix_mem_6_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4660 \
    name Iy_mem_6_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_15_load \
    op interface \
    ports { Iy_mem_6_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4661 \
    name local_query_V_180_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_180_reload \
    op interface \
    ports { local_query_V_180_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4662 \
    name local_query_V_179_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_179_reload \
    op interface \
    ports { local_query_V_179_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4663 \
    name local_query_V_178_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_178_reload \
    op interface \
    ports { local_query_V_178_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4664 \
    name local_query_V_177_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_177_reload \
    op interface \
    ports { local_query_V_177_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4665 \
    name local_query_V_176_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_176_reload \
    op interface \
    ports { local_query_V_176_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4666 \
    name local_query_V_175_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_175_reload \
    op interface \
    ports { local_query_V_175_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4667 \
    name local_query_V_174_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_174_reload \
    op interface \
    ports { local_query_V_174_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4668 \
    name local_query_V_173_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_173_reload \
    op interface \
    ports { local_query_V_173_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4669 \
    name local_query_V_172_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_172_reload \
    op interface \
    ports { local_query_V_172_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4670 \
    name local_query_V_171_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_171_reload \
    op interface \
    ports { local_query_V_171_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4671 \
    name local_query_V_170_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_170_reload \
    op interface \
    ports { local_query_V_170_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4672 \
    name local_query_V_169_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_169_reload \
    op interface \
    ports { local_query_V_169_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4673 \
    name local_query_V_168_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_168_reload \
    op interface \
    ports { local_query_V_168_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4674 \
    name local_query_V_167_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_167_reload \
    op interface \
    ports { local_query_V_167_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4675 \
    name local_query_V_166_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_166_reload \
    op interface \
    ports { local_query_V_166_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4676 \
    name local_query_V_165_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_165_reload \
    op interface \
    ports { local_query_V_165_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4692 \
    name dp_mem_6_1_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_0 \
    op interface \
    ports { dp_mem_6_1_0_i { I 10 vector } dp_mem_6_1_0_o { O 10 vector } dp_mem_6_1_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4693 \
    name dp_mem_6_1_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_1 \
    op interface \
    ports { dp_mem_6_1_1_i { I 10 vector } dp_mem_6_1_1_o { O 10 vector } dp_mem_6_1_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4694 \
    name dp_mem_6_1_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_2 \
    op interface \
    ports { dp_mem_6_1_2_i { I 10 vector } dp_mem_6_1_2_o { O 10 vector } dp_mem_6_1_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4695 \
    name dp_mem_6_1_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_3 \
    op interface \
    ports { dp_mem_6_1_3_i { I 10 vector } dp_mem_6_1_3_o { O 10 vector } dp_mem_6_1_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4696 \
    name dp_mem_6_1_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_4 \
    op interface \
    ports { dp_mem_6_1_4_i { I 10 vector } dp_mem_6_1_4_o { O 10 vector } dp_mem_6_1_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4697 \
    name dp_mem_6_1_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_5 \
    op interface \
    ports { dp_mem_6_1_5_i { I 10 vector } dp_mem_6_1_5_o { O 10 vector } dp_mem_6_1_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4698 \
    name dp_mem_6_1_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_6 \
    op interface \
    ports { dp_mem_6_1_6_i { I 10 vector } dp_mem_6_1_6_o { O 10 vector } dp_mem_6_1_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4699 \
    name dp_mem_6_1_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_7 \
    op interface \
    ports { dp_mem_6_1_7_i { I 10 vector } dp_mem_6_1_7_o { O 10 vector } dp_mem_6_1_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4700 \
    name dp_mem_6_1_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_8 \
    op interface \
    ports { dp_mem_6_1_8_i { I 10 vector } dp_mem_6_1_8_o { O 10 vector } dp_mem_6_1_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4701 \
    name dp_mem_6_1_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_9 \
    op interface \
    ports { dp_mem_6_1_9_i { I 10 vector } dp_mem_6_1_9_o { O 10 vector } dp_mem_6_1_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4702 \
    name dp_mem_6_1_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_10 \
    op interface \
    ports { dp_mem_6_1_10_i { I 10 vector } dp_mem_6_1_10_o { O 10 vector } dp_mem_6_1_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4703 \
    name dp_mem_6_1_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_11 \
    op interface \
    ports { dp_mem_6_1_11_i { I 10 vector } dp_mem_6_1_11_o { O 10 vector } dp_mem_6_1_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4704 \
    name dp_mem_6_1_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_12 \
    op interface \
    ports { dp_mem_6_1_12_i { I 10 vector } dp_mem_6_1_12_o { O 10 vector } dp_mem_6_1_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4705 \
    name dp_mem_6_1_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_13 \
    op interface \
    ports { dp_mem_6_1_13_i { I 10 vector } dp_mem_6_1_13_o { O 10 vector } dp_mem_6_1_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4706 \
    name dp_mem_6_1_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_14 \
    op interface \
    ports { dp_mem_6_1_14_i { I 10 vector } dp_mem_6_1_14_o { O 10 vector } dp_mem_6_1_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4707 \
    name dp_mem_6_1_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_1_15 \
    op interface \
    ports { dp_mem_6_1_15_i { I 10 vector } dp_mem_6_1_15_o { O 10 vector } dp_mem_6_1_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4710 \
    name local_reference_V_0_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_18_reload \
    op interface \
    ports { local_reference_V_0_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4711 \
    name local_reference_V_1_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_18_reload \
    op interface \
    ports { local_reference_V_1_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4712 \
    name local_reference_V_2_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_18_reload \
    op interface \
    ports { local_reference_V_2_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4713 \
    name local_reference_V_3_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_18_reload \
    op interface \
    ports { local_reference_V_3_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4714 \
    name local_reference_V_0_1_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_1_18_reload \
    op interface \
    ports { local_reference_V_0_1_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4715 \
    name local_reference_V_1_1_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_1_18_reload \
    op interface \
    ports { local_reference_V_1_1_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4716 \
    name local_reference_V_2_1_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_1_18_reload \
    op interface \
    ports { local_reference_V_2_1_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4717 \
    name local_reference_V_3_1_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_1_18_reload \
    op interface \
    ports { local_reference_V_3_1_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4718 \
    name local_reference_V_0_2_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_2_18_reload \
    op interface \
    ports { local_reference_V_0_2_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4719 \
    name local_reference_V_1_2_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_2_18_reload \
    op interface \
    ports { local_reference_V_1_2_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4720 \
    name local_reference_V_2_2_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_2_18_reload \
    op interface \
    ports { local_reference_V_2_2_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4721 \
    name local_reference_V_3_2_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_2_18_reload \
    op interface \
    ports { local_reference_V_3_2_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4722 \
    name local_reference_V_0_3_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_3_18_reload \
    op interface \
    ports { local_reference_V_0_3_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4723 \
    name local_reference_V_1_3_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_3_18_reload \
    op interface \
    ports { local_reference_V_1_3_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4724 \
    name local_reference_V_2_3_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_3_18_reload \
    op interface \
    ports { local_reference_V_2_3_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4725 \
    name local_reference_V_3_3_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_3_18_reload \
    op interface \
    ports { local_reference_V_3_3_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4726 \
    name local_reference_V_0_4_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_4_18_reload \
    op interface \
    ports { local_reference_V_0_4_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4727 \
    name local_reference_V_1_4_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_4_18_reload \
    op interface \
    ports { local_reference_V_1_4_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4728 \
    name local_reference_V_2_4_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_4_18_reload \
    op interface \
    ports { local_reference_V_2_4_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4729 \
    name local_reference_V_3_4_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_4_18_reload \
    op interface \
    ports { local_reference_V_3_4_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4730 \
    name local_reference_V_0_5_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_5_18_reload \
    op interface \
    ports { local_reference_V_0_5_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4731 \
    name local_reference_V_1_5_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_5_18_reload \
    op interface \
    ports { local_reference_V_1_5_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4732 \
    name local_reference_V_2_5_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_5_18_reload \
    op interface \
    ports { local_reference_V_2_5_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4733 \
    name local_reference_V_3_5_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_5_18_reload \
    op interface \
    ports { local_reference_V_3_5_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4734 \
    name local_reference_V_0_6_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_6_18_reload \
    op interface \
    ports { local_reference_V_0_6_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4735 \
    name local_reference_V_1_6_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_6_18_reload \
    op interface \
    ports { local_reference_V_1_6_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4736 \
    name local_reference_V_2_6_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_6_18_reload \
    op interface \
    ports { local_reference_V_2_6_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4737 \
    name local_reference_V_3_6_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_6_18_reload \
    op interface \
    ports { local_reference_V_3_6_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4738 \
    name local_reference_V_0_7_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_7_18_reload \
    op interface \
    ports { local_reference_V_0_7_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4739 \
    name local_reference_V_1_7_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_7_18_reload \
    op interface \
    ports { local_reference_V_1_7_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4740 \
    name local_reference_V_2_7_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_7_18_reload \
    op interface \
    ports { local_reference_V_2_7_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4741 \
    name local_reference_V_3_7_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_7_18_reload \
    op interface \
    ports { local_reference_V_3_7_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4742 \
    name local_reference_V_0_8_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_8_18_reload \
    op interface \
    ports { local_reference_V_0_8_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4743 \
    name local_reference_V_1_8_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_8_18_reload \
    op interface \
    ports { local_reference_V_1_8_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4744 \
    name local_reference_V_2_8_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_8_18_reload \
    op interface \
    ports { local_reference_V_2_8_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4745 \
    name local_reference_V_3_8_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_8_18_reload \
    op interface \
    ports { local_reference_V_3_8_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4746 \
    name local_reference_V_0_9_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_9_18_reload \
    op interface \
    ports { local_reference_V_0_9_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4747 \
    name local_reference_V_1_9_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_9_18_reload \
    op interface \
    ports { local_reference_V_1_9_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4748 \
    name local_reference_V_2_9_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_9_18_reload \
    op interface \
    ports { local_reference_V_2_9_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4749 \
    name local_reference_V_3_9_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_9_18_reload \
    op interface \
    ports { local_reference_V_3_9_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4750 \
    name local_reference_V_0_10_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_10_18_reload \
    op interface \
    ports { local_reference_V_0_10_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4751 \
    name local_reference_V_1_10_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_10_18_reload \
    op interface \
    ports { local_reference_V_1_10_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4752 \
    name local_reference_V_2_10_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_10_18_reload \
    op interface \
    ports { local_reference_V_2_10_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4753 \
    name local_reference_V_3_10_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_10_18_reload \
    op interface \
    ports { local_reference_V_3_10_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4754 \
    name local_reference_V_0_11_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_11_18_reload \
    op interface \
    ports { local_reference_V_0_11_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4755 \
    name local_reference_V_1_11_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_11_18_reload \
    op interface \
    ports { local_reference_V_1_11_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4756 \
    name local_reference_V_2_11_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_11_18_reload \
    op interface \
    ports { local_reference_V_2_11_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4757 \
    name local_reference_V_3_11_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_11_18_reload \
    op interface \
    ports { local_reference_V_3_11_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4758 \
    name local_reference_V_0_12_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_12_18_reload \
    op interface \
    ports { local_reference_V_0_12_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4759 \
    name local_reference_V_1_12_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_12_18_reload \
    op interface \
    ports { local_reference_V_1_12_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4760 \
    name local_reference_V_2_12_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_12_18_reload \
    op interface \
    ports { local_reference_V_2_12_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4761 \
    name local_reference_V_3_12_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_12_18_reload \
    op interface \
    ports { local_reference_V_3_12_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4762 \
    name local_reference_V_0_13_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_13_18_reload \
    op interface \
    ports { local_reference_V_0_13_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4763 \
    name local_reference_V_1_13_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_13_18_reload \
    op interface \
    ports { local_reference_V_1_13_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4764 \
    name local_reference_V_2_13_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_13_18_reload \
    op interface \
    ports { local_reference_V_2_13_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4765 \
    name local_reference_V_3_13_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_13_18_reload \
    op interface \
    ports { local_reference_V_3_13_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4766 \
    name local_reference_V_0_14_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_14_18_reload \
    op interface \
    ports { local_reference_V_0_14_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4767 \
    name local_reference_V_1_14_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_14_18_reload \
    op interface \
    ports { local_reference_V_1_14_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4768 \
    name local_reference_V_2_14_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_14_18_reload \
    op interface \
    ports { local_reference_V_2_14_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4769 \
    name local_reference_V_3_14_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_14_18_reload \
    op interface \
    ports { local_reference_V_3_14_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4770 \
    name local_reference_V_0_15_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_15_18_reload \
    op interface \
    ports { local_reference_V_0_15_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4771 \
    name local_reference_V_1_15_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_15_18_reload \
    op interface \
    ports { local_reference_V_1_15_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4772 \
    name local_reference_V_2_15_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_15_18_reload \
    op interface \
    ports { local_reference_V_2_15_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4773 \
    name local_reference_V_3_15_18_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_15_18_reload \
    op interface \
    ports { local_reference_V_3_15_18_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4776 \
    name dp_mem_6_2_0_flag_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_6_2_0_flag_1_out \
    op interface \
    ports { dp_mem_6_2_0_flag_1_out { O 1 vector } dp_mem_6_2_0_flag_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4777 \
    name left_prev_V_92_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_92_out \
    op interface \
    ports { left_prev_V_92_out { O 10 vector } left_prev_V_92_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4778 \
    name Ix_prev_V_97_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_97_out \
    op interface \
    ports { Ix_prev_V_97_out { O 10 vector } Ix_prev_V_97_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4779 \
    name Iy_prev_V_96_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_96_out \
    op interface \
    ports { Iy_prev_V_96_out { O 10 vector } Iy_prev_V_96_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4780 \
    name left_prev_V_108_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_108_out \
    op interface \
    ports { left_prev_V_108_out { O 10 vector } left_prev_V_108_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4781 \
    name Ix_prev_V_98_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_98_out \
    op interface \
    ports { Ix_prev_V_98_out { O 10 vector } Ix_prev_V_98_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4782 \
    name Iy_prev_V_97_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_97_out \
    op interface \
    ports { Iy_prev_V_97_out { O 10 vector } Iy_prev_V_97_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4783 \
    name left_prev_V_109_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_109_out \
    op interface \
    ports { left_prev_V_109_out { O 10 vector } left_prev_V_109_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4784 \
    name Ix_prev_V_99_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_99_out \
    op interface \
    ports { Ix_prev_V_99_out { O 10 vector } Ix_prev_V_99_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4785 \
    name Iy_prev_V_98_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_98_out \
    op interface \
    ports { Iy_prev_V_98_out { O 10 vector } Iy_prev_V_98_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4786 \
    name left_prev_V_110_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_110_out \
    op interface \
    ports { left_prev_V_110_out { O 10 vector } left_prev_V_110_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4787 \
    name Ix_prev_V_100_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_100_out \
    op interface \
    ports { Ix_prev_V_100_out { O 10 vector } Ix_prev_V_100_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4788 \
    name Iy_prev_V_99_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_99_out \
    op interface \
    ports { Iy_prev_V_99_out { O 10 vector } Iy_prev_V_99_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4789 \
    name left_prev_V_111_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_111_out \
    op interface \
    ports { left_prev_V_111_out { O 10 vector } left_prev_V_111_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4790 \
    name Ix_prev_V_101_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_101_out \
    op interface \
    ports { Ix_prev_V_101_out { O 10 vector } Ix_prev_V_101_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4791 \
    name Iy_prev_V_100_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_100_out \
    op interface \
    ports { Iy_prev_V_100_out { O 10 vector } Iy_prev_V_100_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4792 \
    name left_prev_V_112_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_112_out \
    op interface \
    ports { left_prev_V_112_out { O 10 vector } left_prev_V_112_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4793 \
    name Ix_prev_V_102_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_102_out \
    op interface \
    ports { Ix_prev_V_102_out { O 10 vector } Ix_prev_V_102_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4794 \
    name Iy_prev_V_101_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_101_out \
    op interface \
    ports { Iy_prev_V_101_out { O 10 vector } Iy_prev_V_101_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4795 \
    name left_prev_V_113_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_113_out \
    op interface \
    ports { left_prev_V_113_out { O 10 vector } left_prev_V_113_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4796 \
    name Ix_prev_V_103_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_103_out \
    op interface \
    ports { Ix_prev_V_103_out { O 10 vector } Ix_prev_V_103_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4797 \
    name Iy_prev_V_102_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_102_out \
    op interface \
    ports { Iy_prev_V_102_out { O 10 vector } Iy_prev_V_102_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4798 \
    name left_prev_V_114_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_114_out \
    op interface \
    ports { left_prev_V_114_out { O 10 vector } left_prev_V_114_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4799 \
    name Ix_prev_V_104_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_104_out \
    op interface \
    ports { Ix_prev_V_104_out { O 10 vector } Ix_prev_V_104_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4800 \
    name Iy_prev_V_103_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_103_out \
    op interface \
    ports { Iy_prev_V_103_out { O 10 vector } Iy_prev_V_103_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4801 \
    name left_prev_V_115_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_115_out \
    op interface \
    ports { left_prev_V_115_out { O 10 vector } left_prev_V_115_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4802 \
    name Ix_prev_V_105_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_105_out \
    op interface \
    ports { Ix_prev_V_105_out { O 10 vector } Ix_prev_V_105_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4803 \
    name Iy_prev_V_104_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_104_out \
    op interface \
    ports { Iy_prev_V_104_out { O 10 vector } Iy_prev_V_104_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4804 \
    name left_prev_V_116_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_116_out \
    op interface \
    ports { left_prev_V_116_out { O 10 vector } left_prev_V_116_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4805 \
    name Ix_prev_V_106_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_106_out \
    op interface \
    ports { Ix_prev_V_106_out { O 10 vector } Ix_prev_V_106_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4806 \
    name Iy_prev_V_105_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_105_out \
    op interface \
    ports { Iy_prev_V_105_out { O 10 vector } Iy_prev_V_105_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4807 \
    name left_prev_V_117_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_117_out \
    op interface \
    ports { left_prev_V_117_out { O 10 vector } left_prev_V_117_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4808 \
    name Ix_prev_V_107_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_107_out \
    op interface \
    ports { Ix_prev_V_107_out { O 10 vector } Ix_prev_V_107_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4809 \
    name Iy_prev_V_106_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_106_out \
    op interface \
    ports { Iy_prev_V_106_out { O 10 vector } Iy_prev_V_106_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4810 \
    name left_prev_V_118_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_118_out \
    op interface \
    ports { left_prev_V_118_out { O 10 vector } left_prev_V_118_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4811 \
    name Ix_prev_V_108_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_108_out \
    op interface \
    ports { Ix_prev_V_108_out { O 10 vector } Ix_prev_V_108_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4812 \
    name Iy_prev_V_107_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_107_out \
    op interface \
    ports { Iy_prev_V_107_out { O 10 vector } Iy_prev_V_107_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4813 \
    name left_prev_V_119_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_119_out \
    op interface \
    ports { left_prev_V_119_out { O 10 vector } left_prev_V_119_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4814 \
    name Ix_prev_V_109_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_109_out \
    op interface \
    ports { Ix_prev_V_109_out { O 10 vector } Ix_prev_V_109_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4815 \
    name Iy_prev_V_108_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_108_out \
    op interface \
    ports { Iy_prev_V_108_out { O 10 vector } Iy_prev_V_108_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4816 \
    name left_prev_V_120_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_120_out \
    op interface \
    ports { left_prev_V_120_out { O 10 vector } left_prev_V_120_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4817 \
    name Ix_prev_V_110_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_110_out \
    op interface \
    ports { Ix_prev_V_110_out { O 10 vector } Ix_prev_V_110_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4818 \
    name Iy_prev_V_109_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_109_out \
    op interface \
    ports { Iy_prev_V_109_out { O 10 vector } Iy_prev_V_109_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4819 \
    name left_prev_V_121_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_121_out \
    op interface \
    ports { left_prev_V_121_out { O 10 vector } left_prev_V_121_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4820 \
    name Ix_prev_V_111_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_111_out \
    op interface \
    ports { Ix_prev_V_111_out { O 10 vector } Ix_prev_V_111_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4821 \
    name Iy_prev_V_110_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_110_out \
    op interface \
    ports { Iy_prev_V_110_out { O 10 vector } Iy_prev_V_110_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4822 \
    name left_prev_V_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_56_out \
    op interface \
    ports { left_prev_V_56_out { O 10 vector } left_prev_V_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4823 \
    name Ix_mem_6_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_6_1_15_loc_1_out \
    op interface \
    ports { Ix_mem_6_1_15_loc_1_out { O 10 vector } Ix_mem_6_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4824 \
    name Iy_mem_6_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_6_1_15_loc_1_out \
    op interface \
    ports { Iy_mem_6_1_15_loc_1_out { O 10 vector } Iy_mem_6_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4825 \
    name local_query_V_213_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_213_out \
    op interface \
    ports { local_query_V_213_out { O 2 vector } local_query_V_213_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4826 \
    name local_query_V_212_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_212_out \
    op interface \
    ports { local_query_V_212_out { O 2 vector } local_query_V_212_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4827 \
    name local_query_V_211_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_211_out \
    op interface \
    ports { local_query_V_211_out { O 2 vector } local_query_V_211_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4828 \
    name local_query_V_210_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_210_out \
    op interface \
    ports { local_query_V_210_out { O 2 vector } local_query_V_210_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4829 \
    name local_query_V_209_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_209_out \
    op interface \
    ports { local_query_V_209_out { O 2 vector } local_query_V_209_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4830 \
    name local_query_V_208_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_208_out \
    op interface \
    ports { local_query_V_208_out { O 2 vector } local_query_V_208_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4831 \
    name local_query_V_207_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_207_out \
    op interface \
    ports { local_query_V_207_out { O 2 vector } local_query_V_207_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4832 \
    name local_query_V_206_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_206_out \
    op interface \
    ports { local_query_V_206_out { O 2 vector } local_query_V_206_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4833 \
    name local_query_V_205_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_205_out \
    op interface \
    ports { local_query_V_205_out { O 2 vector } local_query_V_205_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4834 \
    name local_query_V_204_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_204_out \
    op interface \
    ports { local_query_V_204_out { O 2 vector } local_query_V_204_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4835 \
    name local_query_V_203_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_203_out \
    op interface \
    ports { local_query_V_203_out { O 2 vector } local_query_V_203_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4836 \
    name local_query_V_202_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_202_out \
    op interface \
    ports { local_query_V_202_out { O 2 vector } local_query_V_202_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4837 \
    name local_query_V_201_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_201_out \
    op interface \
    ports { local_query_V_201_out { O 2 vector } local_query_V_201_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4838 \
    name local_query_V_200_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_200_out \
    op interface \
    ports { local_query_V_200_out { O 2 vector } local_query_V_200_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4839 \
    name local_query_V_199_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_199_out \
    op interface \
    ports { local_query_V_199_out { O 2 vector } local_query_V_199_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4840 \
    name local_query_V_198_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_198_out \
    op interface \
    ports { local_query_V_198_out { O 2 vector } local_query_V_198_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4841 \
    name p_phi428_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi428_out \
    op interface \
    ports { p_phi428_out { O 10 vector } p_phi428_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4842 \
    name p_phi429_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi429_out \
    op interface \
    ports { p_phi429_out { O 10 vector } p_phi429_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4843 \
    name p_phi430_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi430_out \
    op interface \
    ports { p_phi430_out { O 10 vector } p_phi430_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4844 \
    name p_phi431_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi431_out \
    op interface \
    ports { p_phi431_out { O 10 vector } p_phi431_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4845 \
    name p_phi432_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi432_out \
    op interface \
    ports { p_phi432_out { O 10 vector } p_phi432_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4846 \
    name p_phi433_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi433_out \
    op interface \
    ports { p_phi433_out { O 10 vector } p_phi433_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4847 \
    name p_phi434_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi434_out \
    op interface \
    ports { p_phi434_out { O 10 vector } p_phi434_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4848 \
    name p_phi435_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi435_out \
    op interface \
    ports { p_phi435_out { O 10 vector } p_phi435_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4849 \
    name p_phi436_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi436_out \
    op interface \
    ports { p_phi436_out { O 10 vector } p_phi436_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4850 \
    name p_phi437_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi437_out \
    op interface \
    ports { p_phi437_out { O 10 vector } p_phi437_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4851 \
    name p_phi438_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi438_out \
    op interface \
    ports { p_phi438_out { O 10 vector } p_phi438_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4852 \
    name p_phi439_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi439_out \
    op interface \
    ports { p_phi439_out { O 10 vector } p_phi439_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4853 \
    name p_phi440_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi440_out \
    op interface \
    ports { p_phi440_out { O 10 vector } p_phi440_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4854 \
    name p_phi441_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi441_out \
    op interface \
    ports { p_phi441_out { O 10 vector } p_phi441_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4855 \
    name p_phi442_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi442_out \
    op interface \
    ports { p_phi442_out { O 10 vector } p_phi442_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4856 \
    name p_phi443_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi443_out \
    op interface \
    ports { p_phi443_out { O 10 vector } p_phi443_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4857 \
    name p_phi444_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi444_out \
    op interface \
    ports { p_phi444_out { O 10 vector } p_phi444_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4858 \
    name p_phi445_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi445_out \
    op interface \
    ports { p_phi445_out { O 10 vector } p_phi445_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4859 \
    name p_phi446_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi446_out \
    op interface \
    ports { p_phi446_out { O 10 vector } p_phi446_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4860 \
    name p_phi447_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi447_out \
    op interface \
    ports { p_phi447_out { O 10 vector } p_phi447_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4861 \
    name p_phi448_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi448_out \
    op interface \
    ports { p_phi448_out { O 10 vector } p_phi448_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4862 \
    name p_phi449_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi449_out \
    op interface \
    ports { p_phi449_out { O 10 vector } p_phi449_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4863 \
    name p_phi450_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi450_out \
    op interface \
    ports { p_phi450_out { O 10 vector } p_phi450_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4864 \
    name p_phi451_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi451_out \
    op interface \
    ports { p_phi451_out { O 10 vector } p_phi451_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4865 \
    name p_phi452_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi452_out \
    op interface \
    ports { p_phi452_out { O 10 vector } p_phi452_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4866 \
    name p_phi453_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi453_out \
    op interface \
    ports { p_phi453_out { O 10 vector } p_phi453_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4867 \
    name p_phi454_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi454_out \
    op interface \
    ports { p_phi454_out { O 10 vector } p_phi454_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4868 \
    name p_phi455_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi455_out \
    op interface \
    ports { p_phi455_out { O 10 vector } p_phi455_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4869 \
    name p_phi456_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi456_out \
    op interface \
    ports { p_phi456_out { O 10 vector } p_phi456_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4870 \
    name p_phi457_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi457_out \
    op interface \
    ports { p_phi457_out { O 10 vector } p_phi457_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4871 \
    name p_phi458_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi458_out \
    op interface \
    ports { p_phi458_out { O 10 vector } p_phi458_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4872 \
    name p_phi459_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi459_out \
    op interface \
    ports { p_phi459_out { O 10 vector } p_phi459_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4873 \
    name p_phi460_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi460_out \
    op interface \
    ports { p_phi460_out { O 10 vector } p_phi460_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4874 \
    name p_phi461_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi461_out \
    op interface \
    ports { p_phi461_out { O 10 vector } p_phi461_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4875 \
    name p_phi462_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi462_out \
    op interface \
    ports { p_phi462_out { O 10 vector } p_phi462_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4876 \
    name p_phi463_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi463_out \
    op interface \
    ports { p_phi463_out { O 10 vector } p_phi463_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4877 \
    name p_phi464_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi464_out \
    op interface \
    ports { p_phi464_out { O 10 vector } p_phi464_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4878 \
    name p_phi465_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi465_out \
    op interface \
    ports { p_phi465_out { O 10 vector } p_phi465_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4879 \
    name p_phi466_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi466_out \
    op interface \
    ports { p_phi466_out { O 10 vector } p_phi466_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4880 \
    name p_phi467_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi467_out \
    op interface \
    ports { p_phi467_out { O 10 vector } p_phi467_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4881 \
    name p_phi468_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi468_out \
    op interface \
    ports { p_phi468_out { O 10 vector } p_phi468_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4882 \
    name p_phi469_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi469_out \
    op interface \
    ports { p_phi469_out { O 10 vector } p_phi469_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4883 \
    name p_phi470_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi470_out \
    op interface \
    ports { p_phi470_out { O 10 vector } p_phi470_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4884 \
    name p_phi471_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi471_out \
    op interface \
    ports { p_phi471_out { O 10 vector } p_phi471_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4885 \
    name p_phi472_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi472_out \
    op interface \
    ports { p_phi472_out { O 10 vector } p_phi472_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4886 \
    name p_phi473_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi473_out \
    op interface \
    ports { p_phi473_out { O 10 vector } p_phi473_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4887 \
    name p_phi474_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi474_out \
    op interface \
    ports { p_phi474_out { O 10 vector } p_phi474_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4888 \
    name p_phi475_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi475_out \
    op interface \
    ports { p_phi475_out { O 10 vector } p_phi475_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName seq_align_multiple_flow_control_loop_pipe_sequential_init_U
set CompName seq_align_multiple_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix seq_align_multiple_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


