<!-- README.md -->

<h1 align="center">Hi there, I am Adithya Venkata Ramana </h1>

<p align="center"><img src="https://readme-typing-svg.demolab.com?font=Fira+Code&pause=1000&center=true&vCenter=true&width=460&lines=FPGA+Programmer;RTL+Design+Explorer;Hardware+Architect+in+Progress;VLSI+is+my+Playground" alt="Typing SVG" /></p>

---

##  About Me

I‚Äôm a passionate digital design enthusiast specializing in **RTL design**, **hardware verification**, and **FPGA-based development**. My journey revolves around bringing logic to life using **Verilog**, **SystemVerilog**, and **VHDL**‚Äîwith a strong focus on performance, optimization, and reusability.

- Currently diving deeper into **SystemVerilog testbenches**, **UVM methodology**, and **synthesis-aware design**.
- Hands-on with **ASIC workflows**, **RTL simulation**, and **FPGA implementations** on platforms like Artix-7.
- Always open to contributing to open-source VLSI tools and verification environments.
- Frequently prototyping digital systems from scratch and verifying functionality through waveform analysis and constrained-random testing.

üì¨ Contact me at: `adithyavenkataramana022@gmail.com`

üìÅ Explore my work: [github.com/AdithyaVenkataRamana](https://github.com/AdithyaVenkataRamana)

---

##  Tech Stack

<p align="center">
  <img src="https://img.shields.io/badge/RTL%20Design-Verilog%2FVHDL-blue?style=for-the-badge&logo=intel&logoColor=white" height="35">
  <img src="https://img.shields.io/badge/SystemVerilog-Verification-orange?style=for-the-badge" height="35">
  <img src="https://img.shields.io/badge/Synthesis-ASIC%20Flow-critical?style=for-the-badge&logo=synopsys&logoColor=white" height="35">
</p>

---

##  Current Focus Areas

- Designing FSM-based and pipelined datapaths in Verilog
- Implementing arithmetic-intensive modules with clock gating for power optimization
- Exploring SystemVerilog assertions and functional coverage
- Simulating and debugging using **ModelSim**, **Vivado**, and **GTKWave**

---

## üìà GitHub Insights

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=AdithyaVenkataRamana&show_icons=true&theme=tokyonight&hide_border=true" width="49%">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=AdithyaVenkataRamana&theme=tokyonight&hide_border=true" width="49%">
</p>

---

##  Inspiration & Philosophy

> "Hardware is the canvas. RTL is the paint. Innovation is the masterpiece."

- **Precision over guesswork:** Logic doesn‚Äôt lie‚Äîonly your testbench might.
- **Optimization mindset:** Area, power, timing‚Äîit‚Äôs always a 3-way dance.
- **Always learning:** Whether it‚Äôs SystemVerilog classes or the RISC-V spec, there‚Äôs always more to decode.
- **Love for debugging:** What most fear, I find oddly satisfying‚Äîbe it timing violations or assertion fails.

---


##  Featured Projects

###  [Design-and-Implementation-of-32-bit-Multi-stage-RISC-V-Processor](https://github.com/AdithyaVenkataRamana/Design-and-Implementation-of-32-bit-Multi-stage-RISC-V-Processor)

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=AdithyaVenkataRamana&repo=Design-and-Implementation-of-32-bit-Multi-stage-RISC-V-Processor&theme=tokyonight" width="400">
</p>

This repo documents my work on designing and implementing a **32-bit multi-stage RISC-V processor**, covering pipeline stages, hazard handling, and performance optimization.


---

##  VLSI Vibes

<p align="center">
  <img src="https://media.giphy.com/media/l3vR85PnGsBwu1PFK/giphy.gif" width="450">
</p>

> "Hardware is hard, but that‚Äôs what makes it beautiful."

---

##  Let‚Äôs Collaborate

Whether it‚Äôs **design**, **verification**, or **documentation**, I‚Äôm open to contributing to interesting projects in the open-source silicon space. Drop a mail or check out my repositories if you're building something cool in the digital design domain.


