
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003487                       # Number of seconds simulated
sim_ticks                                  3487167504                       # Number of ticks simulated
final_tick                               575018205180                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154556                       # Simulator instruction rate (inst/s)
host_op_rate                                   202719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255720                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893756                       # Number of bytes of host memory used
host_seconds                                 13636.68                       # Real time elapsed on the host
sim_insts                                  2107630132                       # Number of instructions simulated
sim_ops                                    2764413359                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       340352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       153984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               504576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       112000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            112000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2659                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1203                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3942                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             875                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  875                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1468240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97601277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1468240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44157328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144695085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1468240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1468240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2936481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32117757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32117757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32117757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1468240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97601277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1468240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44157328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176812843                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8362513                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856107                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489234                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188671                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1424799                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383017                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199184                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5705                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3493814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15856076                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856107                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582201                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3356977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875349                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        396365                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1717877                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7932686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.303268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4575709     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          602263      7.59%     65.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294112      3.71%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          219419      2.77%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182581      2.30%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          157294      1.98%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54682      0.69%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195533      2.46%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651093     20.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7932686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341537                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.896090                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3617683                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       372842                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243207                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16264                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682689                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313360                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2863                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17720517                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4449                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682689                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3769312                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         185229                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42210                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106246                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       146993                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17164746                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71120                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        63090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22732613                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78146670                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78146670                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7829167                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2138                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           372328                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626639                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7596                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       148837                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16143306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13774859                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18241                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4662251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12624734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7932686                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.736468                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2870369     36.18%     36.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1693131     21.34%     57.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       830778     10.47%     68.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994068     12.53%     80.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752578      9.49%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477607      6.02%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206834      2.61%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59951      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47370      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7932686                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58340     72.68%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12701     15.82%     88.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9231     11.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806216     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109548      0.80%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359790     17.13%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       498309      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13774859                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.647215                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80272                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35580917                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20807799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13291395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13855131                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22763                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738564                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155660                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682689                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         115825                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7957                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16145446                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626639                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595419                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1123                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94815                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206974                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13472196                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258420                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302663                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2743165                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017927                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            484745                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.611022                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13316935                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13291395                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996619                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19690501                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.589402                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406116                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4775403                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186904                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7249997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.568302                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288768                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3415431     47.11%     47.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532481     21.14%     68.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838422     11.56%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305256      4.21%     84.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260009      3.59%     87.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115358      1.59%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279679      3.86%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76696      1.06%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426665      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7249997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       426665                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22968816                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32974707                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 429827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836251                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836251                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195813                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195813                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62379823                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17441023                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18288500                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8362513                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3042815                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2479732                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206636                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1236555                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1183610                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320651                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9165                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3187043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16599957                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3042815                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1504261                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3678599                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1061046                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        577500                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1561542                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8295667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.475112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.315281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4617068     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          382220      4.61%     60.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          379252      4.57%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          470378      5.67%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          145574      1.75%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185555      2.24%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          155793      1.88%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142602      1.72%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1817225     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8295667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363864                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.985044                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3342780                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       551460                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3516028                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33182                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        852216                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       514071                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19790230                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1947                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        852216                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3495140                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48554                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       328087                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3394580                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       177081                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19105936                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        108653                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48528                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26836366                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     89008981                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     89008981                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16638258                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10198108                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3542                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1886                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           491146                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1769424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       914471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8451                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       349650                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17957926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14450689                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29557                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5997732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18121803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8295667                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.741956                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.903185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3023760     36.45%     36.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1679674     20.25%     56.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1167131     14.07%     70.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       794135      9.57%     80.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771339      9.30%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       378988      4.57%     94.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       356911      4.30%     98.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57246      0.69%     99.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66483      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8295667                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          91555     75.77%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15371     12.72%     88.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13914     11.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12082582     83.61%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       180801      1.25%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1651      0.01%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1430490      9.90%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       755165      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14450689                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.728032                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120840                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008362                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37347442                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23959336                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14048217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14571529                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17755                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       683622                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225054                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        852216                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26406                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4287                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17961482                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1769424                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       914471                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1872                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124742                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241499                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14202252                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1335213                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       248437                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2067000                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2028440                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            731787                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698323                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14064198                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14048217                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9120933                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25742483                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.679904                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354314                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9677705                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11929507                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6032025                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208116                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7443451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602685                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152147                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3008336     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1997350     26.83%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       810944     10.89%     78.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       440717      5.92%     84.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       389013      5.23%     89.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159861      2.15%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180250      2.42%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       104579      1.40%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       352401      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7443451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9677705                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11929507                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1775219                       # Number of memory references committed
system.switch_cpus1.commit.loads              1085802                       # Number of loads committed
system.switch_cpus1.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1730958                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10739159                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246581                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       352401                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25052413                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36776123                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  66846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9677705                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11929507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9677705                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864101                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864101                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157272                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157272                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63746176                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19534672                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18275820                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3370                       # number of misc regfile writes
system.l20.replacements                          2701                       # number of replacements
system.l20.tagsinuse                      1023.534896                       # Cycle average of tags in use
system.l20.total_refs                           19875                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3725                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.335570                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.115474                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.810681                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   712.503827                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           291.104914                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008902                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010557                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.695805                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.284282                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999546                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2749                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2752                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             590                       # number of Writeback hits
system.l20.Writeback_hits::total                  590                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2773                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2776                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2773                       # number of overall hits
system.l20.overall_hits::total                   2776                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2659                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2699                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2659                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2699                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2659                       # number of overall misses
system.l20.overall_misses::total                 2699                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5416658                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    264173205                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      269589863                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5416658                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    264173205                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       269589863                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5416658                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    264173205                       # number of overall miss cycles
system.l20.overall_miss_latency::total      269589863                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5408                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5451                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          590                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              590                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5432                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5475                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5432                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5475                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.491679                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.495139                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.489507                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.492968                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.489507                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.492968                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135416.450000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99350.584806                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99885.091886                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135416.450000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99350.584806                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99885.091886                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135416.450000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99350.584806                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99885.091886                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 351                       # number of writebacks
system.l20.writebacks::total                      351                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2659                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2699                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2659                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2699                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2659                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2699                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5115520                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    244206192                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    249321712                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5115520                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    244206192                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    249321712                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5115520                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    244206192                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    249321712                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.491679                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.495139                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.489507                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.492968                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.489507                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.492968                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       127888                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91841.365927                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92375.587996                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       127888                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91841.365927                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92375.587996                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       127888                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91841.365927                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92375.587996                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1244                       # number of replacements
system.l21.tagsinuse                      1022.863149                       # Cycle average of tags in use
system.l21.total_refs                           64157                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2268                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.287919                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.120079                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    21.415782                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   448.462586                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           541.864703                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010859                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.020914                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.437952                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.529165                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998890                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2475                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2476                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             827                       # number of Writeback hits
system.l21.Writeback_hits::total                  827                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   38                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2513                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2514                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2513                       # number of overall hits
system.l21.overall_hits::total                   2514                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1203                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1243                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1203                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1243                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1203                       # number of overall misses
system.l21.overall_misses::total                 1243                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6970171                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    122498567                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      129468738                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6970171                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    122498567                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       129468738                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6970171                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    122498567                       # number of overall miss cycles
system.l21.overall_miss_latency::total      129468738                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3678                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3719                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          827                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              827                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               38                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3716                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3757                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3716                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3757                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.327080                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.334230                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.323735                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.330849                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.323735                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.330849                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 174254.275000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 101827.570241                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104158.276750                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 174254.275000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 101827.570241                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104158.276750                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 174254.275000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 101827.570241                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104158.276750                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 524                       # number of writebacks
system.l21.writebacks::total                      524                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1203                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1243                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1203                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1243                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1203                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1243                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6666242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    113238014                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    119904256                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6666242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    113238014                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    119904256                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6666242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    113238014                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    119904256                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.327080                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.334230                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.323735                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.330849                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.323735                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.330849                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166656.050000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94129.687448                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96463.600965                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 166656.050000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 94129.687448                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96463.600965                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 166656.050000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 94129.687448                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96463.600965                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.221682                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001750345                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785651.238859                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.852670                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.369012                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065469                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825912                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891381                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1717824                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1717824                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1717824                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1717824                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1717824                       # number of overall hits
system.cpu0.icache.overall_hits::total        1717824                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6972229                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6972229                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6972229                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6972229                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6972229                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6972229                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1717877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1717877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1717877                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1717877                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1717877                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1717877                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 131551.490566                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 131551.490566                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 131551.490566                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 131551.490566                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 131551.490566                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 131551.490566                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5635379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5635379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5635379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5635379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5635379                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5635379                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131055.325581                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131055.325581                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131055.325581                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131055.325581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131055.325581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131055.325581                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5432                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249406                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5688                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39249.192335                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.008870                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.991130                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785191                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214809                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054973                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437586                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437586                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492559                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492559                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492559                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492559                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19045                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19045                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19115                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19115                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19115                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1510315970                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1510315970                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2392847                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2392847                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1512708817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1512708817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1512708817                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1512708817                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511674                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511674                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009183                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009183                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007610                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007610                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007610                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007610                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 79302.492518                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79302.492518                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34183.528571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34183.528571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 79137.264818                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79137.264818                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 79137.264818                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79137.264818                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          590                       # number of writebacks
system.cpu0.dcache.writebacks::total              590                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13637                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13683                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13683                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13683                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13683                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    289828774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    289828774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       565784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       565784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    290394558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    290394558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    290394558                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    290394558                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 53592.598743                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53592.598743                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23574.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23574.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 53459.970177                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53459.970177                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 53459.970177                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53459.970177                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.491654                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089522798                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2140516.302554                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.491654                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061685                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811685                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1561489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1561489                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1561489                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1561489                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1561489                       # number of overall hits
system.cpu1.icache.overall_hits::total        1561489                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8558041                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8558041                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8558041                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8558041                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8558041                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8558041                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1561542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1561542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1561542                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1561542                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1561542                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1561542                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161472.471698                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161472.471698                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161472.471698                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161472.471698                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161472.471698                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161472.471698                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7147706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7147706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7147706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7147706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7147706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7147706                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 174334.292683                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 174334.292683                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 174334.292683                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 174334.292683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 174334.292683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 174334.292683                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3716                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161254431                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3972                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40597.792296                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.166022                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.833978                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863930                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136070                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1046853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1046853                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       685785                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        685785                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1811                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1685                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1732638                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1732638                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1732638                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1732638                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7328                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7328                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7481                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7481                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    369110221                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    369110221                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5467233                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5467233                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    374577454                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    374577454                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    374577454                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    374577454                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1054181                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1054181                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       685938                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       685938                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1740119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1740119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1740119                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1740119                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006951                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006951                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004299                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004299                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004299                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004299                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50369.844569                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50369.844569                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35733.549020                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35733.549020                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50070.505815                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50070.505815                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50070.505815                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50070.505815                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          827                       # number of writebacks
system.cpu1.dcache.writebacks::total              827                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3650                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3650                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3765                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3765                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3678                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3678                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3716                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3716                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    146623748                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    146623748                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       977183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       977183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    147600931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    147600931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    147600931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    147600931                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003489                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003489                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002135                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002135                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002135                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002135                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39865.075585                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39865.075585                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25715.342105                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25715.342105                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39720.379709                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39720.379709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39720.379709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39720.379709                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
