-- VHDL Entity raro_ikr_risc_II_lib.reg_dc_ex.interface
--
-- Created:
--          by - lspetrck.meyer (pc091)
--          at - 15:18:43 05/25/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY raro_ikr_risc_II_lib;
USE raro_ikr_risc_II_lib.internal_types.all;USE raro_ikr_risc_II_lib.isa_types.ALL;

ENTITY reg_dc_ex IS
   PORT( 
      clk               : IN     std_logic;
      rA_in             : IN     word;
      rAluMode_in       : IN     alu_mode_type;
      rB_in             : IN     word;
      rC_in             : IN     word;
      rMemMode_in_dc    : IN     mem_mode_type;
      rNextPc_in_dc     : IN     word;
      rTargetReg_in_dc  : IN     reg_addr_type;
      res_n             : IN     std_logic;
      rA_out            : OUT    word;
      rAluMode_out      : OUT    alu_mode_type;
      rB_out            : OUT    word;
      rC_out            : OUT    word;
      rMemMode_out_ex   : OUT    mem_mode_type;
      rNextPC_out_ex    : OUT    word;
      rTargetReg_out_ex : OUT    reg_addr_type
   );

-- Declarations

END reg_dc_ex ;

