#define HDMIRX_HDCPKEY_BASE 0x173600
//Page HDCPKEY
#define REG_0000_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x00)//0x1736_00h
    #define REG_0000_HDCPKEY_REG_HDCPKEY_RESERVED_00 Fld(6,10,AC_MSKB1)//[15:10]
    #define REG_0000_HDCPKEY_REG_XIU2HDCPKEY_ADR Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0004_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x02)//0x1736_01h
    #define REG_0004_HDCPKEY_REG_HDCPKEY_RESERVED_01 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0004_HDCPKEY_REG_XIU2HDCPKEY_WD Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0008_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x04)//0x1736_02h
    #define REG_0008_HDCPKEY_REG_HDCPKEY_RESERVED_02 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0008_HDCPKEY_REG_HDCPKEY2XIU_RD Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0010_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x08)//0x1736_04h
    #define REG_0010_HDCPKEY_REG_XIU2MEM_ADDR0 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0014_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x0a)//0x1736_05h
    #define REG_0014_HDCPKEY_REG_XIU2MEM_WDAT0 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0018_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x0c)//0x1736_06h
    #define REG_0018_HDCPKEY_REG_XIU2MEM_ADDR1 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_001C_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x0e)//0x1736_07h
    #define REG_001C_HDCPKEY_REG_XIU2MEM_WDAT1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0020_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x10)//0x1736_08h
    #define REG_0020_HDCPKEY_REG_XIU2MEM_ADDR2 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0024_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x12)//0x1736_09h
    #define REG_0024_HDCPKEY_REG_XIU2MEM_WDAT2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0028_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x14)//0x1736_0ah
    #define REG_0028_HDCPKEY_REG_XIU2MEM_ADDR3 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_002C_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x16)//0x1736_0bh
    #define REG_002C_HDCPKEY_REG_XIU2MEM_WDAT3 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0030_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x18)//0x1736_0ch
    #define REG_0030_HDCPKEY_REG_XIU2MEM_ADDR4 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0034_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x1a)//0x1736_0dh
    #define REG_0034_HDCPKEY_REG_XIU2MEM_WDAT4 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0038_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x1c)//0x1736_0eh
    #define REG_0038_HDCPKEY_REG_MEM2XIU_RDAT0 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_003C_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x1e)//0x1736_0fh
    #define REG_003C_HDCPKEY_REG_MEM2XIU_RDAT1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0040_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x20)//0x1736_10h
    #define REG_0040_HDCPKEY_REG_MEM2XIU_RDAT2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0044_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x22)//0x1736_11h
    #define REG_0044_HDCPKEY_REG_MEM2XIU_RDAT3 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0048_HDCPKEY (HDMIRX_HDCPKEY_BASE +0x24)//0x1736_12h
    #define REG_0048_HDCPKEY_REG_MEM2XIU_RDAT4 Fld(8,0,AC_FULLB0)//[7:0]

