#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu May 31 13:29:49 2018
# Process ID: 5004
# Current directory: E:/
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent500 C:\Users\lenovo\AppData\Local\Temp\Rar$DIa0.098\Register.xpr
# Log file: E:/vivado.log
# Journal file: E:/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.098/Register.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Register' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.583/Register.srcs/sources_1/new/Register.v', nor could it be found using path 'D:/Register/Register.srcs/sources_1/new/Register.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.583/Register.srcs/sim_1/new/sim.v', nor could it be found using path 'D:/Register/Register.srcs/sim_1/new/sim.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.098/Register.ip_user_files', nor could it be found using path 'D:/Register/Register.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 777.504 ; gain = 73.758
update_compile_order -fileset sources_1
update_compile_launch_simulation
INFexit
INFO: [Common 17-206] Exiting Vivado at Thu May 31 13:31:06 2018...
cting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.098/Register.sim/sim_1/behav'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.098/Register.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5b4b03d5401b46df9c9b778280f9f649 --debug typical --relax --mt 2 -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.sim in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.098/Register.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lenovo/AppData/Local/Temp/Rar$DIa0.098/Register.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 31 13:32:16 2018...
