/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  reg [5:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  reg [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_5z ? 1'h1 : celloutsig_1_3z;
  assign celloutsig_1_10z = in_data[146] ? celloutsig_1_7z[3] : celloutsig_1_9z[0];
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_20z = in_data[62] ? celloutsig_0_17z : celloutsig_0_14z;
  assign celloutsig_1_8z = ~(celloutsig_1_0z | celloutsig_1_5z);
  assign celloutsig_1_11z = ~(celloutsig_1_3z | celloutsig_1_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z | 1'h0);
  assign celloutsig_0_1z = ~(in_data[48] | celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z | celloutsig_0_1z);
  assign celloutsig_1_2z = celloutsig_1_1z[2] ^ celloutsig_1_1z[4];
  assign celloutsig_0_17z = celloutsig_0_2z ^ celloutsig_0_14z;
  assign celloutsig_0_16z = ~(celloutsig_0_4z[6] ^ celloutsig_0_4z[4]);
  assign celloutsig_1_0z = ~(in_data[156] ^ in_data[96]);
  assign celloutsig_0_4z = { in_data[60:55], celloutsig_0_1z } + in_data[84:78];
  assign celloutsig_1_12z = { 2'h3, celloutsig_1_10z } + celloutsig_1_9z[5:3];
  assign celloutsig_0_26z = { celloutsig_0_7z[6:3], celloutsig_0_17z } + { celloutsig_0_8z[4], celloutsig_0_4z[4], celloutsig_0_8z[2], celloutsig_0_18z[1], celloutsig_0_4z[1] };
  assign celloutsig_0_19z = ! { in_data[30:21], celloutsig_0_4z };
  assign celloutsig_0_23z = ! { celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_1_5z = { in_data[114:113], celloutsig_1_2z, 1'h1 } < in_data[139:136];
  assign celloutsig_0_31z = { in_data[47:31], 1'h0 } < { celloutsig_0_24z[4], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_8z[4], celloutsig_0_4z[4], celloutsig_0_8z[2], celloutsig_0_18z[1], celloutsig_0_4z[1] };
  assign celloutsig_1_17z = { celloutsig_1_16z[10:6], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z, 1'h1, celloutsig_1_15z } % { 1'h1, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_11z = { in_data[14:12], celloutsig_0_10z, celloutsig_0_9z } % { 1'h1, celloutsig_0_7z[3:1], in_data[0] };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_8z[4], celloutsig_0_4z[4], celloutsig_0_8z[2], celloutsig_0_18z[1], celloutsig_0_6z } % { 1'h1, celloutsig_0_4z[4:0] };
  assign celloutsig_1_15z = { in_data[176:173], celloutsig_1_5z } * celloutsig_1_13z;
  assign celloutsig_1_19z = { celloutsig_1_16z[10:2], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_10z } * { celloutsig_1_17z[12:0], 1'h1 };
  assign celloutsig_1_16z = - { celloutsig_1_7z[8:2], celloutsig_1_1z };
  assign celloutsig_1_1z = { in_data[123:113], celloutsig_1_0z } | in_data[171:160];
  assign celloutsig_1_13z = celloutsig_1_1z[6:2] | { celloutsig_1_7z[3:2], celloutsig_1_12z };
  assign celloutsig_1_18z = celloutsig_1_7z[10:7] | in_data[187:184];
  assign celloutsig_0_7z = { celloutsig_0_4z[6:1], celloutsig_0_2z } | { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_0z = & in_data[46:31];
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z[3:2], celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[157:152] ^ { celloutsig_1_1z[5:1], celloutsig_1_8z };
  always_latch
    if (clkin_data[0]) celloutsig_0_24z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_24z = { celloutsig_0_11z, celloutsig_0_14z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_28z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_28z = celloutsig_0_24z[3:1];
  assign { celloutsig_0_18z[1], celloutsig_0_10z, celloutsig_0_8z[4], celloutsig_0_8z[2] } = { celloutsig_0_6z, in_data[57:56], celloutsig_0_0z } ^ { celloutsig_0_4z[2], celloutsig_0_4z[6:5], celloutsig_0_4z[3] };
  assign { celloutsig_0_18z[0], celloutsig_0_18z[5:2] } = { celloutsig_0_16z, celloutsig_0_4z[3:0] } ^ { celloutsig_0_4z[1], celloutsig_0_10z, celloutsig_0_8z[4], celloutsig_0_4z[4], celloutsig_0_8z[2] };
  assign { out_data[45], out_data[36:32], out_data[52:47], out_data[43], out_data[54], out_data[46], out_data[53], out_data[42:37] } = { celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_12z[0], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z[4], celloutsig_0_4z[4], celloutsig_0_8z[2], celloutsig_0_18z[1], celloutsig_0_4z[1] } | { in_data[50], in_data[41:39], celloutsig_0_1z, celloutsig_0_2z, in_data[57:52], in_data[48], in_data[59], in_data[51], in_data[58], in_data[47:42] };
  assign { celloutsig_1_7z[0], celloutsig_1_7z[12:2] } = { celloutsig_1_6z, celloutsig_1_1z[11:1] } ^ { in_data[126], in_data[138:128] };
  assign celloutsig_0_5z = ~celloutsig_0_1z;
  assign celloutsig_0_6z = ~celloutsig_0_2z;
  assign { celloutsig_0_8z[5], celloutsig_0_8z[3], celloutsig_0_8z[1:0] } = { celloutsig_0_10z, celloutsig_0_4z[4], celloutsig_0_18z[1], celloutsig_0_4z[1] };
  assign { out_data[131:128], out_data[109:96], out_data[44], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, in_data[49], celloutsig_0_31z };
endmodule
