Test passed !
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_axi_interfaces_top -prj axi_interfaces.prj --lib ieee_proposed=./ieee_proposed -s axi_interfaces 
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/axi_interfaces.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_axi_interfaces_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/axi_interfaces.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_interfaces
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_i_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_i_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/AESL_axi_s_d_o_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_d_o_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/axi_interfaces_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_interfaces_AXILiteS_s_axi
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xcohdstaff/fengc/head/HEAD/data/vhdl/src/ieee/distributable/numeric_std.vhd:3462]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.axi_interfaces_AXILiteS_s_axi [\axi_interfaces_AXILiteS_s_axi(5...]
Compiling architecture behav of entity xil_defaultlib.axi_interfaces [\axi_interfaces(5,32)\]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_0 [\AESL_axi_s_d_o_0("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_1 [\AESL_axi_s_d_o_1("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_2 [\AESL_axi_s_d_o_2("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_3 [\AESL_axi_s_d_o_3("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_4 [\AESL_axi_s_d_o_4("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_5 [\AESL_axi_s_d_o_5("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_6 [\AESL_axi_s_d_o_6("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_o_7 [\AESL_axi_s_d_o_7("../tv/rtldata...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_0 [\AESL_axi_s_d_i_0("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_1 [\AESL_axi_s_d_i_1("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_2 [\AESL_axi_s_d_i_2("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_3 [\AESL_axi_s_d_i_3("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_4 [\AESL_axi_s_d_i_4("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_5 [\AESL_axi_s_d_i_5("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_6 [\AESL_axi_s_d_i_6("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_d_i_7 [\AESL_axi_s_d_i_7("../tv/cdatafi...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [\AESL_axi_slave_AXILiteS(5,32,1,...]
Compiling architecture behav of entity xil_defaultlib.apatb_axi_interfaces_top
Built simulation snapshot axi_interfaces

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/xsim.dir/axi_interfaces/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 29 19:54:31 2016...

****** xsim v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_interfaces/xsim_script.tcl
# xsim {axi_interfaces} -maxdeltaid 10000 -autoloadwcfg -tclbatch {axi_interfaces.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source axi_interfaces.tcl
## run all
Note: simulation done!
Time: 210 ns  Iteration: 1  Process: /apatb_axi_interfaces_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/axi_interfaces.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 210 ns  Iteration: 1  Process: /apatb_axi_interfaces_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution3/sim/vhdl/axi_interfaces.autotb.vhd
$finish called at time : 210 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun 29 19:54:33 2016...
Test passed !
