

================================================================
== Vivado HLS Report for 'update_knn20'
================================================================
* Date:           Sun Sep  6 01:17:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        update_knn20_prj
* Solution:       update_knn20
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.599 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      986|     4587| 4.535 us | 21.096 us |  986|  4587|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         8|          8|          1|   450|    yes   |
        |- TRAINING_LOOP_LANES         |      915|      915|        18|          2|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |       26|       26|         7|          4|          1|     6|    yes   |
        |- INCREMENT                   |        7|        7|         4|          2|          1|     3|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8
  * Pipeline-1: initiation interval (II) = 2, depth = 18
  * Pipeline-2: initiation interval (II) = 4, depth = 7
  * Pipeline-3: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 4
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 18, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-2 : II = 4, D = 7, States = { 45 46 47 48 49 50 51 }
  Pipeline-3 : II = 2, D = 4, States = { 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 44 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 26 
44 --> 45 
45 --> 52 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 45 
52 --> 53 
53 --> 57 54 
54 --> 55 
55 --> 56 
56 --> 53 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !119"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !125"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @update_knn20_str) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7414]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7415]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%index_load = load i1* @index, align 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7429]   --->   Operation 79 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %index_load, label %._crit_edge680, label %.preheader677.preheader" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7429]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader677" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7432]   --->   Operation 81 'br' <Predicate = (!index_load)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %STORE_LOCAL ], [ 0, %.preheader677.preheader ]"   --->   Operation 82 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.66ns)   --->   "%icmp_ln7432 = icmp eq i9 %i_0, -62" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7432]   --->   Operation 83 'icmp' 'icmp_ln7432' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7432]   --->   Operation 85 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7432, label %0, label %STORE_LOCAL" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7432]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7435]   --->   Operation 87 'read' 'tmp_V' <Predicate = (!icmp_ln7432)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7436]   --->   Operation 88 'read' 'tmp_V_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7437]   --->   Operation 89 'read' 'tmp_V_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7438]   --->   Operation 90 'read' 'tmp_V_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7439]   --->   Operation 91 'read' 'tmp_V_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7440]   --->   Operation 92 'read' 'tmp_V_5' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7441]   --->   Operation 93 'read' 'tmp_V_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str145) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7433]   --->   Operation 94 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str145)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7433]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7434]   --->   Operation 96 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln7435 = zext i9 %i_0 to i64" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7435]   --->   Operation 97 'zext' 'zext_ln7435' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln7435" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7435]   --->   Operation 98 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7442]   --->   Operation 99 'read' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V, i32 %tmp_V_1, i32 %tmp_V_2, i32 %tmp_V_3, i32 %tmp_V_4, i32 %tmp_V_5, i32 %tmp_V_6, i32 %tmp_V_7)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7442]   --->   Operation 100 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (3.25ns)   --->   "store i256 %p_Result_s, i256* %training_set_V_addr, align 32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7442]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str145, i32 %tmp)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7443]   --->   Operation 102 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader677" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7432]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.76>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "store i1 true, i1* @index, align 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7446]   --->   Operation 104 'store' <Predicate = (!index_load)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "br label %._crit_edge680" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7447]   --->   Operation 105 'br' <Predicate = (!index_load)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_8_0 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7450]   --->   Operation 106 'read' 'tmp_V_8_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_0, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7486]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.76>
ST_10 : Operation 108 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_1, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7486]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.76>
ST_10 : Operation 109 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_2, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7486]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.76>
ST_10 : Operation 110 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_3, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7486]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.76>
ST_10 : Operation 111 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7486]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.76>
ST_10 : Operation 112 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_5, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7486]   --->   Operation 112 'store' <Predicate = true> <Delay = 1.76>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7451]   --->   Operation 113 'read' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %tmp_V_8 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7457]   --->   Operation 114 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7452]   --->   Operation 115 'read' 'tmp_V_9' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7453]   --->   Operation 116 'read' 'tmp_V_10' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_V_11 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7454]   --->   Operation 117 'read' 'tmp_V_11' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7455]   --->   Operation 118 'read' 'tmp_V_12' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_V_13 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7456]   --->   Operation 119 'read' 'tmp_V_13' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_V_14 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7457]   --->   Operation 120 'read' 'tmp_V_14' <Predicate = true> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_V_16_0 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7465]   --->   Operation 121 'read' 'tmp_V_16_0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 11> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_V_22 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7466]   --->   Operation 122 'read' 'tmp_V_22' <Predicate = true> <Delay = 0.00>

State 20 <SV = 12> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_V_23 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7467]   --->   Operation 123 'read' 'tmp_V_23' <Predicate = true> <Delay = 0.00>

State 21 <SV = 13> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_V_24 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7468]   --->   Operation 124 'read' 'tmp_V_24' <Predicate = true> <Delay = 0.00>

State 22 <SV = 14> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_V_20_0 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7469]   --->   Operation 125 'read' 'tmp_V_20_0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 15> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_V_25 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7470]   --->   Operation 126 'read' 'tmp_V_25' <Predicate = true> <Delay = 0.00>

State 24 <SV = 16> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_V_26 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7471]   --->   Operation 127 'read' 'tmp_V_26' <Predicate = true> <Delay = 0.00>

State 25 <SV = 17> <Delay = 1.76>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_V_27 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7472]   --->   Operation 128 'read' 'tmp_V_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V = call i196 @_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32(i4 %trunc_ln414, i32 %tmp_V_9, i32 %tmp_V_10, i32 %tmp_V_11, i32 %tmp_V_12, i32 %tmp_V_13, i32 %tmp_V_14)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 129 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (1.76ns)   --->   "br label %1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7489]   --->   Operation 130 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 18> <Delay = 2.79>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%knn_set_4_load_1 = phi i9 [ -256, %._crit_edge680 ], [ %knn_set_4_load_130, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 131 'phi' 'knn_set_4_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%knn_set_3_load_1 = phi i9 [ -256, %._crit_edge680 ], [ %knn_set_3_load_127, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 132 'phi' 'knn_set_3_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%knn_set_2_load_1 = phi i9 [ -256, %._crit_edge680 ], [ %knn_set_2_load_124, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 133 'phi' 'knn_set_2_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%knn_set_1_load_1 = phi i9 [ -256, %._crit_edge680 ], [ %knn_set_1_load_121, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 134 'phi' 'knn_set_1_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%knn_set_0_load_1 = phi i9 [ -256, %._crit_edge680 ], [ %knn_set_0_load_118, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 135 'phi' 'knn_set_0_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%knn_set_5_load_1 = phi i9 [ -256, %._crit_edge680 ], [ %knn_set_5_load_115, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 136 'phi' 'knn_set_5_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %._crit_edge680 ], [ %add_ln7489, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7489]   --->   Operation 137 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %._crit_edge680 ], [ %select_ln7495_1, %LANES_end ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 138 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%i3_0 = phi i8 [ 0, %._crit_edge680 ], [ %i_1, %LANES_end ]"   --->   Operation 139 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln7495 = zext i2 %j_0 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 140 'zext' 'zext_ln7495' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln7495 = trunc i2 %j_0 to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 141 'trunc' 'trunc_ln7495' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln7495, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 142 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (1.65ns)   --->   "%sub_ln7495 = sub i3 %shl_ln, %zext_ln7495" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 143 'sub' 'sub_ln7495' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (1.13ns)   --->   "%icmp_ln4141 = icmp eq i3 %shl_ln, %zext_ln7495" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 144 'icmp' 'icmp_ln4141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 145 [1/1] (1.66ns)   --->   "%icmp_ln7489 = icmp eq i9 %indvar_flatten, -62" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7489]   --->   Operation 145 'icmp' 'icmp_ln7489' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [1/1] (1.82ns)   --->   "%add_ln7489 = add i9 1, %indvar_flatten" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7489]   --->   Operation 146 'add' 'add_ln7489' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7489, label %.preheader429.preheader.preheader, label %LANES_begin" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7489]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 148 [1/1] (1.55ns)   --->   "%icmp_ln7491 = icmp eq i8 %i3_0, -31" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7491]   --->   Operation 148 'icmp' 'icmp_ln7491' <Predicate = (!icmp_ln7489)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 149 [1/1] (1.24ns)   --->   "%select_ln7495 = select i1 %icmp_ln7491, i8 0, i8 %i3_0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 149 'select' 'select_ln7495' <Predicate = (!icmp_ln7489)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 150 [1/1] (1.56ns)   --->   "%add_ln7489_1 = add i2 1, %j_0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7489]   --->   Operation 150 'add' 'add_ln7489_1' <Predicate = (!icmp_ln7489)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 151 [1/1] (0.99ns)   --->   "%select_ln7495_1 = select i1 %icmp_ln7491, i2 %add_ln7489_1, i2 %j_0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 151 'select' 'select_ln7495_1' <Predicate = (!icmp_ln7489)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln7495_1 = trunc i2 %add_ln7489_1 to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 152 'trunc' 'trunc_ln7495_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>

State 27 <SV = 19> <Delay = 3.34>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln7495_1 = zext i2 %add_ln7489_1 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 153 'zext' 'zext_ln7495_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln7495_2 = zext i2 %select_ln7495_1 to i15" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 154 'zext' 'zext_ln7495_2' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_27 : Operation 155 [2/2] (3.34ns)   --->   "%mul_ln7495 = mul i15 -14768, %zext_ln7495_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 155 'mul' 'mul_ln7495' <Predicate = (!icmp_ln7489)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln7495_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln7495_1, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 156 'bitconcatenate' 'shl_ln7495_mid1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.65ns)   --->   "%sub_ln7495_1 = sub i3 %shl_ln7495_mid1, %zext_ln7495_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 157 'sub' 'sub_ln7495_1' <Predicate = (!icmp_ln7489 & icmp_ln7491)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.98ns)   --->   "%select_ln7495_2 = select i1 %icmp_ln7491, i3 %sub_ln7495_1, i3 %sub_ln7495" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 158 'select' 'select_ln7495_2' <Predicate = (!icmp_ln7489)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (1.13ns)   --->   "%icmp_ln4141_3 = icmp eq i3 %shl_ln7495_mid1, %zext_ln7495_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 159 'icmp' 'icmp_ln4141_3' <Predicate = (!icmp_ln7489 & icmp_ln7491)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.99ns)   --->   "%select_ln7495_3 = select i1 %icmp_ln7491, i1 %icmp_ln4141_3, i1 %icmp_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 160 'select' 'select_ln7495_3' <Predicate = (!icmp_ln7489)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (1.91ns)   --->   "%i_1 = add i8 %select_ln7495, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7491]   --->   Operation 161 'add' 'i_1' <Predicate = (!icmp_ln7489)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 20> <Delay = 3.34>
ST_28 : Operation 162 [1/2] (3.34ns)   --->   "%mul_ln7495 = mul i15 -14768, %zext_ln7495_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 162 'mul' 'mul_ln7495' <Predicate = (!icmp_ln7489)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 21> <Delay = 3.89>
ST_29 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln7495_3 = zext i15 %mul_ln7495 to i32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 163 'zext' 'zext_ln7495_3' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_29 : Operation 164 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln7495_1 = mul i32 52429, %zext_ln7495_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 164 'mul' 'mul_ln7495_1' <Predicate = (!icmp_ln7489)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 22> <Delay = 3.89>
ST_30 : Operation 165 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln7495_1 = mul i32 52429, %zext_ln7495_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 165 'mul' 'mul_ln7495_1' <Predicate = (!icmp_ln7489)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 23> <Delay = 0.00>
ST_31 : Operation 166 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln7495_1 = mul i32 52429, %zext_ln7495_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 166 'mul' 'mul_ln7495_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 24> <Delay = 1.82>
ST_32 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln7495_mid2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul_ln7495_1, i32 22, i32 30)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 167 'partselect' 'trunc_ln7495_mid2' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_32 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln7491 = zext i8 %select_ln7495 to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7491]   --->   Operation 168 'zext' 'zext_ln7491' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_32 : Operation 169 [1/1] (1.82ns)   --->   "%add_ln7494 = add i9 %zext_ln7491, %trunc_ln7495_mid2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494]   --->   Operation 169 'add' 'add_ln7494' <Predicate = (!icmp_ln7489)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 25> <Delay = 3.25>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln7494 = zext i9 %add_ln7494 to i64" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494]   --->   Operation 170 'zext' 'zext_ln7494' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%training_set_V_addr_1 = getelementptr [450 x i256]* @training_set_V, i64 0, i64 %zext_ln7494" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494]   --->   Operation 171 'getelementptr' 'training_set_V_addr_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_33 : Operation 172 [2/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494]   --->   Operation 172 'load' 'training_instance_V' <Predicate = (!icmp_ln7489)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>

State 34 <SV = 26> <Delay = 3.25>
ST_34 : Operation 173 [1/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_addr_1, align 32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494]   --->   Operation 173 'load' 'training_instance_V' <Predicate = (!icmp_ln7489)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_34 : Operation 174 [1/1] (0.00ns)   --->   "%rhs_V = trunc i256 %training_instance_V to i196" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 174 'trunc' 'rhs_V' <Predicate = (!icmp_ln7489)> <Delay = 0.00>

State 35 <SV = 27> <Delay = 3.10>
ST_35 : Operation 175 [1/1] (1.03ns)   --->   "%ret_V = xor i196 %lhs_V, %rhs_V" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4128->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 175 'xor' 'ret_V' <Predicate = (!icmp_ln7489)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 176 [7/7] (2.07ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 176 'call' 'dist' <Predicate = (!icmp_ln7489)> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 28> <Delay = 3.38>
ST_36 : Operation 177 [6/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 177 'call' 'dist' <Predicate = (!icmp_ln7489)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 29> <Delay = 3.38>
ST_37 : Operation 178 [5/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 178 'call' 'dist' <Predicate = (!icmp_ln7489)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 30> <Delay = 3.38>
ST_38 : Operation 179 [4/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 179 'call' 'dist' <Predicate = (!icmp_ln7489)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 31> <Delay = 3.38>
ST_39 : Operation 180 [3/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 180 'call' 'dist' <Predicate = (!icmp_ln7489)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 32> <Delay = 3.38>
ST_40 : Operation 181 [2/7] (3.38ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 181 'call' 'dist' <Predicate = (!icmp_ln7489)> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "%knn_set_0_load = load i11* @knn_set_0, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 182 'load' 'knn_set_0_load' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln4141 = trunc i11 %knn_set_0_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 183 'trunc' 'trunc_ln4141' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%knn_set_3_load = load i11* @knn_set_3, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 184 'load' 'knn_set_3_load' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln4141_1 = trunc i11 %knn_set_3_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 185 'trunc' 'trunc_ln4141_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 186 [1/1] (0.96ns)   --->   "%select_ln4141 = select i1 %select_ln7495_3, i9 %trunc_ln4141, i9 %trunc_ln4141_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 186 'select' 'select_ln4141' <Predicate = (!icmp_ln7489)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%knn_set_1_load = load i11* @knn_set_1, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 187 'load' 'knn_set_1_load' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln4141_2 = trunc i11 %knn_set_1_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 188 'trunc' 'trunc_ln4141_2' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 189 [1/1] (0.00ns)   --->   "%knn_set_4_load = load i11* @knn_set_4, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 189 'load' 'knn_set_4_load' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln4141_3 = trunc i11 %knn_set_4_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 190 'trunc' 'trunc_ln4141_3' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_40 : Operation 191 [1/1] (0.96ns)   --->   "%select_ln4141_1 = select i1 %select_ln7495_3, i9 %trunc_ln4141_2, i9 %trunc_ln4141_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 191 'select' 'select_ln4141_1' <Predicate = (!icmp_ln7489)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 192 [1/1] (1.66ns)   --->   "%icmp_ln4141_1 = icmp ugt i9 %select_ln4141_1, %select_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 192 'icmp' 'icmp_ln4141_1' <Predicate = (!icmp_ln7489)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 33> <Delay = 2.62>
ST_41 : Operation 193 [1/7] (1.87ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 193 'call' 'dist' <Predicate = (!icmp_ln7489)> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 194 [1/1] (0.96ns)   --->   "%select_ln4141_2 = select i1 %icmp_ln4141_1, i9 %select_ln4141_1, i9 %select_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 194 'select' 'select_ln4141_2' <Predicate = (!icmp_ln7489)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%knn_set_2_load = load i11* @knn_set_2, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 195 'load' 'knn_set_2_load' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln4141_4 = trunc i11 %knn_set_2_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 196 'trunc' 'trunc_ln4141_4' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_41 : Operation 197 [1/1] (0.00ns)   --->   "%knn_set_5_load = load i11* @knn_set_5, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 197 'load' 'knn_set_5_load' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_41 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln4141_5 = trunc i11 %knn_set_5_load to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 198 'trunc' 'trunc_ln4141_5' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_41 : Operation 199 [1/1] (0.96ns)   --->   "%select_ln4141_3 = select i1 %select_ln7495_3, i9 %trunc_ln4141_4, i9 %trunc_ln4141_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 199 'select' 'select_ln4141_3' <Predicate = (!icmp_ln7489)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 200 [1/1] (1.66ns)   --->   "%icmp_ln4141_2 = icmp ugt i9 %select_ln4141_3, %select_ln4141_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 200 'icmp' 'icmp_ln4141_2' <Predicate = (!icmp_ln7489)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 34> <Delay = 4.59>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @TRAINING_LOOP_LANES_s)"   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 202 'speclooptripcount' 'empty_9' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str89) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7492]   --->   Operation 203 'specloopname' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str89)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7492]   --->   Operation 204 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7493]   --->   Operation 205 'specpipeline' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%dist_1 = zext i8 %dist to i32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 206 'zext' 'dist_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln4132_1 = zext i8 %dist to i9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 207 'zext' 'zext_ln4132_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%select_ln4141_5 = select i1 %icmp_ln4141_2, i9 %select_ln4141_3, i9 %select_ln4141_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 208 'select' 'select_ln4141_5' <Predicate = (!icmp_ln7489)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%zext_ln4141 = zext i9 %select_ln4141_5 to i32" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 209 'zext' 'zext_ln4141' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%select_ln4141_4 = select i1 %icmp_ln4141_2, i2 -2, i2 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 210 'select' 'select_ln4141_4' <Predicate = (!icmp_ln7489)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%or_ln4141 = or i1 %icmp_ln4141_2, %icmp_ln4141_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 211 'or' 'or_ln4141' <Predicate = (!icmp_ln7489)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4141_6 = select i1 %or_ln4141, i2 %select_ln4141_4, i2 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 212 'select' 'select_ln4141_6' <Predicate = (!icmp_ln7489)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln4141_1 = zext i2 %select_ln4141_6 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 213 'zext' 'zext_ln4141_1' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln4149 = icmp ult i32 %dist_1, %zext_ln4141" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 214 'icmp' 'icmp_ln4149' <Predicate = (!icmp_ln7489)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 215 [1/1] (1.76ns)   --->   "br i1 %icmp_ln4149, label %2, label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 215 'br' <Predicate = (!icmp_ln7489)> <Delay = 1.76>
ST_42 : Operation 216 [1/1] (1.65ns)   --->   "%add_ln4150 = add i3 %select_ln7495_2, %zext_ln4141_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 216 'add' 'add_ln4150' <Predicate = (icmp_ln4149)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln4150_5 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 217 'zext' 'zext_ln4150_5' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_42 : Operation 218 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_5, i11* @knn_set_4, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 218 'store' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_42 : Operation 219 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 219 'br' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_42 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln4150_4 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 220 'zext' 'zext_ln4150_4' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_42 : Operation 221 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_4, i11* @knn_set_3, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 221 'store' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_42 : Operation 222 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 222 'br' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln4150_3 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 223 'zext' 'zext_ln4150_3' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_3, i11* @knn_set_2, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 224 'store' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_42 : Operation 225 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 225 'br' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln4150_2 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 226 'zext' 'zext_ln4150_2' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_2, i11* @knn_set_1, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 227 'store' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_42 : Operation 228 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 228 'br' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln4150_1 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 229 'zext' 'zext_ln4150_1' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_1, i11* @knn_set_0, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 230 'store' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_42 : Operation 231 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 231 'br' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln4150 = zext i8 %dist to i11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 232 'zext' 'zext_ln4150' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150, i11* @knn_set_5, align 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 233 'store' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>
ST_42 : Operation 234 [1/1] (1.76ns)   --->   "br label %LANES_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 234 'br' <Predicate = (!icmp_ln7489 & icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>

State 43 <SV = 35> <Delay = 1.30>
ST_43 : Operation 235 [1/1] (1.30ns)   --->   "switch i3 %add_ln4150, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4150->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 235 'switch' <Predicate = (icmp_ln4149)> <Delay = 1.30>
ST_43 : Operation 236 [1/1] (0.00ns)   --->   "%knn_set_4_load_130 = phi i9 [ %trunc_ln4141_3, %LANES_begin ], [ %trunc_ln4141_3, %branch17 ], [ %zext_ln4132_1, %branch16 ], [ %trunc_ln4141_3, %branch15 ], [ %trunc_ln4141_3, %branch14 ], [ %trunc_ln4141_3, %branch13 ], [ %trunc_ln4141_3, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 236 'phi' 'knn_set_4_load_130' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_43 : Operation 237 [1/1] (0.00ns)   --->   "%knn_set_3_load_127 = phi i9 [ %trunc_ln4141_1, %LANES_begin ], [ %trunc_ln4141_1, %branch17 ], [ %trunc_ln4141_1, %branch16 ], [ %zext_ln4132_1, %branch15 ], [ %trunc_ln4141_1, %branch14 ], [ %trunc_ln4141_1, %branch13 ], [ %trunc_ln4141_1, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 237 'phi' 'knn_set_3_load_127' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_43 : Operation 238 [1/1] (0.00ns)   --->   "%knn_set_2_load_124 = phi i9 [ %trunc_ln4141_4, %LANES_begin ], [ %trunc_ln4141_4, %branch17 ], [ %trunc_ln4141_4, %branch16 ], [ %trunc_ln4141_4, %branch15 ], [ %zext_ln4132_1, %branch14 ], [ %trunc_ln4141_4, %branch13 ], [ %trunc_ln4141_4, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 238 'phi' 'knn_set_2_load_124' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_43 : Operation 239 [1/1] (0.00ns)   --->   "%knn_set_1_load_121 = phi i9 [ %trunc_ln4141_2, %LANES_begin ], [ %trunc_ln4141_2, %branch17 ], [ %trunc_ln4141_2, %branch16 ], [ %trunc_ln4141_2, %branch15 ], [ %trunc_ln4141_2, %branch14 ], [ %zext_ln4132_1, %branch13 ], [ %trunc_ln4141_2, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 239 'phi' 'knn_set_1_load_121' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%knn_set_0_load_118 = phi i9 [ %trunc_ln4141, %LANES_begin ], [ %trunc_ln4141, %branch17 ], [ %trunc_ln4141, %branch16 ], [ %trunc_ln4141, %branch15 ], [ %trunc_ln4141, %branch14 ], [ %trunc_ln4141, %branch13 ], [ %zext_ln4132_1, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 240 'phi' 'knn_set_0_load_118' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.00ns)   --->   "%knn_set_5_load_115 = phi i9 [ %trunc_ln4141_5, %LANES_begin ], [ %zext_ln4132_1, %branch17 ], [ %trunc_ln4141_5, %branch16 ], [ %trunc_ln4141_5, %branch15 ], [ %trunc_ln4141_5, %branch14 ], [ %trunc_ln4141_5, %branch13 ], [ %trunc_ln4141_5, %branch12 ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495]   --->   Operation 241 'phi' 'knn_set_5_load_115' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str89, i32 %tmp_3)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7496]   --->   Operation 242 'specregionend' 'empty_8' <Predicate = (!icmp_ln7489)> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 243 'br' <Predicate = (!icmp_ln7489)> <Delay = 0.00>

State 44 <SV = 19> <Delay = 1.76>
ST_44 : Operation 244 [1/1] (1.76ns)   --->   "br label %.preheader429.preheader" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 244 'br' <Predicate = true> <Delay = 1.76>

State 45 <SV = 20> <Delay = 3.21>
ST_45 : Operation 245 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i3 [ %add_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader429.preheader.preheader ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 245 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %select_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader429.preheader.preheader ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 246 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%label_list_2_14 = phi i32 [ %select_ln4479, %INSERTION_SORT_OUTER ], [ %tmp_V_25, %.preheader429.preheader.preheader ]"   --->   Operation 247 'phi' 'label_list_2_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns)   --->   "%label_list_2_1 = phi i32 [ %select_ln4479_2, %INSERTION_SORT_OUTER ], [ %tmp_V_26, %.preheader429.preheader.preheader ]"   --->   Operation 248 'phi' 'label_list_2_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%label_list_1_1 = phi i32 [ %select_ln4479_4, %INSERTION_SORT_OUTER ], [ %tmp_V_27, %.preheader429.preheader.preheader ]"   --->   Operation 249 'phi' 'label_list_1_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%min_distance_list_2_1 = phi i32 [ %min_distance_list_0_2, %INSERTION_SORT_OUTER ], [ %tmp_V_22, %.preheader429.preheader.preheader ]"   --->   Operation 250 'phi' 'min_distance_list_2_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (0.00ns)   --->   "%min_distance_list_2_1_10 = phi i32 [ %min_distance_list_0_4, %INSERTION_SORT_OUTER ], [ %tmp_V_23, %.preheader429.preheader.preheader ]"   --->   Operation 251 'phi' 'min_distance_list_2_1_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%min_distance_list_1_1 = phi i32 [ %min_distance_list_1_3, %INSERTION_SORT_OUTER ], [ %tmp_V_24, %.preheader429.preheader.preheader ]"   --->   Operation 252 'phi' 'min_distance_list_1_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %INSERTION_SORT_OUTER ], [ 0, %.preheader429.preheader.preheader ]"   --->   Operation 253 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln4463 = zext i2 %i_0_i to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 254 'zext' 'zext_ln4463' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln4463 = trunc i2 %i_0_i to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 255 'trunc' 'trunc_ln4463' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 256 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 257 [1/1] (1.65ns)   --->   "%sub_ln4463 = sub i3 %shl_ln1, %zext_ln4463" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 257 'sub' 'sub_ln4463' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 258 [1/1] (1.13ns)   --->   "%icmp_ln4454 = icmp eq i3 %indvar_flatten11, -2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 258 'icmp' 'icmp_ln4454' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 259 [1/1] (1.65ns)   --->   "%add_ln4454 = add i3 1, %indvar_flatten11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 259 'add' 'add_ln4454' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4454, label %.preheader1.i.preheader, label %INSERTION_SORT_OUTER" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 261 [1/1] (0.95ns)   --->   "%icmp_ln4456 = icmp eq i2 %j_0_i, -1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4456->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 261 'icmp' 'icmp_ln4456' <Predicate = (!icmp_ln4454)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 262 [1/1] (0.99ns)   --->   "%select_ln4463_3 = select i1 %icmp_ln4456, i2 0, i2 %j_0_i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 262 'select' 'select_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 263 [1/1] (1.56ns)   --->   "%add_ln4454_1 = add i2 1, %i_0_i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 263 'add' 'add_ln4454_1' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln4463_4 = zext i2 %add_ln4454_1 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 264 'zext' 'zext_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln4463_1 = trunc i2 %add_ln4454_1 to i1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 265 'trunc' 'trunc_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln4463_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463_1, i2 0)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 266 'bitconcatenate' 'shl_ln4463_mid1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_45 : Operation 267 [1/1] (1.65ns)   --->   "%sub_ln4463_1 = sub i3 %shl_ln4463_mid1, %zext_ln4463_4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 267 'sub' 'sub_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 21> <Delay = 2.78>
ST_46 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%select_ln4463_4 = select i1 %icmp_ln4456, i3 %sub_ln4463_1, i3 %sub_ln4463" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 268 'select' 'select_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%zext_ln4463_1 = zext i2 %select_ln4463_3 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 269 'zext' 'zext_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_46 : Operation 270 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln4463 = add i3 %select_ln4463_4, %zext_ln4463_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 270 'add' 'add_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 271 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %add_ln4463, 0" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 271 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 272 [1/1] (1.13ns)   --->   "%icmp_ln13_1 = icmp eq i3 %add_ln4463, 1" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 272 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 3.06>
ST_47 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%select_ln13 = select i1 %icmp_ln13, i9 %knn_set_0_load_1, i9 %knn_set_5_load_1" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 273 'select' 'select_ln13' <Predicate = (!icmp_ln4454 & !icmp_ln13_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 274 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln13_1 = select i1 %icmp_ln13_1, i9 %knn_set_1_load_1, i9 %select_ln13" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 274 'select' 'select_ln13_1' <Predicate = (!icmp_ln4454)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 275 [1/1] (1.13ns)   --->   "%icmp_ln13_2 = icmp eq i3 %add_ln4463, 2" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 275 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln13_2 = select i1 %icmp_ln13_2, i9 %knn_set_2_load_1, i9 %select_ln13_1" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 276 'select' 'select_ln13_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 277 [1/1] (1.13ns)   --->   "%icmp_ln13_3 = icmp eq i3 %add_ln4463, 3" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 277 'icmp' 'icmp_ln13_3' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 278 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %icmp_ln13_3, i9 %knn_set_3_load_1, i9 %select_ln13_2" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 278 'select' 'select_ln13_3' <Predicate = (!icmp_ln4454)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 279 [1/1] (1.13ns)   --->   "%icmp_ln13_4 = icmp eq i3 %add_ln4463, -4" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 279 'icmp' 'icmp_ln13_4' <Predicate = (!icmp_ln4454)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 280 [1/1] (0.96ns) (out node of the LUT)   --->   "%min_distance_list_2 = select i1 %icmp_ln13_4, i9 %knn_set_4_load_1, i9 %select_ln13_3" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 280 'select' 'min_distance_list_2' <Predicate = (!icmp_ln4454)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 23> <Delay = 2.47>
ST_48 : Operation 281 [1/1] (0.99ns)   --->   "%select_ln4454 = select i1 %icmp_ln4456, i2 %add_ln4454_1, i2 %i_0_i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 281 'select' 'select_ln4454' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i9 %min_distance_list_2 to i32" [aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 282 'zext' 'zext_ln13' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_48 : Operation 283 [1/1] (2.47ns)   --->   "%icmp_ln4463 = icmp slt i32 %zext_ln13, %min_distance_list_1_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 283 'icmp' 'icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 284 [1/1] (2.47ns)   --->   "%icmp_ln4463_1 = icmp slt i32 %zext_ln13, %min_distance_list_2_1_10" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 284 'icmp' 'icmp_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 285 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln4463_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4456->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 285 'add' 'j' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 2.49>
ST_49 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%select_ln4463 = select i1 %icmp_ln4463, i6 0, i6 -24" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 286 'select' 'select_ln4463' <Predicate = (!icmp_ln4454 & !icmp_ln4463_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%not_icmp_ln4463 = xor i1 %icmp_ln4463, true" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 287 'xor' 'not_icmp_ln4463' <Predicate = (!icmp_ln4454 & icmp_ln4463_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%zext_ln4463_2 = zext i1 %not_icmp_ln4463 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 288 'zext' 'zext_ln4463_2' <Predicate = (!icmp_ln4454 & icmp_ln4463_1)> <Delay = 0.00>
ST_49 : Operation 289 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_1 = select i1 %icmp_ln4463_1, i6 %zext_ln4463_2, i6 %select_ln4463" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 289 'select' 'select_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 290 [1/1] (2.47ns)   --->   "%icmp_ln4463_2 = icmp slt i32 %zext_ln13, %min_distance_list_2_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 290 'icmp' 'icmp_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln4463_1, i32 2, i32 5)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 291 'partselect' 'tmp_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_49 : Operation 292 [1/1] (1.30ns)   --->   "%icmp_ln4463_3 = icmp ne i4 %tmp_1, 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 292 'icmp' 'icmp_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 2.55>
ST_50 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%trunc_ln4463_2 = trunc i6 %select_ln4463_1 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 293 'trunc' 'trunc_ln4463_2' <Predicate = (!icmp_ln4454 & !icmp_ln4463_3 & icmp_ln4463_2)> <Delay = 0.00>
ST_50 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%phitmp_i_2 = select i1 %icmp_ln4463_3, i2 -2, i2 %trunc_ln4463_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 294 'select' 'phitmp_i_2' <Predicate = (!icmp_ln4454 & icmp_ln4463_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%zext_ln4463_3 = zext i2 %phitmp_i_2 to i6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 295 'zext' 'zext_ln4463_3' <Predicate = (!icmp_ln4454 & icmp_ln4463_2)> <Delay = 0.00>
ST_50 : Operation 296 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_2 = select i1 %icmp_ln4463_2, i6 %zext_ln4463_3, i6 %select_ln4463_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 296 'select' 'select_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln4463_2, i32 1, i32 5)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 297 'partselect' 'tmp_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (1.36ns)   --->   "%icmp_ln4474 = icmp eq i5 %tmp_2, 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 298 'icmp' 'icmp_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 3.10>
ST_51 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 299 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 300 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 300 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str90) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4457->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 301 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str90)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4457->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 302 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4458->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 303 'specpipeline' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (1.42ns)   --->   "%icmp_ln4479 = icmp eq i6 %select_ln4463_2, 2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 304 'icmp' 'icmp_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln4479)   --->   "%select_ln4474 = select i1 %icmp_ln4474, i32 %label_list_2_1, i32 %label_list_2_14" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 305 'select' 'select_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln4479)   --->   "%xor_ln4474 = xor i1 %icmp_ln4474, true" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 306 'xor' 'xor_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln4479 = and i1 %icmp_ln4479, %xor_ln4474" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 307 'and' 'and_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 308 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4479 = select i1 %and_ln4479, i32 9, i32 %select_ln4474" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 308 'select' 'select_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_0_2)   --->   "%min_distance_list_0_1 = select i1 %icmp_ln4474, i32 %min_distance_list_2_1_10, i32 %min_distance_list_2_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 309 'select' 'min_distance_list_0_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 310 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_0_2 = select i1 %and_ln4479, i32 %zext_ln13, i32 %min_distance_list_0_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 310 'select' 'min_distance_list_0_2' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 311 [1/1] (1.42ns)   --->   "%icmp_ln4474_1 = icmp eq i6 %select_ln4463_2, 0" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 311 'icmp' 'icmp_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 312 [1/1] (1.42ns)   --->   "%icmp_ln4479_1 = icmp eq i6 %select_ln4463_2, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 312 'icmp' 'icmp_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln4479_2)   --->   "%select_ln4474_2 = select i1 %icmp_ln4474_1, i32 %label_list_1_1, i32 %label_list_2_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 313 'select' 'select_ln4474_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln4479_1)   --->   "%xor_ln4474_1 = xor i1 %icmp_ln4474_1, true" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 314 'xor' 'xor_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln4479_1 = and i1 %icmp_ln4479_1, %xor_ln4474_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 315 'and' 'and_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 316 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4479_2 = select i1 %and_ln4479_1, i32 9, i32 %select_ln4474_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 316 'select' 'select_ln4479_2' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_0_4)   --->   "%min_distance_list_0_3 = select i1 %icmp_ln4474_1, i32 %min_distance_list_1_1, i32 %min_distance_list_2_1_10" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 317 'select' 'min_distance_list_0_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 318 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_0_4 = select i1 %and_ln4479_1, i32 %zext_ln13, i32 %min_distance_list_0_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 318 'select' 'min_distance_list_0_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 319 [1/1] (0.69ns)   --->   "%select_ln4479_4 = select i1 %icmp_ln4474_1, i32 9, i32 %label_list_1_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 319 'select' 'select_ln4479_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 320 [1/1] (0.69ns)   --->   "%min_distance_list_1_3 = select i1 %icmp_ln4474_1, i32 %zext_ln13, i32 %min_distance_list_1_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 320 'select' 'min_distance_list_1_3' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 321 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str90, i32 %tmp_7)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4499->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502]   --->   Operation 321 'specregionend' 'empty_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 322 [1/1] (0.00ns)   --->   "br label %.preheader429.preheader"   --->   Operation 322 'br' <Predicate = (!icmp_ln4454)> <Delay = 0.00>

State 52 <SV = 21> <Delay = 1.76>
ST_52 : Operation 323 [1/1] (0.00ns)   --->   "%vote_list_9 = alloca i32"   --->   Operation 323 'alloca' 'vote_list_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%vote_list_9_1 = alloca i32"   --->   Operation 324 'alloca' 'vote_list_9_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%vote_list_9_2 = alloca i32"   --->   Operation 325 'alloca' 'vote_list_9_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (0.00ns)   --->   "%vote_list_9_3 = alloca i32"   --->   Operation 326 'alloca' 'vote_list_9_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%vote_list_9_4 = alloca i32"   --->   Operation 327 'alloca' 'vote_list_9_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 328 [1/1] (0.00ns)   --->   "%vote_list_9_5 = alloca i32"   --->   Operation 328 'alloca' 'vote_list_9_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 329 [1/1] (0.00ns)   --->   "%vote_list_9_6 = alloca i32"   --->   Operation 329 'alloca' 'vote_list_9_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 330 [1/1] (0.00ns)   --->   "%vote_list_9_7 = alloca i32"   --->   Operation 330 'alloca' 'vote_list_9_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 331 [1/1] (0.00ns)   --->   "%vote_list_9_8 = alloca i32"   --->   Operation 331 'alloca' 'vote_list_9_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 332 [1/1] (0.00ns)   --->   "%vote_list_9_9 = alloca i32"   --->   Operation 332 'alloca' 'vote_list_9_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 333 [1/1] (0.00ns)   --->   "%vote_list_9_10 = alloca i32"   --->   Operation 333 'alloca' 'vote_list_9_10' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 334 [1/1] (0.00ns)   --->   "%vote_list_9_11 = alloca i32"   --->   Operation 334 'alloca' 'vote_list_9_11' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 335 [1/1] (0.00ns)   --->   "%vote_list_9_12 = alloca i32"   --->   Operation 335 'alloca' 'vote_list_9_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 336 [1/1] (0.00ns)   --->   "%vote_list_9_13 = alloca i32"   --->   Operation 336 'alloca' 'vote_list_9_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 337 [1/1] (0.00ns)   --->   "%vote_list_9_14 = alloca i32"   --->   Operation 337 'alloca' 'vote_list_9_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 338 [1/1] (0.00ns)   --->   "%vote_list_9_15 = alloca i32"   --->   Operation 338 'alloca' 'vote_list_9_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 339 [1/1] (0.00ns)   --->   "%vote_list_9_16 = alloca i32"   --->   Operation 339 'alloca' 'vote_list_9_16' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 340 [1/1] (0.00ns)   --->   "%vote_list_9_17 = alloca i32"   --->   Operation 340 'alloca' 'vote_list_9_17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 341 [1/1] (0.00ns)   --->   "%vote_list_9_18 = alloca i32"   --->   Operation 341 'alloca' 'vote_list_9_18' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 342 [1/1] (0.00ns)   --->   "%vote_list_9_19 = alloca i32"   --->   Operation 342 'alloca' 'vote_list_9_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 343 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_19" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 343 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 344 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_18" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 344 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 345 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_17" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 345 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 346 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_16" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 346 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 347 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_15" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 347 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 348 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_14" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 348 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 349 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_13" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 349 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 350 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_12" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 350 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 351 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 351 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 352 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_10" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 352 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 353 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 353 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 354 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 354 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 355 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 355 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 356 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 356 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 357 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 357 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 358 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 358 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 359 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 359 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 360 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 360 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 361 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 361 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 362 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 362 'store' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 363 [1/1] (1.76ns)   --->   "br label %.preheader1.i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 363 'br' <Predicate = true> <Delay = 1.76>

State 53 <SV = 22> <Delay = 1.77>
ST_53 : Operation 364 [1/1] (0.00ns)   --->   "%i1_0_i = phi i2 [ %i_2, %INCREMENT_end ], [ 0, %.preheader1.i.preheader ]"   --->   Operation 364 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 365 [1/1] (0.95ns)   --->   "%icmp_ln4520 = icmp eq i2 %i1_0_i, -1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 365 'icmp' 'icmp_ln4520' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 366 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 366 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 367 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i1_0_i, 1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 367 'add' 'i_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 368 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4520, label %.preheader.i700.0, label %INCREMENT_begin" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 369 [1/1] (1.77ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %label_list_1_1, i32 %label_list_2_1, i32 %label_list_2_14, i2 %i1_0_i)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 369 'mux' 'tmp_5' <Predicate = (!icmp_ln4520)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln4523 = trunc i32 %tmp_5 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 370 'trunc' 'trunc_ln4523' <Predicate = (!icmp_ln4520)> <Delay = 0.00>

State 54 <SV = 23> <Delay = 2.63>
ST_54 : Operation 371 [1/1] (0.00ns)   --->   "%vote_list_9_10_load = load i32* %vote_list_9_10" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 371 'load' 'vote_list_9_10_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 372 [1/1] (0.00ns)   --->   "%vote_list_9_11_load = load i32* %vote_list_9_11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 372 'load' 'vote_list_9_11_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 373 [1/1] (0.00ns)   --->   "%vote_list_9_12_load = load i32* %vote_list_9_12" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 373 'load' 'vote_list_9_12_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 374 [1/1] (0.00ns)   --->   "%vote_list_9_13_load = load i32* %vote_list_9_13" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 374 'load' 'vote_list_9_13_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 375 [1/1] (0.00ns)   --->   "%vote_list_9_14_load = load i32* %vote_list_9_14" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 375 'load' 'vote_list_9_14_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 376 [1/1] (0.00ns)   --->   "%vote_list_9_15_load = load i32* %vote_list_9_15" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 376 'load' 'vote_list_9_15_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 377 [1/1] (0.00ns)   --->   "%vote_list_9_16_load = load i32* %vote_list_9_16" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 377 'load' 'vote_list_9_16_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 378 [1/1] (0.00ns)   --->   "%vote_list_9_17_load = load i32* %vote_list_9_17" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 378 'load' 'vote_list_9_17_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 379 [1/1] (0.00ns)   --->   "%vote_list_9_18_load = load i32* %vote_list_9_18" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 379 'load' 'vote_list_9_18_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 380 [1/1] (0.00ns)   --->   "%vote_list_9_19_load = load i32* %vote_list_9_19" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 380 'load' 'vote_list_9_19_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_54 : Operation 381 [1/1] (2.63ns)   --->   "%tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %vote_list_9_10_load, i32 %vote_list_9_11_load, i32 %vote_list_9_12_load, i32 %vote_list_9_13_load, i32 %vote_list_9_14_load, i32 %vote_list_9_15_load, i32 %vote_list_9_16_load, i32 %vote_list_9_17_load, i32 %vote_list_9_18_load, i32 %vote_list_9_19_load, i4 %trunc_ln4523)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 381 'mux' 'tmp_6' <Predicate = (!icmp_ln4520)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 382 [1/1] (1.36ns)   --->   "switch i4 %trunc_ln4523, label %branch113 [
    i4 0, label %INCREMENT_begin.INCREMENT_end_crit_edge
    i4 1, label %branch105
    i4 2, label %branch106
    i4 3, label %branch107
    i4 4, label %branch108
    i4 5, label %branch109
    i4 6, label %branch110
    i4 7, label %branch111
    i4 -8, label %branch112
  ]" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 382 'switch' <Predicate = (!icmp_ln4520)> <Delay = 1.36>

State 55 <SV = 24> <Delay = 2.55>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str94) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4521->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 383 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str94)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4521->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 384 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4522->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 385 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 386 [1/1] (2.55ns)   --->   "%vote_list_0 = add nsw i32 1, %tmp_6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 386 'add' 'vote_list_0' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 387 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 387 'br' <Predicate = (trunc_ln4523 == 8)> <Delay = 0.00>
ST_55 : Operation 388 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 388 'br' <Predicate = (trunc_ln4523 == 7)> <Delay = 0.00>
ST_55 : Operation 389 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 389 'br' <Predicate = (trunc_ln4523 == 6)> <Delay = 0.00>
ST_55 : Operation 390 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 390 'br' <Predicate = (trunc_ln4523 == 5)> <Delay = 0.00>
ST_55 : Operation 391 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 391 'br' <Predicate = (trunc_ln4523 == 4)> <Delay = 0.00>
ST_55 : Operation 392 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 392 'br' <Predicate = (trunc_ln4523 == 3)> <Delay = 0.00>
ST_55 : Operation 393 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 393 'br' <Predicate = (trunc_ln4523 == 2)> <Delay = 0.00>
ST_55 : Operation 394 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 394 'br' <Predicate = (trunc_ln4523 == 1)> <Delay = 0.00>
ST_55 : Operation 395 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 395 'br' <Predicate = (trunc_ln4523 == 0)> <Delay = 0.00>
ST_55 : Operation 396 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 396 'br' <Predicate = (trunc_ln4523 == 15) | (trunc_ln4523 == 14) | (trunc_ln4523 == 13) | (trunc_ln4523 == 12) | (trunc_ln4523 == 11) | (trunc_ln4523 == 10) | (trunc_ln4523 == 9)> <Delay = 0.00>

State 56 <SV = 25> <Delay = 1.76>
ST_56 : Operation 397 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_18" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 397 'store' <Predicate = (trunc_ln4523 == 8)> <Delay = 1.76>
ST_56 : Operation 398 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 398 'store' <Predicate = (trunc_ln4523 == 8)> <Delay = 1.76>
ST_56 : Operation 399 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_17" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 399 'store' <Predicate = (trunc_ln4523 == 7)> <Delay = 1.76>
ST_56 : Operation 400 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 400 'store' <Predicate = (trunc_ln4523 == 7)> <Delay = 1.76>
ST_56 : Operation 401 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_16" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 401 'store' <Predicate = (trunc_ln4523 == 6)> <Delay = 1.76>
ST_56 : Operation 402 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 402 'store' <Predicate = (trunc_ln4523 == 6)> <Delay = 1.76>
ST_56 : Operation 403 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_15" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 403 'store' <Predicate = (trunc_ln4523 == 5)> <Delay = 1.76>
ST_56 : Operation 404 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 404 'store' <Predicate = (trunc_ln4523 == 5)> <Delay = 1.76>
ST_56 : Operation 405 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_14" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 405 'store' <Predicate = (trunc_ln4523 == 4)> <Delay = 1.76>
ST_56 : Operation 406 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 406 'store' <Predicate = (trunc_ln4523 == 4)> <Delay = 1.76>
ST_56 : Operation 407 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_13" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 407 'store' <Predicate = (trunc_ln4523 == 3)> <Delay = 1.76>
ST_56 : Operation 408 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 408 'store' <Predicate = (trunc_ln4523 == 3)> <Delay = 1.76>
ST_56 : Operation 409 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_12" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 409 'store' <Predicate = (trunc_ln4523 == 2)> <Delay = 1.76>
ST_56 : Operation 410 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 410 'store' <Predicate = (trunc_ln4523 == 2)> <Delay = 1.76>
ST_56 : Operation 411 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_11" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 411 'store' <Predicate = (trunc_ln4523 == 1)> <Delay = 1.76>
ST_56 : Operation 412 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 412 'store' <Predicate = (trunc_ln4523 == 1)> <Delay = 1.76>
ST_56 : Operation 413 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_10" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 413 'store' <Predicate = (trunc_ln4523 == 0)> <Delay = 1.76>
ST_56 : Operation 414 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 414 'store' <Predicate = (trunc_ln4523 == 0)> <Delay = 1.76>
ST_56 : Operation 415 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_19" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 415 'store' <Predicate = (trunc_ln4523 == 15) | (trunc_ln4523 == 14) | (trunc_ln4523 == 13) | (trunc_ln4523 == 12) | (trunc_ln4523 == 11) | (trunc_ln4523 == 10) | (trunc_ln4523 == 9)> <Delay = 1.76>
ST_56 : Operation 416 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 416 'store' <Predicate = (trunc_ln4523 == 15) | (trunc_ln4523 == 14) | (trunc_ln4523 == 13) | (trunc_ln4523 == 12) | (trunc_ln4523 == 11) | (trunc_ln4523 == 10) | (trunc_ln4523 == 9)> <Delay = 1.76>
ST_56 : Operation 417 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str94, i32 %tmp_4)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4524->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 417 'specregionend' 'empty_14' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_56 : Operation 418 [1/1] (0.00ns)   --->   "br label %.preheader1.i" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 418 'br' <Predicate = (!icmp_ln4520)> <Delay = 0.00>

State 57 <SV = 23> <Delay = 2.47>
ST_57 : Operation 419 [1/1] (0.00ns)   --->   "%vote_list_9_load = load i32* %vote_list_9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 419 'load' 'vote_list_9_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 420 [1/1] (0.00ns)   --->   "%vote_list_9_1_load = load i32* %vote_list_9_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 420 'load' 'vote_list_9_1_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 421 [1/1] (2.47ns)   --->   "%icmp_ln4533 = icmp slt i32 %vote_list_9_1_load, %vote_list_9_load" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 421 'icmp' 'icmp_ln4533' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 24> <Delay = 2.47>
ST_58 : Operation 422 [1/1] (0.00ns)   --->   "%vote_list_9_2_load = load i32* %vote_list_9_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 422 'load' 'vote_list_9_2_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4533_1)   --->   "%select_ln4533 = select i1 %icmp_ln4533, i32 %vote_list_9_load, i32 %vote_list_9_1_load" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 423 'select' 'select_ln4533' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 424 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln4533_1 = icmp slt i32 %vote_list_9_2_load, %select_ln4533" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 424 'icmp' 'icmp_ln4533_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 25> <Delay = 3.05>
ST_59 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln4533_1)   --->   "%xor_ln4533 = xor i1 %icmp_ln4533, true" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 425 'xor' 'xor_ln4533' <Predicate = (icmp_ln4533_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln4533_1)   --->   "%zext_ln4533 = zext i1 %xor_ln4533 to i2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 426 'zext' 'zext_ln4533' <Predicate = (icmp_ln4533_1)> <Delay = 0.00>
ST_59 : Operation 427 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4533_1 = select i1 %icmp_ln4533_1, i2 %zext_ln4533, i2 -2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 427 'select' 'select_ln4533_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln4533_1 = zext i2 %select_ln4533_1 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 428 'zext' 'zext_ln4533_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 429 [1/1] (2.06ns)   --->   "%phi_ln = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i4 %zext_ln4533_1)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 429 'mux' 'phi_ln' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 26> <Delay = 3.46>
ST_60 : Operation 430 [1/1] (0.00ns)   --->   "%vote_list_9_3_load = load i32* %vote_list_9_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 430 'load' 'vote_list_9_3_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 431 [1/1] (2.47ns)   --->   "%icmp_ln4533_2 = icmp slt i32 %vote_list_9_3_load, %phi_ln" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 431 'icmp' 'icmp_ln4533_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 432 [1/1] (0.99ns)   --->   "%select_ln4533_2 = select i1 %icmp_ln4533_2, i2 %select_ln4533_1, i2 -1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 432 'select' 'select_ln4533_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 27> <Delay = 2.06>
ST_61 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln4533_3 = zext i2 %select_ln4533_2 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 433 'zext' 'zext_ln4533_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 434 [1/1] (2.06ns)   --->   "%phi_ln4533_1 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i4 %zext_ln4533_3)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 434 'mux' 'phi_ln4533_1' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 28> <Delay = 2.47>
ST_62 : Operation 435 [1/1] (0.00ns)   --->   "%vote_list_9_4_load = load i32* %vote_list_9_4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 435 'load' 'vote_list_9_4_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 436 [1/1] (2.47ns)   --->   "%icmp_ln4533_3 = icmp slt i32 %vote_list_9_4_load, %phi_ln4533_1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 436 'icmp' 'icmp_ln4533_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 29> <Delay = 3.04>
ST_63 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln4533_2 = zext i2 %select_ln4533_2 to i3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 437 'zext' 'zext_ln4533_2' <Predicate = (icmp_ln4533_3)> <Delay = 0.00>
ST_63 : Operation 438 [1/1] (0.98ns)   --->   "%select_ln4533_3 = select i1 %icmp_ln4533_3, i3 %zext_ln4533_2, i3 -4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 438 'select' 'select_ln4533_3' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln4533_4 = zext i3 %select_ln4533_3 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 439 'zext' 'zext_ln4533_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 440 [1/1] (2.06ns)   --->   "%phi_ln4533_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i4 %zext_ln4533_4)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 440 'mux' 'phi_ln4533_2' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 30> <Delay = 3.45>
ST_64 : Operation 441 [1/1] (0.00ns)   --->   "%vote_list_9_5_load = load i32* %vote_list_9_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 441 'load' 'vote_list_9_5_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 442 [1/1] (2.47ns)   --->   "%icmp_ln4533_4 = icmp slt i32 %vote_list_9_5_load, %phi_ln4533_2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 442 'icmp' 'icmp_ln4533_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 443 [1/1] (0.98ns)   --->   "%select_ln4533_4 = select i1 %icmp_ln4533_4, i3 %select_ln4533_3, i3 -3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 443 'select' 'select_ln4533_4' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 65 <SV = 31> <Delay = 2.06>
ST_65 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln4533_5 = zext i3 %select_ln4533_4 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 444 'zext' 'zext_ln4533_5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 445 [1/1] (2.06ns)   --->   "%phi_ln4533_3 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i4 %zext_ln4533_5)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 445 'mux' 'phi_ln4533_3' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 32> <Delay = 3.45>
ST_66 : Operation 446 [1/1] (0.00ns)   --->   "%vote_list_9_6_load = load i32* %vote_list_9_6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 446 'load' 'vote_list_9_6_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 447 [1/1] (2.47ns)   --->   "%icmp_ln4533_5 = icmp slt i32 %vote_list_9_6_load, %phi_ln4533_3" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 447 'icmp' 'icmp_ln4533_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 448 [1/1] (0.98ns)   --->   "%select_ln4533_5 = select i1 %icmp_ln4533_5, i3 %select_ln4533_4, i3 -2" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 448 'select' 'select_ln4533_5' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 67 <SV = 33> <Delay = 2.06>
ST_67 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln4533_6 = zext i3 %select_ln4533_5 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 449 'zext' 'zext_ln4533_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 450 [1/1] (2.06ns)   --->   "%phi_ln4533_4 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i4 %zext_ln4533_6)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 450 'mux' 'phi_ln4533_4' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 34> <Delay = 3.45>
ST_68 : Operation 451 [1/1] (0.00ns)   --->   "%vote_list_9_7_load = load i32* %vote_list_9_7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 451 'load' 'vote_list_9_7_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 452 [1/1] (2.47ns)   --->   "%icmp_ln4533_6 = icmp slt i32 %vote_list_9_7_load, %phi_ln4533_4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 452 'icmp' 'icmp_ln4533_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 453 [1/1] (0.98ns)   --->   "%select_ln4533_6 = select i1 %icmp_ln4533_6, i3 %select_ln4533_5, i3 -1" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 453 'select' 'select_ln4533_6' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 35> <Delay = 2.06>
ST_69 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln4533_7 = zext i3 %select_ln4533_6 to i4" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 454 'zext' 'zext_ln4533_7' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 455 [1/1] (2.06ns)   --->   "%phi_ln4533_5 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i4 %zext_ln4533_7)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 455 'mux' 'phi_ln4533_5' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 36> <Delay = 3.49>
ST_70 : Operation 456 [1/1] (0.00ns)   --->   "%vote_list_9_8_load = load i32* %vote_list_9_8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 456 'load' 'vote_list_9_8_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 457 [1/1] (2.47ns)   --->   "%icmp_ln4533_7 = icmp slt i32 %vote_list_9_8_load, %phi_ln4533_5" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 457 'icmp' 'icmp_ln4533_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 458 [1/1] (1.02ns)   --->   "%select_ln4533_7 = select i1 %icmp_ln4533_7, i4 %zext_ln4533_7, i4 -8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 458 'select' 'select_ln4533_7' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 71 <SV = 37> <Delay = 2.06>
ST_71 : Operation 459 [1/1] (2.06ns)   --->   "%phi_ln4533_6 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i4 %select_ln4533_7)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 459 'mux' 'phi_ln4533_6' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 38> <Delay = 3.49>
ST_72 : Operation 460 [1/1] (0.00ns)   --->   "%vote_list_9_9_load = load i32* %vote_list_9_9" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 460 'load' 'vote_list_9_9_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 461 [1/1] (2.47ns)   --->   "%icmp_ln4533_8 = icmp slt i32 %vote_list_9_9_load, %phi_ln4533_6" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 461 'icmp' 'icmp_ln4533_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 462 [1/1] (1.02ns)   --->   "%select_ln4533_8 = select i1 %icmp_ln4533_8, i4 %select_ln4533_7, i4 -7" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 462 'select' 'select_ln4533_8' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln4533_8 = zext i4 %select_ln4533_8 to i8" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532]   --->   Operation 463 'zext' 'zext_ln4533_8' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 464 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %zext_ln4533_8)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7535]   --->   Operation 464 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 465 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_2)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7536]   --->   Operation 465 'write' <Predicate = true> <Delay = 0.00>

State 73 <SV = 39> <Delay = 0.00>
ST_73 : Operation 466 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_2)" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7536]   --->   Operation 466 'write' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 467 [1/1] (0.00ns)   --->   "ret void" [../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7538]   --->   Operation 467 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7432) [24]  (1.77 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln7432', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7432) [25]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('training_set_V_addr', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7435) [35]  (0 ns)
	'store' operation ('store_ln7442', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7442) of variable '__Result__', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7442 on array 'training_set_V' [44]  (3.25 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln7486', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7486) of constant 256 on static variable 'knn_set_0' [68]  (1.77 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('knn_set_4_load_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) with incoming values : ('zext_ln4132_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) ('trunc_ln4141_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [77]  (1.77 ns)

 <State 26>: 2.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7491) [85]  (0 ns)
	'icmp' operation ('icmp_ln7491', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7491) [97]  (1.55 ns)
	'select' operation ('select_ln7495', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [98]  (1.25 ns)

 <State 27>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln7495', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [103]  (3.35 ns)

 <State 28>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln7495', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [103]  (3.35 ns)

 <State 29>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[105] ('mul_ln7495_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [105]  (3.89 ns)

 <State 30>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[105] ('mul_ln7495_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [105]  (3.89 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln7494', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494) [117]  (1.82 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('training_set_V_addr_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494) [119]  (0 ns)
	'load' operation ('training_instance.V', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494) on array 'training_set_V' [120]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('training_instance.V', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7494) on array 'training_set_V' [120]  (3.25 ns)

 <State 35>: 3.11ns
The critical path consists of the following:
	'xor' operation ('ret.V', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4128->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [122]  (1.04 ns)
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) to 'popcount' [123]  (2.07 ns)

 <State 36>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) to 'popcount' [123]  (3.38 ns)

 <State 37>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) to 'popcount' [123]  (3.38 ns)

 <State 38>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) to 'popcount' [123]  (3.38 ns)

 <State 39>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) to 'popcount' [123]  (3.38 ns)

 <State 40>: 3.38ns
The critical path consists of the following:
	'call' operation ('dist', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) to 'popcount' [123]  (3.38 ns)

 <State 41>: 2.63ns
The critical path consists of the following:
	'select' operation ('select_ln4141_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [137]  (0.968 ns)
	'icmp' operation ('icmp_ln4141_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [143]  (1.66 ns)

 <State 42>: 4.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4149', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4149->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [150]  (1.66 ns)
	multiplexor before 'phi' operation ('knn_set_4_load_130', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) with incoming values : ('zext_ln4132_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4132->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) ('trunc_ln4141_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4141->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7495) [180]  (1.77 ns)
	blocking operation 1.17 ns on control path)

 <State 43>: 1.3ns
The critical path consists of the following:

 <State 44>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) with incoming values : ('add_ln4454', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [192]  (1.77 ns)

 <State 45>: 3.21ns
The critical path consists of the following:
	'phi' operation ('i_0_i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) with incoming values : ('select_ln4454', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [193]  (0 ns)
	'add' operation ('add_ln4454_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4454->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [213]  (1.56 ns)
	'sub' operation ('sub_ln4463_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [217]  (1.65 ns)

 <State 46>: 2.78ns
The critical path consists of the following:
	'select' operation ('select_ln4463_4', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [218]  (0 ns)
	'add' operation ('add_ln4463', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [224]  (1.65 ns)
	'icmp' operation ('icmp_ln13', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [225]  (1.13 ns)

 <State 47>: 3.07ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln13_2', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [229]  (1.13 ns)
	'select' operation ('select_ln13_2', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [230]  (0 ns)
	'select' operation ('select_ln13_3', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [232]  (0.968 ns)
	'select' operation ('min_distance_list[2]', aesl_mux_load.6i32P.i3:13->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [234]  (0.968 ns)

 <State 48>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4463', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [236]  (2.47 ns)

 <State 49>: 2.49ns
The critical path consists of the following:
	'select' operation ('select_ln4463', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [237]  (0 ns)
	'select' operation ('select_ln4463_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [241]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [245]  (1.3 ns)

 <State 50>: 2.55ns
The critical path consists of the following:
	'select' operation ('phitmp_i_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [246]  (0 ns)
	'select' operation ('select_ln4463_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4463->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [248]  (1.19 ns)
	'icmp' operation ('icmp_ln4474', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4474->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [250]  (1.36 ns)

 <State 51>: 3.1ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4479', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [251]  (1.43 ns)
	'and' operation ('and_ln4479', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [254]  (0.978 ns)
	'select' operation ('select_ln4479', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4479->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7502) [255]  (0.698 ns)

 <State 52>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('vote_list[9]') [272]  (0 ns)
	'store' operation ('store_ln4520', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) of constant 0 on local variable 'vote_list[9]' [311]  (1.77 ns)

 <State 53>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4520->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [314]  (0 ns)
	'mux' operation ('tmp_5', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [333]  (1.77 ns)

 <State 54>: 2.63ns
The critical path consists of the following:
	'load' operation ('vote_list_9_10_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [320]  (0 ns)
	'mux' operation ('tmp_6', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [335]  (2.63 ns)

 <State 55>: 2.55ns
The critical path consists of the following:
	'add' operation ('vote_list[0]', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [336]  (2.55 ns)

 <State 56>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln4523', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) of variable 'vote_list[0]', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4523->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532 on local variable 'vote_list[9]' [339]  (1.77 ns)

 <State 57>: 2.47ns
The critical path consists of the following:
	'load' operation ('vote_list_9_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [382]  (0 ns)
	'icmp' operation ('icmp_ln4533', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [392]  (2.47 ns)

 <State 58>: 2.47ns
The critical path consists of the following:
	'load' operation ('vote_list_9_2_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [384]  (0 ns)
	'icmp' operation ('icmp_ln4533_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [396]  (2.47 ns)

 <State 59>: 3.06ns
The critical path consists of the following:
	'xor' operation ('xor_ln4533', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [393]  (0 ns)
	'select' operation ('select_ln4533_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [397]  (0.993 ns)
	'mux' operation ('phi_ln', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [399]  (2.06 ns)

 <State 60>: 3.47ns
The critical path consists of the following:
	'load' operation ('vote_list_9_3_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [385]  (0 ns)
	'icmp' operation ('icmp_ln4533_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [400]  (2.47 ns)
	'select' operation ('select_ln4533_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [401]  (0.993 ns)

 <State 61>: 2.06ns
The critical path consists of the following:
	'mux' operation ('phi_ln4533_1', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [404]  (2.06 ns)

 <State 62>: 2.47ns
The critical path consists of the following:
	'load' operation ('vote_list_9_4_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [386]  (0 ns)
	'icmp' operation ('icmp_ln4533_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [405]  (2.47 ns)

 <State 63>: 3.04ns
The critical path consists of the following:
	'select' operation ('select_ln4533_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [406]  (0.98 ns)
	'mux' operation ('phi_ln4533_2', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [408]  (2.06 ns)

 <State 64>: 3.45ns
The critical path consists of the following:
	'load' operation ('vote_list_9_5_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [387]  (0 ns)
	'icmp' operation ('icmp_ln4533_4', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [409]  (2.47 ns)
	'select' operation ('select_ln4533_4', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [410]  (0.98 ns)

 <State 65>: 2.06ns
The critical path consists of the following:
	'mux' operation ('phi_ln4533_3', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [412]  (2.06 ns)

 <State 66>: 3.45ns
The critical path consists of the following:
	'load' operation ('vote_list_9_6_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [388]  (0 ns)
	'icmp' operation ('icmp_ln4533_5', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [413]  (2.47 ns)
	'select' operation ('select_ln4533_5', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [414]  (0.98 ns)

 <State 67>: 2.06ns
The critical path consists of the following:
	'mux' operation ('phi_ln4533_4', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [416]  (2.06 ns)

 <State 68>: 3.45ns
The critical path consists of the following:
	'load' operation ('vote_list_9_7_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [389]  (0 ns)
	'icmp' operation ('icmp_ln4533_6', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [417]  (2.47 ns)
	'select' operation ('select_ln4533_6', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [418]  (0.98 ns)

 <State 69>: 2.06ns
The critical path consists of the following:
	'mux' operation ('phi_ln4533_5', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [420]  (2.06 ns)

 <State 70>: 3.5ns
The critical path consists of the following:
	'load' operation ('vote_list_9_8_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [390]  (0 ns)
	'icmp' operation ('icmp_ln4533_7', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [421]  (2.47 ns)
	'select' operation ('select_ln4533_7', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [422]  (1.02 ns)

 <State 71>: 2.06ns
The critical path consists of the following:
	'mux' operation ('phi_ln4533_6', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [423]  (2.06 ns)

 <State 72>: 3.5ns
The critical path consists of the following:
	'load' operation ('vote_list_9_9_load', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) on local variable 'vote_list[9]' [391]  (0 ns)
	'icmp' operation ('icmp_ln4533_8', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [424]  (2.47 ns)
	'select' operation ('select_ln4533_8', ../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:4533->../../input_files/hls_src/dg_reg/sdsoc/digitrec.cpp:7532) [425]  (1.02 ns)

 <State 73>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
