
Signal_Impact.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac98  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003440  0800ae28  0800ae28  0000be28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e268  0800e268  000101d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e268  0800e268  0000f268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e270  0800e270  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e270  0800e270  0000f270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e274  0800e274  0000f274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800e278  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101d8  2**0
                  CONTENTS
 10 .bss          000046e4  200001d8  200001d8  000101d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200048bc  200048bc  000101d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010168  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e0c  00000000  00000000  00020370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ea0  00000000  00000000  00023180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a6e  00000000  00000000  00024020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000248b6  00000000  00000000  00024a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012e64  00000000  00000000  00049344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ddb0e  00000000  00000000  0005c1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b1  00000000  00000000  00139cb6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000050f4  00000000  00000000  00139d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0013ee5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00002178  00000000  00000000  0013eec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000110  00000000  00000000  0014103d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ae10 	.word	0x0800ae10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800ae10 	.word	0x0800ae10

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <strlen>:
 8000330:	4603      	mov	r3, r0
 8000332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000336:	2a00      	cmp	r2, #0
 8000338:	d1fb      	bne.n	8000332 <strlen+0x2>
 800033a:	1a18      	subs	r0, r3, r0
 800033c:	3801      	subs	r0, #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	@ 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	3c01      	subs	r4, #1
 800047c:	bf28      	it	cs
 800047e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000482:	d2e9      	bcs.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800062a:	bf08      	it	eq
 800062c:	4770      	bxeq	lr
 800062e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000632:	bf04      	itt	eq
 8000634:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000638:	4770      	bxeq	lr
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000640:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000644:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	e71c      	b.n	8000484 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_ul2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	e00a      	b.n	8000672 <__aeabi_l2d+0x16>

0800065c <__aeabi_l2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800066a:	d502      	bpl.n	8000672 <__aeabi_l2d+0x16>
 800066c:	4240      	negs	r0, r0
 800066e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000672:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000676:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800067e:	f43f aed8 	beq.w	8000432 <__adddf3+0xe6>
 8000682:	f04f 0203 	mov.w	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000692:	bf18      	it	ne
 8000694:	3203      	addne	r2, #3
 8000696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	fa00 fc03 	lsl.w	ip, r0, r3
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006aa:	ea40 000e 	orr.w	r0, r0, lr
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	4414      	add	r4, r2
 80006b4:	e6bd      	b.n	8000432 <__adddf3+0xe6>
 80006b6:	bf00      	nop

080006b8 <__aeabi_dmul>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006c6:	bf1d      	ittte	ne
 80006c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006cc:	ea94 0f0c 	teqne	r4, ip
 80006d0:	ea95 0f0c 	teqne	r5, ip
 80006d4:	f000 f8de 	bleq	8000894 <__aeabi_dmul+0x1dc>
 80006d8:	442c      	add	r4, r5
 80006da:	ea81 0603 	eor.w	r6, r1, r3
 80006de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ea:	bf18      	it	ne
 80006ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006f8:	d038      	beq.n	800076c <__aeabi_dmul+0xb4>
 80006fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006fe:	f04f 0500 	mov.w	r5, #0
 8000702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000706:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800070a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800070e:	f04f 0600 	mov.w	r6, #0
 8000712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000716:	f09c 0f00 	teq	ip, #0
 800071a:	bf18      	it	ne
 800071c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000720:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000724:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000728:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800072c:	d204      	bcs.n	8000738 <__aeabi_dmul+0x80>
 800072e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000732:	416d      	adcs	r5, r5
 8000734:	eb46 0606 	adc.w	r6, r6, r6
 8000738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800073c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800074c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000750:	bf88      	it	hi
 8000752:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000756:	d81e      	bhi.n	8000796 <__aeabi_dmul+0xde>
 8000758:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800075c:	bf08      	it	eq
 800075e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000762:	f150 0000 	adcs.w	r0, r0, #0
 8000766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000770:	ea46 0101 	orr.w	r1, r6, r1
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000780:	bfc2      	ittt	gt
 8000782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800078a:	bd70      	popgt	{r4, r5, r6, pc}
 800078c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000790:	f04f 0e00 	mov.w	lr, #0
 8000794:	3c01      	subs	r4, #1
 8000796:	f300 80ab 	bgt.w	80008f0 <__aeabi_dmul+0x238>
 800079a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800079e:	bfde      	ittt	le
 80007a0:	2000      	movle	r0, #0
 80007a2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007a6:	bd70      	pople	{r4, r5, r6, pc}
 80007a8:	f1c4 0400 	rsb	r4, r4, #0
 80007ac:	3c20      	subs	r4, #32
 80007ae:	da35      	bge.n	800081c <__aeabi_dmul+0x164>
 80007b0:	340c      	adds	r4, #12
 80007b2:	dc1b      	bgt.n	80007ec <__aeabi_dmul+0x134>
 80007b4:	f104 0414 	add.w	r4, r4, #20
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f305 	lsl.w	r3, r0, r5
 80007c0:	fa20 f004 	lsr.w	r0, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea40 0002 	orr.w	r0, r0, r2
 80007cc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d8:	fa21 f604 	lsr.w	r6, r1, r4
 80007dc:	eb42 0106 	adc.w	r1, r2, r6
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f1c4 040c 	rsb	r4, r4, #12
 80007f0:	f1c4 0520 	rsb	r5, r4, #32
 80007f4:	fa00 f304 	lsl.w	r3, r0, r4
 80007f8:	fa20 f005 	lsr.w	r0, r0, r5
 80007fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000800:	ea40 0002 	orr.w	r0, r0, r2
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	f141 0100 	adc.w	r1, r1, #0
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 0520 	rsb	r5, r4, #32
 8000820:	fa00 f205 	lsl.w	r2, r0, r5
 8000824:	ea4e 0e02 	orr.w	lr, lr, r2
 8000828:	fa20 f304 	lsr.w	r3, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea43 0302 	orr.w	r3, r3, r2
 8000834:	fa21 f004 	lsr.w	r0, r1, r4
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	fa21 f204 	lsr.w	r2, r1, r4
 8000840:	ea20 0002 	bic.w	r0, r0, r2
 8000844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f094 0f00 	teq	r4, #0
 8000858:	d10f      	bne.n	800087a <__aeabi_dmul+0x1c2>
 800085a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800085e:	0040      	lsls	r0, r0, #1
 8000860:	eb41 0101 	adc.w	r1, r1, r1
 8000864:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000868:	bf08      	it	eq
 800086a:	3c01      	subeq	r4, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1a6>
 800086e:	ea41 0106 	orr.w	r1, r1, r6
 8000872:	f095 0f00 	teq	r5, #0
 8000876:	bf18      	it	ne
 8000878:	4770      	bxne	lr
 800087a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	eb43 0303 	adc.w	r3, r3, r3
 8000884:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3d01      	subeq	r5, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1c6>
 800088e:	ea43 0306 	orr.w	r3, r3, r6
 8000892:	4770      	bx	lr
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089c:	bf18      	it	ne
 800089e:	ea95 0f0c 	teqne	r5, ip
 80008a2:	d00c      	beq.n	80008be <__aeabi_dmul+0x206>
 80008a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ae:	d1d1      	bne.n	8000854 <__aeabi_dmul+0x19c>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	bd70      	pop	{r4, r5, r6, pc}
 80008be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c2:	bf06      	itte	eq
 80008c4:	4610      	moveq	r0, r2
 80008c6:	4619      	moveq	r1, r3
 80008c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008cc:	d019      	beq.n	8000902 <__aeabi_dmul+0x24a>
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	d102      	bne.n	80008da <__aeabi_dmul+0x222>
 80008d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d8:	d113      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	d105      	bne.n	80008ec <__aeabi_dmul+0x234>
 80008e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008e4:	bf1c      	itt	ne
 80008e6:	4610      	movne	r0, r2
 80008e8:	4619      	movne	r1, r3
 80008ea:	d10a      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000906:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800090a:	bd70      	pop	{r4, r5, r6, pc}

0800090c <__aeabi_ddiv>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000912:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800091a:	bf1d      	ittte	ne
 800091c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000920:	ea94 0f0c 	teqne	r4, ip
 8000924:	ea95 0f0c 	teqne	r5, ip
 8000928:	f000 f8a7 	bleq	8000a7a <__aeabi_ddiv+0x16e>
 800092c:	eba4 0405 	sub.w	r4, r4, r5
 8000930:	ea81 0e03 	eor.w	lr, r1, r3
 8000934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800093c:	f000 8088 	beq.w	8000a50 <__aeabi_ddiv+0x144>
 8000940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000944:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800094c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800095c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000960:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000964:	429d      	cmp	r5, r3
 8000966:	bf08      	it	eq
 8000968:	4296      	cmpeq	r6, r2
 800096a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800096e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000972:	d202      	bcs.n	800097a <__aeabi_ddiv+0x6e>
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	ea4f 0232 	mov.w	r2, r2, rrx
 800097a:	1ab6      	subs	r6, r6, r2
 800097c:	eb65 0503 	sbc.w	r5, r5, r3
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800098a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ae:	bf22      	ittt	cs
 80009b0:	1ab6      	subcs	r6, r6, r2
 80009b2:	4675      	movcs	r5, lr
 80009b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b8:	085b      	lsrs	r3, r3, #1
 80009ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009ec:	d018      	beq.n	8000a20 <__aeabi_ddiv+0x114>
 80009ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a0a:	d1c0      	bne.n	800098e <__aeabi_ddiv+0x82>
 8000a0c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a10:	d10b      	bne.n	8000a2a <__aeabi_ddiv+0x11e>
 8000a12:	ea41 0100 	orr.w	r1, r1, r0
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a1e:	e7b6      	b.n	800098e <__aeabi_ddiv+0x82>
 8000a20:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a24:	bf04      	itt	eq
 8000a26:	4301      	orreq	r1, r0
 8000a28:	2000      	moveq	r0, #0
 8000a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a2e:	bf88      	it	hi
 8000a30:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a34:	f63f aeaf 	bhi.w	8000796 <__aeabi_dmul+0xde>
 8000a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a3c:	bf04      	itt	eq
 8000a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a46:	f150 0000 	adcs.w	r0, r0, #0
 8000a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
 8000a50:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a5c:	bfc2      	ittt	gt
 8000a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a66:	bd70      	popgt	{r4, r5, r6, pc}
 8000a68:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6c:	f04f 0e00 	mov.w	lr, #0
 8000a70:	3c01      	subs	r4, #1
 8000a72:	e690      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a74:	ea45 0e06 	orr.w	lr, r5, r6
 8000a78:	e68d      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a7e:	ea94 0f0c 	teq	r4, ip
 8000a82:	bf08      	it	eq
 8000a84:	ea95 0f0c 	teqeq	r5, ip
 8000a88:	f43f af3b 	beq.w	8000902 <__aeabi_dmul+0x24a>
 8000a8c:	ea94 0f0c 	teq	r4, ip
 8000a90:	d10a      	bne.n	8000aa8 <__aeabi_ddiv+0x19c>
 8000a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a96:	f47f af34 	bne.w	8000902 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	f47f af25 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	e72c      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000aa8:	ea95 0f0c 	teq	r5, ip
 8000aac:	d106      	bne.n	8000abc <__aeabi_ddiv+0x1b0>
 8000aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ab2:	f43f aefd 	beq.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	e722      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ac0:	bf18      	it	ne
 8000ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ac6:	f47f aec5 	bne.w	8000854 <__aeabi_dmul+0x19c>
 8000aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ace:	f47f af0d 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ad6:	f47f aeeb 	bne.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ada:	e712      	b.n	8000902 <__aeabi_dmul+0x24a>

08000adc <__gedf2>:
 8000adc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ae0:	e006      	b.n	8000af0 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__ledf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	e002      	b.n	8000af0 <__cmpdf2+0x4>
 8000aea:	bf00      	nop

08000aec <__cmpdf2>:
 8000aec:	f04f 0c01 	mov.w	ip, #1
 8000af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b06:	d01b      	beq.n	8000b40 <__cmpdf2+0x54>
 8000b08:	b001      	add	sp, #4
 8000b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b14:	ea91 0f03 	teqne	r1, r3
 8000b18:	bf02      	ittt	eq
 8000b1a:	ea90 0f02 	teqeq	r0, r2
 8000b1e:	2000      	moveq	r0, #0
 8000b20:	4770      	bxeq	lr
 8000b22:	f110 0f00 	cmn.w	r0, #0
 8000b26:	ea91 0f03 	teq	r1, r3
 8000b2a:	bf58      	it	pl
 8000b2c:	4299      	cmppl	r1, r3
 8000b2e:	bf08      	it	eq
 8000b30:	4290      	cmpeq	r0, r2
 8000b32:	bf2c      	ite	cs
 8000b34:	17d8      	asrcs	r0, r3, #31
 8000b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b3a:	f040 0001 	orr.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__cmpdf2+0x64>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d107      	bne.n	8000b60 <__cmpdf2+0x74>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d1d6      	bne.n	8000b08 <__cmpdf2+0x1c>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d0d3      	beq.n	8000b08 <__cmpdf2+0x1c>
 8000b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdrcmple>:
 8000b68:	4684      	mov	ip, r0
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4662      	mov	r2, ip
 8000b6e:	468c      	mov	ip, r1
 8000b70:	4619      	mov	r1, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	e000      	b.n	8000b78 <__aeabi_cdcmpeq>
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdcmpeq>:
 8000b78:	b501      	push	{r0, lr}
 8000b7a:	f7ff ffb7 	bl	8000aec <__cmpdf2>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	bf48      	it	mi
 8000b82:	f110 0f00 	cmnmi.w	r0, #0
 8000b86:	bd01      	pop	{r0, pc}

08000b88 <__aeabi_dcmpeq>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff fff4 	bl	8000b78 <__aeabi_cdcmpeq>
 8000b90:	bf0c      	ite	eq
 8000b92:	2001      	moveq	r0, #1
 8000b94:	2000      	movne	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmplt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffea 	bl	8000b78 <__aeabi_cdcmpeq>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmple>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff ffe0 	bl	8000b78 <__aeabi_cdcmpeq>
 8000bb8:	bf94      	ite	ls
 8000bba:	2001      	movls	r0, #1
 8000bbc:	2000      	movhi	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_dcmpge>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffce 	bl	8000b68 <__aeabi_cdrcmple>
 8000bcc:	bf94      	ite	ls
 8000bce:	2001      	movls	r0, #1
 8000bd0:	2000      	movhi	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmpgt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffc4 	bl	8000b68 <__aeabi_cdrcmple>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmpun>:
 8000bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x10>
 8000bf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bfa:	d10a      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000bfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x20>
 8000c06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000c0c:	f04f 0000 	mov.w	r0, #0
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0001 	mov.w	r0, #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2iz>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d215      	bcs.n	8000c4e <__aeabi_d2iz+0x36>
 8000c22:	d511      	bpl.n	8000c48 <__aeabi_d2iz+0x30>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d912      	bls.n	8000c54 <__aeabi_d2iz+0x3c>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	4770      	bx	lr
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	4770      	bx	lr
 8000c4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c52:	d105      	bne.n	8000c60 <__aeabi_d2iz+0x48>
 8000c54:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	bf08      	it	eq
 8000c5a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c5e:	4770      	bx	lr
 8000c60:	f04f 0000 	mov.w	r0, #0
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2uiz>:
 8000c68:	004a      	lsls	r2, r1, #1
 8000c6a:	d211      	bcs.n	8000c90 <__aeabi_d2uiz+0x28>
 8000c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c70:	d211      	bcs.n	8000c96 <__aeabi_d2uiz+0x2e>
 8000c72:	d50d      	bpl.n	8000c90 <__aeabi_d2uiz+0x28>
 8000c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c7c:	d40e      	bmi.n	8000c9c <__aeabi_d2uiz+0x34>
 8000c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c8e:	4770      	bx	lr
 8000c90:	f04f 0000 	mov.w	r0, #0
 8000c94:	4770      	bx	lr
 8000c96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c9a:	d102      	bne.n	8000ca2 <__aeabi_d2uiz+0x3a>
 8000c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca0:	4770      	bx	lr
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2f>:
 8000ca8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cb0:	bf24      	itt	cs
 8000cb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_d2f+0x30>
 8000cbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ccc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cdc:	d121      	bne.n	8000d22 <__aeabi_d2f+0x7a>
 8000cde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ce2:	bfbc      	itt	lt
 8000ce4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ce8:	4770      	bxlt	lr
 8000cea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cf2:	f1c2 0218 	rsb	r2, r2, #24
 8000cf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000d02:	bf18      	it	ne
 8000d04:	f040 0001 	orrne.w	r0, r0, #1
 8000d08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d14:	ea40 000c 	orr.w	r0, r0, ip
 8000d18:	fa23 f302 	lsr.w	r3, r3, r2
 8000d1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d20:	e7cc      	b.n	8000cbc <__aeabi_d2f+0x14>
 8000d22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d26:	d107      	bne.n	8000d38 <__aeabi_d2f+0x90>
 8000d28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d36:	4770      	bxne	lr
 8000d38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5c:	f000 b9be 	b.w	80010dc <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f83c 	bl	8000de4 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff ff0b 	bl	8000b9c <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc81 	bl	80006b8 <__aeabi_dmul>
 8000db6:	f7ff ff57 	bl	8000c68 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fc02 	bl	80005c4 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	@ (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc78 	bl	80006b8 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff faba 	bl	8000348 <__aeabi_dsub>
 8000dd4:	f7ff ff48 	bl	8000c68 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	468e      	mov	lr, r1
 8000dec:	4604      	mov	r4, r0
 8000dee:	4688      	mov	r8, r1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d14a      	bne.n	8000e8a <__udivmoddi4+0xa6>
 8000df4:	428a      	cmp	r2, r1
 8000df6:	4617      	mov	r7, r2
 8000df8:	d962      	bls.n	8000ec0 <__udivmoddi4+0xdc>
 8000dfa:	fab2 f682 	clz	r6, r2
 8000dfe:	b14e      	cbz	r6, 8000e14 <__udivmoddi4+0x30>
 8000e00:	f1c6 0320 	rsb	r3, r6, #32
 8000e04:	fa01 f806 	lsl.w	r8, r1, r6
 8000e08:	fa20 f303 	lsr.w	r3, r0, r3
 8000e0c:	40b7      	lsls	r7, r6
 8000e0e:	ea43 0808 	orr.w	r8, r3, r8
 8000e12:	40b4      	lsls	r4, r6
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	fa1f fc87 	uxth.w	ip, r7
 8000e1c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e20:	0c23      	lsrs	r3, r4, #16
 8000e22:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e2a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d909      	bls.n	8000e46 <__udivmoddi4+0x62>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e38:	f080 80ea 	bcs.w	8001010 <__udivmoddi4+0x22c>
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	f240 80e7 	bls.w	8001010 <__udivmoddi4+0x22c>
 8000e42:	3902      	subs	r1, #2
 8000e44:	443b      	add	r3, r7
 8000e46:	1a9a      	subs	r2, r3, r2
 8000e48:	b2a3      	uxth	r3, r4
 8000e4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e5a:	459c      	cmp	ip, r3
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x8e>
 8000e5e:	18fb      	adds	r3, r7, r3
 8000e60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e64:	f080 80d6 	bcs.w	8001014 <__udivmoddi4+0x230>
 8000e68:	459c      	cmp	ip, r3
 8000e6a:	f240 80d3 	bls.w	8001014 <__udivmoddi4+0x230>
 8000e6e:	443b      	add	r3, r7
 8000e70:	3802      	subs	r0, #2
 8000e72:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e76:	eba3 030c 	sub.w	r3, r3, ip
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	b11d      	cbz	r5, 8000e86 <__udivmoddi4+0xa2>
 8000e7e:	40f3      	lsrs	r3, r6
 8000e80:	2200      	movs	r2, #0
 8000e82:	e9c5 3200 	strd	r3, r2, [r5]
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d905      	bls.n	8000e9a <__udivmoddi4+0xb6>
 8000e8e:	b10d      	cbz	r5, 8000e94 <__udivmoddi4+0xb0>
 8000e90:	e9c5 0100 	strd	r0, r1, [r5]
 8000e94:	2100      	movs	r1, #0
 8000e96:	4608      	mov	r0, r1
 8000e98:	e7f5      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000e9a:	fab3 f183 	clz	r1, r3
 8000e9e:	2900      	cmp	r1, #0
 8000ea0:	d146      	bne.n	8000f30 <__udivmoddi4+0x14c>
 8000ea2:	4573      	cmp	r3, lr
 8000ea4:	d302      	bcc.n	8000eac <__udivmoddi4+0xc8>
 8000ea6:	4282      	cmp	r2, r0
 8000ea8:	f200 8105 	bhi.w	80010b6 <__udivmoddi4+0x2d2>
 8000eac:	1a84      	subs	r4, r0, r2
 8000eae:	eb6e 0203 	sbc.w	r2, lr, r3
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	4690      	mov	r8, r2
 8000eb6:	2d00      	cmp	r5, #0
 8000eb8:	d0e5      	beq.n	8000e86 <__udivmoddi4+0xa2>
 8000eba:	e9c5 4800 	strd	r4, r8, [r5]
 8000ebe:	e7e2      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000ec0:	2a00      	cmp	r2, #0
 8000ec2:	f000 8090 	beq.w	8000fe6 <__udivmoddi4+0x202>
 8000ec6:	fab2 f682 	clz	r6, r2
 8000eca:	2e00      	cmp	r6, #0
 8000ecc:	f040 80a4 	bne.w	8001018 <__udivmoddi4+0x234>
 8000ed0:	1a8a      	subs	r2, r1, r2
 8000ed2:	0c03      	lsrs	r3, r0, #16
 8000ed4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed8:	b280      	uxth	r0, r0
 8000eda:	b2bc      	uxth	r4, r7
 8000edc:	2101      	movs	r1, #1
 8000ede:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ee2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ee6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000eea:	fb04 f20c 	mul.w	r2, r4, ip
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x11e>
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ef8:	d202      	bcs.n	8000f00 <__udivmoddi4+0x11c>
 8000efa:	429a      	cmp	r2, r3
 8000efc:	f200 80e0 	bhi.w	80010c0 <__udivmoddi4+0x2dc>
 8000f00:	46c4      	mov	ip, r8
 8000f02:	1a9b      	subs	r3, r3, r2
 8000f04:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f08:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f0c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f10:	fb02 f404 	mul.w	r4, r2, r4
 8000f14:	429c      	cmp	r4, r3
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x144>
 8000f18:	18fb      	adds	r3, r7, r3
 8000f1a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f1e:	d202      	bcs.n	8000f26 <__udivmoddi4+0x142>
 8000f20:	429c      	cmp	r4, r3
 8000f22:	f200 80ca 	bhi.w	80010ba <__udivmoddi4+0x2d6>
 8000f26:	4602      	mov	r2, r0
 8000f28:	1b1b      	subs	r3, r3, r4
 8000f2a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f2e:	e7a5      	b.n	8000e7c <__udivmoddi4+0x98>
 8000f30:	f1c1 0620 	rsb	r6, r1, #32
 8000f34:	408b      	lsls	r3, r1
 8000f36:	fa22 f706 	lsr.w	r7, r2, r6
 8000f3a:	431f      	orrs	r7, r3
 8000f3c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f40:	fa20 f306 	lsr.w	r3, r0, r6
 8000f44:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f4c:	4323      	orrs	r3, r4
 8000f4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f52:	fa1f fc87 	uxth.w	ip, r7
 8000f56:	fbbe f0f9 	udiv	r0, lr, r9
 8000f5a:	0c1c      	lsrs	r4, r3, #16
 8000f5c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f60:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f64:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f68:	45a6      	cmp	lr, r4
 8000f6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f6e:	d909      	bls.n	8000f84 <__udivmoddi4+0x1a0>
 8000f70:	193c      	adds	r4, r7, r4
 8000f72:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f76:	f080 809c 	bcs.w	80010b2 <__udivmoddi4+0x2ce>
 8000f7a:	45a6      	cmp	lr, r4
 8000f7c:	f240 8099 	bls.w	80010b2 <__udivmoddi4+0x2ce>
 8000f80:	3802      	subs	r0, #2
 8000f82:	443c      	add	r4, r7
 8000f84:	eba4 040e 	sub.w	r4, r4, lr
 8000f88:	fa1f fe83 	uxth.w	lr, r3
 8000f8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f90:	fb09 4413 	mls	r4, r9, r3, r4
 8000f94:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f98:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f9c:	45a4      	cmp	ip, r4
 8000f9e:	d908      	bls.n	8000fb2 <__udivmoddi4+0x1ce>
 8000fa0:	193c      	adds	r4, r7, r4
 8000fa2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fa6:	f080 8082 	bcs.w	80010ae <__udivmoddi4+0x2ca>
 8000faa:	45a4      	cmp	ip, r4
 8000fac:	d97f      	bls.n	80010ae <__udivmoddi4+0x2ca>
 8000fae:	3b02      	subs	r3, #2
 8000fb0:	443c      	add	r4, r7
 8000fb2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fb6:	eba4 040c 	sub.w	r4, r4, ip
 8000fba:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fbe:	4564      	cmp	r4, ip
 8000fc0:	4673      	mov	r3, lr
 8000fc2:	46e1      	mov	r9, ip
 8000fc4:	d362      	bcc.n	800108c <__udivmoddi4+0x2a8>
 8000fc6:	d05f      	beq.n	8001088 <__udivmoddi4+0x2a4>
 8000fc8:	b15d      	cbz	r5, 8000fe2 <__udivmoddi4+0x1fe>
 8000fca:	ebb8 0203 	subs.w	r2, r8, r3
 8000fce:	eb64 0409 	sbc.w	r4, r4, r9
 8000fd2:	fa04 f606 	lsl.w	r6, r4, r6
 8000fd6:	fa22 f301 	lsr.w	r3, r2, r1
 8000fda:	431e      	orrs	r6, r3
 8000fdc:	40cc      	lsrs	r4, r1
 8000fde:	e9c5 6400 	strd	r6, r4, [r5]
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	e74f      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000fe6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000fea:	0c01      	lsrs	r1, r0, #16
 8000fec:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ff0:	b280      	uxth	r0, r0
 8000ff2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	4638      	mov	r0, r7
 8000ffa:	463c      	mov	r4, r7
 8000ffc:	46b8      	mov	r8, r7
 8000ffe:	46be      	mov	lr, r7
 8001000:	2620      	movs	r6, #32
 8001002:	fbb1 f1f7 	udiv	r1, r1, r7
 8001006:	eba2 0208 	sub.w	r2, r2, r8
 800100a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800100e:	e766      	b.n	8000ede <__udivmoddi4+0xfa>
 8001010:	4601      	mov	r1, r0
 8001012:	e718      	b.n	8000e46 <__udivmoddi4+0x62>
 8001014:	4610      	mov	r0, r2
 8001016:	e72c      	b.n	8000e72 <__udivmoddi4+0x8e>
 8001018:	f1c6 0220 	rsb	r2, r6, #32
 800101c:	fa2e f302 	lsr.w	r3, lr, r2
 8001020:	40b7      	lsls	r7, r6
 8001022:	40b1      	lsls	r1, r6
 8001024:	fa20 f202 	lsr.w	r2, r0, r2
 8001028:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800102c:	430a      	orrs	r2, r1
 800102e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001032:	b2bc      	uxth	r4, r7
 8001034:	fb0e 3318 	mls	r3, lr, r8, r3
 8001038:	0c11      	lsrs	r1, r2, #16
 800103a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800103e:	fb08 f904 	mul.w	r9, r8, r4
 8001042:	40b0      	lsls	r0, r6
 8001044:	4589      	cmp	r9, r1
 8001046:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800104a:	b280      	uxth	r0, r0
 800104c:	d93e      	bls.n	80010cc <__udivmoddi4+0x2e8>
 800104e:	1879      	adds	r1, r7, r1
 8001050:	f108 3cff 	add.w	ip, r8, #4294967295
 8001054:	d201      	bcs.n	800105a <__udivmoddi4+0x276>
 8001056:	4589      	cmp	r9, r1
 8001058:	d81f      	bhi.n	800109a <__udivmoddi4+0x2b6>
 800105a:	eba1 0109 	sub.w	r1, r1, r9
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	fb0e 1119 	mls	r1, lr, r9, r1
 800106a:	b292      	uxth	r2, r2
 800106c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001070:	4542      	cmp	r2, r8
 8001072:	d229      	bcs.n	80010c8 <__udivmoddi4+0x2e4>
 8001074:	18ba      	adds	r2, r7, r2
 8001076:	f109 31ff 	add.w	r1, r9, #4294967295
 800107a:	d2c4      	bcs.n	8001006 <__udivmoddi4+0x222>
 800107c:	4542      	cmp	r2, r8
 800107e:	d2c2      	bcs.n	8001006 <__udivmoddi4+0x222>
 8001080:	f1a9 0102 	sub.w	r1, r9, #2
 8001084:	443a      	add	r2, r7
 8001086:	e7be      	b.n	8001006 <__udivmoddi4+0x222>
 8001088:	45f0      	cmp	r8, lr
 800108a:	d29d      	bcs.n	8000fc8 <__udivmoddi4+0x1e4>
 800108c:	ebbe 0302 	subs.w	r3, lr, r2
 8001090:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001094:	3801      	subs	r0, #1
 8001096:	46e1      	mov	r9, ip
 8001098:	e796      	b.n	8000fc8 <__udivmoddi4+0x1e4>
 800109a:	eba7 0909 	sub.w	r9, r7, r9
 800109e:	4449      	add	r1, r9
 80010a0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010a4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a8:	fb09 f804 	mul.w	r8, r9, r4
 80010ac:	e7db      	b.n	8001066 <__udivmoddi4+0x282>
 80010ae:	4673      	mov	r3, lr
 80010b0:	e77f      	b.n	8000fb2 <__udivmoddi4+0x1ce>
 80010b2:	4650      	mov	r0, sl
 80010b4:	e766      	b.n	8000f84 <__udivmoddi4+0x1a0>
 80010b6:	4608      	mov	r0, r1
 80010b8:	e6fd      	b.n	8000eb6 <__udivmoddi4+0xd2>
 80010ba:	443b      	add	r3, r7
 80010bc:	3a02      	subs	r2, #2
 80010be:	e733      	b.n	8000f28 <__udivmoddi4+0x144>
 80010c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010c4:	443b      	add	r3, r7
 80010c6:	e71c      	b.n	8000f02 <__udivmoddi4+0x11e>
 80010c8:	4649      	mov	r1, r9
 80010ca:	e79c      	b.n	8001006 <__udivmoddi4+0x222>
 80010cc:	eba1 0109 	sub.w	r1, r1, r9
 80010d0:	46c4      	mov	ip, r8
 80010d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010d6:	fb09 f804 	mul.w	r8, r9, r4
 80010da:	e7c4      	b.n	8001066 <__udivmoddi4+0x282>

080010dc <__aeabi_idiv0>:
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80010e6:	463b      	mov	r3, r7
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80010f2:	4b22      	ldr	r3, [pc, #136]	@ (800117c <MX_ADC1_Init+0x9c>)
 80010f4:	4a22      	ldr	r2, [pc, #136]	@ (8001180 <MX_ADC1_Init+0xa0>)
 80010f6:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010f8:	4b20      	ldr	r3, [pc, #128]	@ (800117c <MX_ADC1_Init+0x9c>)
 80010fa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010fe:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001100:	4b1e      	ldr	r3, [pc, #120]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8001106:	4b1d      	ldr	r3, [pc, #116]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800110c:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <MX_ADC1_Init+0x9c>)
 800110e:	2201      	movs	r2, #1
 8001110:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001112:	4b1a      	ldr	r3, [pc, #104]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800111a:	4b18      	ldr	r3, [pc, #96]	@ (800117c <MX_ADC1_Init+0x9c>)
 800111c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001120:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001122:	4b16      	ldr	r3, [pc, #88]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001124:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001128:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800112a:	4b14      	ldr	r3, [pc, #80]	@ (800117c <MX_ADC1_Init+0x9c>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001130:	4b12      	ldr	r3, [pc, #72]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001132:	2201      	movs	r2, #1
 8001134:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001136:	4b11      	ldr	r3, [pc, #68]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001138:	2200      	movs	r2, #0
 800113a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800113e:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001140:	2201      	movs	r2, #1
 8001142:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001144:	480d      	ldr	r0, [pc, #52]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001146:	f000 fedf 	bl	8001f08 <HAL_ADC_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_ADC1_Init+0x74>
		Error_Handler();
 8001150:	f000 f95a 	bl	8001408 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001154:	2305      	movs	r3, #5
 8001156:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001158:	2301      	movs	r3, #1
 800115a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001160:	463b      	mov	r3, r7
 8001162:	4619      	mov	r1, r3
 8001164:	4805      	ldr	r0, [pc, #20]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001166:	f001 f837 	bl	80021d8 <HAL_ADC_ConfigChannel>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_ADC1_Init+0x94>
		Error_Handler();
 8001170:	f000 f94a 	bl	8001408 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */
}
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200001f4 	.word	0x200001f4
 8001180:	40012000 	.word	0x40012000

08001184 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b08a      	sub	sp, #40	@ 0x28
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]
	if (adcHandle->Instance == ADC1) {
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a33      	ldr	r2, [pc, #204]	@ (8001270 <HAL_ADC_MspInit+0xec>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d15f      	bne.n	8001266 <HAL_ADC_MspInit+0xe2>
		/* USER CODE BEGIN ADC1_MspInit 0 */

		/* USER CODE END ADC1_MspInit 0 */
		/* ADC1 clock enable */
		__HAL_RCC_ADC1_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
 80011aa:	4b32      	ldr	r3, [pc, #200]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ae:	4a31      	ldr	r2, [pc, #196]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b28      	ldr	r3, [pc, #160]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
		/**ADC1 GPIO Configuration
		 PA5         ------> ADC1_IN5
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_5;
 80011de:	2320      	movs	r3, #32
 80011e0:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e2:	2303      	movs	r3, #3
 80011e4:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	4821      	ldr	r0, [pc, #132]	@ (8001278 <HAL_ADC_MspInit+0xf4>)
 80011f2:	f002 f8fb 	bl	80033ec <HAL_GPIO_Init>

		/* ADC1 DMA Init */
		/* ADC1 Init */
		hdma_adc1.Instance = DMA2_Stream0;
 80011f6:	4b21      	ldr	r3, [pc, #132]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 80011f8:	4a21      	ldr	r2, [pc, #132]	@ (8001280 <HAL_ADC_MspInit+0xfc>)
 80011fa:	601a      	str	r2, [r3, #0]
		hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011fc:	4b1f      	ldr	r3, [pc, #124]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 80011fe:	2200      	movs	r2, #0
 8001200:	605a      	str	r2, [r3, #4]
		hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001202:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
		hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001208:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
		hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800120e:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001210:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001214:	611a      	str	r2, [r3, #16]
		hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001216:	4b19      	ldr	r3, [pc, #100]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001218:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800121c:	615a      	str	r2, [r3, #20]
		hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001220:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001224:	619a      	str	r2, [r3, #24]
		hdma_adc1.Init.Mode = DMA_NORMAL;
 8001226:	4b15      	ldr	r3, [pc, #84]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001228:	2200      	movs	r2, #0
 800122a:	61da      	str	r2, [r3, #28]
		hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800122c:	4b13      	ldr	r3, [pc, #76]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800122e:	2200      	movs	r2, #0
 8001230:	621a      	str	r2, [r3, #32]
		hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001234:	2204      	movs	r2, #4
 8001236:	625a      	str	r2, [r3, #36]	@ 0x24
		hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800123a:	2203      	movs	r2, #3
 800123c:	629a      	str	r2, [r3, #40]	@ 0x28
		hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 800123e:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001240:	2200      	movs	r2, #0
 8001242:	62da      	str	r2, [r3, #44]	@ 0x2c
		hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001244:	4b0d      	ldr	r3, [pc, #52]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001246:	2200      	movs	r2, #0
 8001248:	631a      	str	r2, [r3, #48]	@ 0x30
		if (HAL_DMA_Init(&hdma_adc1) != HAL_OK) {
 800124a:	480c      	ldr	r0, [pc, #48]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800124c:	f001 fd5e 	bl	8002d0c <HAL_DMA_Init>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_ADC_MspInit+0xd6>
			Error_Handler();
 8001256:	f000 f8d7 	bl	8001408 <Error_Handler>
		}

		__HAL_LINKDMA(adcHandle, DMA_Handle, hdma_adc1);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a07      	ldr	r2, [pc, #28]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800125e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001260:	4a06      	ldr	r2, [pc, #24]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6393      	str	r3, [r2, #56]	@ 0x38

		/* USER CODE BEGIN ADC1_MspInit 1 */

		/* USER CODE END ADC1_MspInit 1 */
	}
}
 8001266:	bf00      	nop
 8001268:	3728      	adds	r7, #40	@ 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40012000 	.word	0x40012000
 8001274:	40023800 	.word	0x40023800
 8001278:	40020000 	.word	0x40020000
 800127c:	2000023c 	.word	0x2000023c
 8001280:	40026410 	.word	0x40026410

08001284 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */
extern uint8_t Sign_readyDisplay;
extern uint8_t Sign_samplingOver;
extern uint16_t adc_cache[adc_cache_size];
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
	Sign_samplingOver = 1;
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <HAL_ADC_ConvCpltCallback+0x30>)
 800128e:	2201      	movs	r2, #1
 8001290:	701a      	strb	r2, [r3, #0]
	if (Sign_samplingOver == 1) {
 8001292:	4b08      	ldr	r3, [pc, #32]	@ (80012b4 <HAL_ADC_ConvCpltCallback+0x30>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d008      	beq.n	80012ac <HAL_ADC_ConvCpltCallback+0x28>
		;
	} else {
		Sign_samplingOver = 0;
 800129a:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <HAL_ADC_ConvCpltCallback+0x30>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_cache, adc_cache_size);
 80012a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012a4:	4904      	ldr	r1, [pc, #16]	@ (80012b8 <HAL_ADC_ConvCpltCallback+0x34>)
 80012a6:	4805      	ldr	r0, [pc, #20]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x38>)
 80012a8:	f000 fe72 	bl	8001f90 <HAL_ADC_Start_DMA>
	}
}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000310 	.word	0x20000310
 80012b8:	20000314 	.word	0x20000314
 80012bc:	200001f4 	.word	0x200001f4

080012c0 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac1;

/* DAC init function */
void MX_DAC_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN DAC_Init 0 */

    /* USER CODE END DAC_Init 0 */

    DAC_ChannelConfTypeDef sConfig = {0};
 80012c6:	463b      	mov	r3, r7
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]

    /* USER CODE END DAC_Init 1 */

    /** DAC Initialization
     */
    hdac.Instance = DAC;
 80012ce:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <MX_DAC_Init+0x4c>)
 80012d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001310 <MX_DAC_Init+0x50>)
 80012d2:	601a      	str	r2, [r3, #0]
    if (HAL_DAC_Init(&hdac) != HAL_OK)
 80012d4:	480d      	ldr	r0, [pc, #52]	@ (800130c <MX_DAC_Init+0x4c>)
 80012d6:	f001 fb30 	bl	800293a <HAL_DAC_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_DAC_Init+0x24>
    {
        Error_Handler();
 80012e0:	f000 f892 	bl	8001408 <Error_Handler>
    }

    /** DAC channel OUT1 config
     */
    sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80012e4:	2324      	movs	r3, #36	@ 0x24
 80012e6:	603b      	str	r3, [r7, #0]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80012e8:	2302      	movs	r3, #2
 80012ea:	607b      	str	r3, [r7, #4]
    if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80012ec:	463b      	mov	r3, r7
 80012ee:	2200      	movs	r2, #0
 80012f0:	4619      	mov	r1, r3
 80012f2:	4806      	ldr	r0, [pc, #24]	@ (800130c <MX_DAC_Init+0x4c>)
 80012f4:	f001 fc30 	bl	8002b58 <HAL_DAC_ConfigChannel>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_DAC_Init+0x42>
    {
        Error_Handler();
 80012fe:	f000 f883 	bl	8001408 <Error_Handler>
    }
    /* USER CODE BEGIN DAC_Init 2 */

    /* USER CODE END DAC_Init 2 */
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	2000029c 	.word	0x2000029c
 8001310:	40007400 	.word	0x40007400

08001314 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef *dacHandle)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	@ 0x28
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
    if (dacHandle->Instance == DAC)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a30      	ldr	r2, [pc, #192]	@ (80013f4 <HAL_DAC_MspInit+0xe0>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d159      	bne.n	80013ea <HAL_DAC_MspInit+0xd6>
    {
        /* USER CODE BEGIN DAC_MspInit 0 */

        /* USER CODE END DAC_MspInit 0 */
        /* DAC clock enable */
        __HAL_RCC_DAC_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	4b2f      	ldr	r3, [pc, #188]	@ (80013f8 <HAL_DAC_MspInit+0xe4>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133e:	4a2e      	ldr	r2, [pc, #184]	@ (80013f8 <HAL_DAC_MspInit+0xe4>)
 8001340:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001344:	6413      	str	r3, [r2, #64]	@ 0x40
 8001346:	4b2c      	ldr	r3, [pc, #176]	@ (80013f8 <HAL_DAC_MspInit+0xe4>)
 8001348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b28      	ldr	r3, [pc, #160]	@ (80013f8 <HAL_DAC_MspInit+0xe4>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	4a27      	ldr	r2, [pc, #156]	@ (80013f8 <HAL_DAC_MspInit+0xe4>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6313      	str	r3, [r2, #48]	@ 0x30
 8001362:	4b25      	ldr	r3, [pc, #148]	@ (80013f8 <HAL_DAC_MspInit+0xe4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
        /**DAC GPIO Configuration
        PA4         ------> DAC_OUT1
        */
        GPIO_InitStruct.Pin = GPIO_PIN_4;
 800136e:	2310      	movs	r3, #16
 8001370:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001372:	2303      	movs	r3, #3
 8001374:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	481e      	ldr	r0, [pc, #120]	@ (80013fc <HAL_DAC_MspInit+0xe8>)
 8001382:	f002 f833 	bl	80033ec <HAL_GPIO_Init>

        /* DAC DMA Init */
        /* DAC1 Init */
        hdma_dac1.Instance = DMA1_Stream5;
 8001386:	4b1e      	ldr	r3, [pc, #120]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 8001388:	4a1e      	ldr	r2, [pc, #120]	@ (8001404 <HAL_DAC_MspInit+0xf0>)
 800138a:	601a      	str	r2, [r3, #0]
        hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800138c:	4b1c      	ldr	r3, [pc, #112]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 800138e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001392:	605a      	str	r2, [r3, #4]
        hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001394:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 8001396:	2240      	movs	r2, #64	@ 0x40
 8001398:	609a      	str	r2, [r3, #8]
        hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 800139c:	2200      	movs	r2, #0
 800139e:	60da      	str	r2, [r3, #12]
        hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80013a0:	4b17      	ldr	r3, [pc, #92]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013a6:	611a      	str	r2, [r3, #16]
        hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013ae:	615a      	str	r2, [r3, #20]
        hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013b6:	619a      	str	r2, [r3, #24]
        hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80013b8:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013be:	61da      	str	r2, [r3, #28]
        hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013c2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013c6:	621a      	str	r2, [r3, #32]
        hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	625a      	str	r2, [r3, #36]	@ 0x24
        if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80013ce:	480c      	ldr	r0, [pc, #48]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013d0:	f001 fc9c 	bl	8002d0c <HAL_DMA_Init>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <HAL_DAC_MspInit+0xca>
        {
            Error_Handler();
 80013da:	f000 f815 	bl	8001408 <Error_Handler>
        }

        __HAL_LINKDMA(dacHandle, DMA_Handle1, hdma_dac1);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a07      	ldr	r2, [pc, #28]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	4a06      	ldr	r2, [pc, #24]	@ (8001400 <HAL_DAC_MspInit+0xec>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* USER CODE BEGIN DAC_MspInit 1 */

        /* USER CODE END DAC_MspInit 1 */
    }
}
 80013ea:	bf00      	nop
 80013ec:	3728      	adds	r7, #40	@ 0x28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40007400 	.word	0x40007400
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40020000 	.word	0x40020000
 8001400:	200002b0 	.word	0x200002b0
 8001404:	40026088 	.word	0x40026088

08001408 <Error_Handler>:
    }
}

/* USER CODE BEGIN 1 */
void Error_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800140c:	b672      	cpsid	i
}
 800140e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <Error_Handler+0x8>

08001414 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	4b17      	ldr	r3, [pc, #92]	@ (800147c <MX_DMA_Init+0x68>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	4a16      	ldr	r2, [pc, #88]	@ (800147c <MX_DMA_Init+0x68>)
 8001424:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001428:	6313      	str	r3, [r2, #48]	@ 0x30
 800142a:	4b14      	ldr	r3, [pc, #80]	@ (800147c <MX_DMA_Init+0x68>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	4b10      	ldr	r3, [pc, #64]	@ (800147c <MX_DMA_Init+0x68>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a0f      	ldr	r2, [pc, #60]	@ (800147c <MX_DMA_Init+0x68>)
 8001440:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b0d      	ldr	r3, [pc, #52]	@ (800147c <MX_DMA_Init+0x68>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream5_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	2010      	movs	r0, #16
 8001458:	f001 fa39 	bl	80028ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800145c:	2010      	movs	r0, #16
 800145e:	f001 fa52 	bl	8002906 <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2100      	movs	r1, #0
 8001466:	2038      	movs	r0, #56	@ 0x38
 8001468:	f001 fa31 	bl	80028ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800146c:	2038      	movs	r0, #56	@ 0x38
 800146e:	f001 fa4a 	bl	8002906 <HAL_NVIC_EnableIRQ>

}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800

08001480 <MX_GPIO_Init>:

/* USER CODE END 1 */

/** Configure pins
 */
void MX_GPIO_Init(void) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b08c      	sub	sp, #48	@ 0x30
 8001484:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001486:	f107 031c 	add.w	r3, r7, #28
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
 8001494:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
 800149a:	4b52      	ldr	r3, [pc, #328]	@ (80015e4 <MX_GPIO_Init+0x164>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a51      	ldr	r2, [pc, #324]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014a0:	f043 0310 	orr.w	r3, r3, #16
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b4f      	ldr	r3, [pc, #316]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f003 0310 	and.w	r3, r3, #16
 80014ae:	61bb      	str	r3, [r7, #24]
 80014b0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	4b4b      	ldr	r3, [pc, #300]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a4a      	ldr	r2, [pc, #296]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b48      	ldr	r3, [pc, #288]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	617b      	str	r3, [r7, #20]
 80014cc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	613b      	str	r3, [r7, #16]
 80014d2:	4b44      	ldr	r3, [pc, #272]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	4a43      	ldr	r2, [pc, #268]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014d8:	f043 0320 	orr.w	r3, r3, #32
 80014dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014de:	4b41      	ldr	r3, [pc, #260]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	f003 0320 	and.w	r3, r3, #32
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b3d      	ldr	r3, [pc, #244]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	4a3c      	ldr	r2, [pc, #240]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014f4:	f043 0302 	orr.w	r3, r3, #2
 80014f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fa:	4b3a      	ldr	r3, [pc, #232]	@ (80015e4 <MX_GPIO_Init+0x164>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	4b36      	ldr	r3, [pc, #216]	@ (80015e4 <MX_GPIO_Init+0x164>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a35      	ldr	r2, [pc, #212]	@ (80015e4 <MX_GPIO_Init+0x164>)
 8001510:	f043 0308 	orr.w	r3, r3, #8
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b33      	ldr	r3, [pc, #204]	@ (80015e4 <MX_GPIO_Init+0x164>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	4b2f      	ldr	r3, [pc, #188]	@ (80015e4 <MX_GPIO_Init+0x164>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	4a2e      	ldr	r2, [pc, #184]	@ (80015e4 <MX_GPIO_Init+0x164>)
 800152c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001530:	6313      	str	r3, [r2, #48]	@ 0x30
 8001532:	4b2c      	ldr	r3, [pc, #176]	@ (80015e4 <MX_GPIO_Init+0x164>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 800153e:	2201      	movs	r2, #1
 8001540:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001544:	4828      	ldr	r0, [pc, #160]	@ (80015e8 <MX_GPIO_Init+0x168>)
 8001546:	f002 f8ed 	bl	8003724 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PEPin PEPin PEPin */
	GPIO_InitStruct.Pin = KEY2_toggleRoom_Pin | KEY1_ToggleSelect_Pin
 800154a:	231c      	movs	r3, #28
 800154c:	61fb      	str	r3, [r7, #28]
			| KEY0_stopDrawUpdate_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800154e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001552:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001554:	2301      	movs	r3, #1
 8001556:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	4619      	mov	r1, r3
 800155e:	4823      	ldr	r0, [pc, #140]	@ (80015ec <MX_GPIO_Init+0x16c>)
 8001560:	f001 ff44 	bl	80033ec <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = KEY_ToggleWaveTable_Pin;
 8001564:	2301      	movs	r3, #1
 8001566:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001568:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800156c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800156e:	2302      	movs	r3, #2
 8001570:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(KEY_ToggleWaveTable_GPIO_Port, &GPIO_InitStruct);
 8001572:	f107 031c 	add.w	r3, r7, #28
 8001576:	4619      	mov	r1, r3
 8001578:	481d      	ldr	r0, [pc, #116]	@ (80015f0 <MX_GPIO_Init+0x170>)
 800157a:	f001 ff37 	bl	80033ec <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = LCD_BL_Pin;
 800157e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001582:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001588:	2301      	movs	r3, #1
 800158a:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800158c:	2302      	movs	r3, #2
 800158e:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	4619      	mov	r1, r3
 8001596:	4814      	ldr	r0, [pc, #80]	@ (80015e8 <MX_GPIO_Init+0x168>)
 8001598:	f001 ff28 	bl	80033ec <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800159c:	2200      	movs	r2, #0
 800159e:	2100      	movs	r1, #0
 80015a0:	2006      	movs	r0, #6
 80015a2:	f001 f994 	bl	80028ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015a6:	2006      	movs	r0, #6
 80015a8:	f001 f9ad 	bl	8002906 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2100      	movs	r1, #0
 80015b0:	2008      	movs	r0, #8
 80015b2:	f001 f98c 	bl	80028ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80015b6:	2008      	movs	r0, #8
 80015b8:	f001 f9a5 	bl	8002906 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80015bc:	2200      	movs	r2, #0
 80015be:	2100      	movs	r1, #0
 80015c0:	2009      	movs	r0, #9
 80015c2:	f001 f984 	bl	80028ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80015c6:	2009      	movs	r0, #9
 80015c8:	f001 f99d 	bl	8002906 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2100      	movs	r1, #0
 80015d0:	200a      	movs	r0, #10
 80015d2:	f001 f97c 	bl	80028ce <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80015d6:	200a      	movs	r0, #10
 80015d8:	f001 f995 	bl	8002906 <HAL_NVIC_EnableIRQ>
}
 80015dc:	bf00      	nop
 80015de:	3730      	adds	r7, #48	@ 0x30
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40020400 	.word	0x40020400
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40020000 	.word	0x40020000
 80015f4:	00000000 	.word	0x00000000

080015f8 <spwm_table>:
uint32_t FFT_OUTPUT_MAX_index = 0;

uint16_t pwm[SAMPLES] = {0};
uint16_t spwm[SAMPLERATE] = {0};
void spwm_table()
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
    for (int i = 0; i < SAMPLES; ++i)
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	e043      	b.n	800168c <spwm_table+0x94>
    {
        double angle = 2 * M_PI * i / SAMPLES; // 
 8001604:	6978      	ldr	r0, [r7, #20]
 8001606:	f7fe ffed 	bl	80005e4 <__aeabi_i2d>
 800160a:	a329      	add	r3, pc, #164	@ (adr r3, 80016b0 <spwm_table+0xb8>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	f7ff f852 	bl	80006b8 <__aeabi_dmul>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4610      	mov	r0, r2
 800161a:	4619      	mov	r1, r3
 800161c:	f04f 0200 	mov.w	r2, #0
 8001620:	4b1f      	ldr	r3, [pc, #124]	@ (80016a0 <spwm_table+0xa8>)
 8001622:	f7ff f973 	bl	800090c <__aeabi_ddiv>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	e9c7 2302 	strd	r2, r3, [r7, #8]
        double sine_value = cos(angle);        // -11
 800162e:	ed97 0b02 	vldr	d0, [r7, #8]
 8001632:	f008 fb61 	bl	8009cf8 <cos>
 8001636:	ed87 0b00 	vstr	d0, [r7]
        pwm[i] = round((sine_value + 1.0) * (PWM_MAX / 2));
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	4b19      	ldr	r3, [pc, #100]	@ (80016a4 <spwm_table+0xac>)
 8001640:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001644:	f7fe fe82 	bl	800034c <__adddf3>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	4b14      	ldr	r3, [pc, #80]	@ (80016a8 <spwm_table+0xb0>)
 8001656:	f7ff f82f 	bl	80006b8 <__aeabi_dmul>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	ec43 2b17 	vmov	d7, r2, r3
 8001662:	eeb0 0a47 	vmov.f32	s0, s14
 8001666:	eef0 0a67 	vmov.f32	s1, s15
 800166a:	f008 fbbb 	bl	8009de4 <round>
 800166e:	ec53 2b10 	vmov	r2, r3, d0
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f7ff faf7 	bl	8000c68 <__aeabi_d2uiz>
 800167a:	4603      	mov	r3, r0
 800167c:	b299      	uxth	r1, r3
 800167e:	4a0b      	ldr	r2, [pc, #44]	@ (80016ac <spwm_table+0xb4>)
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < SAMPLES; ++i)
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	3301      	adds	r3, #1
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001692:	dbb7      	blt.n	8001604 <spwm_table+0xc>
    }
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	408f4000 	.word	0x408f4000
 80016a4:	3ff00000 	.word	0x3ff00000
 80016a8:	40490000 	.word	0x40490000
 80016ac:	20003b20 	.word	0x20003b20
 80016b0:	54442d18 	.word	0x54442d18
 80016b4:	401921fb 	.word	0x401921fb

080016b8 <generateWave>:
void generateWave(int freq)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b087      	sub	sp, #28
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
    const int period = SAMPLERATE / freq; // 
 80016c0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80016ca:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < SAMPLERATE; ++i)
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	e01b      	b.n	800170a <generateWave+0x52>
    {
        int pwmIndex = (i % period) * (sizeof(pwm) / sizeof(pwm[0]) - 1) / period; // pwm
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	fb93 f2f2 	sdiv	r2, r3, r2
 80016da:	6939      	ldr	r1, [r7, #16]
 80016dc:	fb01 f202 	mul.w	r2, r1, r2
 80016e0:	1a9b      	subs	r3, r3, r2
 80016e2:	461a      	mov	r2, r3
 80016e4:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80016e8:	fb03 f202 	mul.w	r2, r3, r2
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f2:	60fb      	str	r3, [r7, #12]
        spwm[i] = pwm[pwmIndex];
 80016f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001720 <generateWave+0x68>)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80016fc:	4a09      	ldr	r2, [pc, #36]	@ (8001724 <generateWave+0x6c>)
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < SAMPLERATE; ++i)
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	3301      	adds	r3, #1
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001710:	dbdf      	blt.n	80016d2 <generateWave+0x1a>
    }
}
 8001712:	bf00      	nop
 8001714:	bf00      	nop
 8001716:	371c      	adds	r7, #28
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	20003b20 	.word	0x20003b20
 8001724:	200042f0 	.word	0x200042f0

08001728 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b094      	sub	sp, #80	@ 0x50
 800172c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172e:	f107 0320 	add.w	r3, r7, #32
 8001732:	2230      	movs	r2, #48	@ 0x30
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f004 ff01 	bl	800653e <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800173c:	f107 030c 	add.w	r3, r7, #12
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 800174c:	2300      	movs	r3, #0
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	4b28      	ldr	r3, [pc, #160]	@ (80017f4 <SystemClock_Config+0xcc>)
 8001752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001754:	4a27      	ldr	r2, [pc, #156]	@ (80017f4 <SystemClock_Config+0xcc>)
 8001756:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800175a:	6413      	str	r3, [r2, #64]	@ 0x40
 800175c:	4b25      	ldr	r3, [pc, #148]	@ (80017f4 <SystemClock_Config+0xcc>)
 800175e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001764:	60bb      	str	r3, [r7, #8]
 8001766:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001768:	2300      	movs	r3, #0
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	4b22      	ldr	r3, [pc, #136]	@ (80017f8 <SystemClock_Config+0xd0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a21      	ldr	r2, [pc, #132]	@ (80017f8 <SystemClock_Config+0xd0>)
 8001772:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001776:	6013      	str	r3, [r2, #0]
 8001778:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <SystemClock_Config+0xd0>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001784:	2302      	movs	r3, #2
 8001786:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001788:	2301      	movs	r3, #1
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800178c:	2310      	movs	r3, #16
 800178e:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001790:	2302      	movs	r3, #2
 8001792:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001794:	2300      	movs	r3, #0
 8001796:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 8;
 8001798:	2308      	movs	r3, #8
 800179a:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 168;
 800179c:	23a8      	movs	r3, #168	@ 0xa8
 800179e:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017a0:	2302      	movs	r3, #2
 80017a2:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 4;
 80017a4:	2304      	movs	r3, #4
 80017a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a8:	f107 0320 	add.w	r3, r7, #32
 80017ac:	4618      	mov	r0, r3
 80017ae:	f001 fff7 	bl	80037a0 <HAL_RCC_OscConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0x94>
    {
        Error_Handler();
 80017b8:	f7ff fe26 	bl	8001408 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017bc:	230f      	movs	r3, #15
 80017be:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c0:	2302      	movs	r3, #2
 80017c2:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017cc:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017d2:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	2105      	movs	r1, #5
 80017da:	4618      	mov	r0, r3
 80017dc:	f002 fa58 	bl	8003c90 <HAL_RCC_ClockConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <SystemClock_Config+0xc2>
    {
        Error_Handler();
 80017e6:	f7ff fe0f 	bl	8001408 <Error_Handler>
    }
}
 80017ea:	bf00      	nop
 80017ec:	3750      	adds	r7, #80	@ 0x50
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40007000 	.word	0x40007000
 80017fc:	00000000 	.word	0x00000000

08001800 <main>:

int main(void)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b085      	sub	sp, #20
 8001804:	af02      	add	r7, sp, #8
    HAL_Init();
 8001806:	f000 fb0d 	bl	8001e24 <HAL_Init>
    SystemClock_Config();
 800180a:	f7ff ff8d 	bl	8001728 <SystemClock_Config>
    MX_GPIO_Init();
 800180e:	f7ff fe37 	bl	8001480 <MX_GPIO_Init>
    MX_DMA_Init();
 8001812:	f7ff fdff 	bl	8001414 <MX_DMA_Init>
    MX_ADC1_Init();
 8001816:	f7ff fc63 	bl	80010e0 <MX_ADC1_Init>
    MX_DAC_Init();
 800181a:	f7ff fd51 	bl	80012c0 <MX_DAC_Init>
    MX_TIM2_Init();
 800181e:	f000 fa07 	bl	8001c30 <MX_TIM2_Init>
    MX_TIM3_Init();
 8001822:	f000 fa51 	bl	8001cc8 <MX_TIM3_Init>

    HAL_TIM_Base_Start(&htim2);
 8001826:	4842      	ldr	r0, [pc, #264]	@ (8001930 <main+0x130>)
 8001828:	f002 fc2e 	bl	8004088 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim3);
 800182c:	4841      	ldr	r0, [pc, #260]	@ (8001934 <main+0x134>)
 800182e:	f002 fc2b 	bl	8004088 <HAL_TIM_Base_Start>
    htim3.Instance->ARR = 84e6 / adc_fs - 1;
 8001832:	4b41      	ldr	r3, [pc, #260]	@ (8001938 <main+0x138>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f7fe fec4 	bl	80005c4 <__aeabi_ui2d>
 800183c:	4602      	mov	r2, r0
 800183e:	460b      	mov	r3, r1
 8001840:	a139      	add	r1, pc, #228	@ (adr r1, 8001928 <main+0x128>)
 8001842:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001846:	f7ff f861 	bl	800090c <__aeabi_ddiv>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4610      	mov	r0, r2
 8001850:	4619      	mov	r1, r3
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	4b39      	ldr	r3, [pc, #228]	@ (800193c <main+0x13c>)
 8001858:	f7fe fd76 	bl	8000348 <__aeabi_dsub>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4934      	ldr	r1, [pc, #208]	@ (8001934 <main+0x134>)
 8001862:	680c      	ldr	r4, [r1, #0]
 8001864:	4610      	mov	r0, r2
 8001866:	4619      	mov	r1, r3
 8001868:	f7ff f9fe 	bl	8000c68 <__aeabi_d2uiz>
 800186c:	4603      	mov	r3, r0
 800186e:	62e3      	str	r3, [r4, #44]	@ 0x2c
    Sign_samplingOver = 0;
 8001870:	4b33      	ldr	r3, [pc, #204]	@ (8001940 <main+0x140>)
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
    spwm_table();
 8001876:	f7ff febf 	bl	80015f8 <spwm_table>
    generateWave(200);
 800187a:	20c8      	movs	r0, #200	@ 0xc8
 800187c:	f7ff ff1c 	bl	80016b8 <generateWave>
    HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t *)spwm, 50000,
 8001880:	2300      	movs	r3, #0
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001888:	4a2e      	ldr	r2, [pc, #184]	@ (8001944 <main+0x144>)
 800188a:	2100      	movs	r1, #0
 800188c:	482e      	ldr	r0, [pc, #184]	@ (8001948 <main+0x148>)
 800188e:	f001 f877 	bl	8002980 <HAL_DAC_Start_DMA>
                      DAC_ALIGN_12B_R);

    while (1)
    {
        Sign_wave_exist = 0;
 8001892:	4b2e      	ldr	r3, [pc, #184]	@ (800194c <main+0x14c>)
 8001894:	2200      	movs	r2, #0
 8001896:	701a      	strb	r2, [r3, #0]
        while (!Sign_samplingOver)
 8001898:	bf00      	nop
 800189a:	4b29      	ldr	r3, [pc, #164]	@ (8001940 <main+0x140>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0fb      	beq.n	800189a <main+0x9a>
            ;
        i_trigger = adc_trigger_size;
 80018a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001950 <main+0x150>)
 80018a4:	f44f 7208 	mov.w	r2, #544	@ 0x220
 80018a8:	801a      	strh	r2, [r3, #0]
        uint8_t i;
        for (i = 0; i < adc_trigger_size; i++)
 80018aa:	2300      	movs	r3, #0
 80018ac:	71fb      	strb	r3, [r7, #7]
        {
            if (adc_cache[i] < 50 && adc_cache[i + 1] > 50)
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	4a28      	ldr	r2, [pc, #160]	@ (8001954 <main+0x154>)
 80018b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018b6:	2b31      	cmp	r3, #49	@ 0x31
 80018b8:	d813      	bhi.n	80018e2 <main+0xe2>
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	3301      	adds	r3, #1
 80018be:	4a25      	ldr	r2, [pc, #148]	@ (8001954 <main+0x154>)
 80018c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018c4:	2b32      	cmp	r3, #50	@ 0x32
 80018c6:	d90c      	bls.n	80018e2 <main+0xe2>
            {
                i_trigger = i;
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	4b20      	ldr	r3, [pc, #128]	@ (8001950 <main+0x150>)
 80018ce:	801a      	strh	r2, [r3, #0]
                Sign_wave_exist = 1;
 80018d0:	4b1e      	ldr	r3, [pc, #120]	@ (800194c <main+0x14c>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
                break;
 80018d6:	bf00      	nop
            }
        }
        if (!Sign_wave_exist)
 80018d8:	4b1c      	ldr	r3, [pc, #112]	@ (800194c <main+0x14c>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d10e      	bne.n	80018fe <main+0xfe>
 80018e0:	e003      	b.n	80018ea <main+0xea>
        for (i = 0; i < adc_trigger_size; i++)
 80018e2:	79fb      	ldrb	r3, [r7, #7]
 80018e4:	3301      	adds	r3, #1
 80018e6:	71fb      	strb	r3, [r7, #7]
            if (adc_cache[i] < 50 && adc_cache[i + 1] > 50)
 80018e8:	e7e1      	b.n	80018ae <main+0xae>
        {
            Sign_samplingOver = 0;
 80018ea:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <main+0x140>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	701a      	strb	r2, [r3, #0]
            HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_cache, adc_cache_size);
 80018f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018f4:	4917      	ldr	r1, [pc, #92]	@ (8001954 <main+0x154>)
 80018f6:	4818      	ldr	r0, [pc, #96]	@ (8001958 <main+0x158>)
 80018f8:	f000 fb4a 	bl	8001f90 <HAL_ADC_Start_DMA>
            continue;
 80018fc:	e012      	b.n	8001924 <main+0x124>
        }
        arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFT_INPUT, 0, 1);
 80018fe:	2301      	movs	r3, #1
 8001900:	2200      	movs	r2, #0
 8001902:	4916      	ldr	r1, [pc, #88]	@ (800195c <main+0x15c>)
 8001904:	4816      	ldr	r0, [pc, #88]	@ (8001960 <main+0x160>)
 8001906:	f003 fa3b 	bl	8004d80 <arm_cfft_f32>
        arm_cmplx_mag_f32(FFT_INPUT, FFT_OUTPUT, adc_cache_size);
 800190a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800190e:	4915      	ldr	r1, [pc, #84]	@ (8001964 <main+0x164>)
 8001910:	4812      	ldr	r0, [pc, #72]	@ (800195c <main+0x15c>)
 8001912:	f003 faaf 	bl	8004e74 <arm_cmplx_mag_f32>
        arm_max_f32(FFT_OUTPUT, adc_cache_size, &FFT_OUTPUT_MAX,
 8001916:	4b14      	ldr	r3, [pc, #80]	@ (8001968 <main+0x168>)
 8001918:	4a14      	ldr	r2, [pc, #80]	@ (800196c <main+0x16c>)
 800191a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800191e:	4811      	ldr	r0, [pc, #68]	@ (8001964 <main+0x164>)
 8001920:	f002 fe98 	bl	8004654 <arm_max_f32>
    {
 8001924:	e7b5      	b.n	8001892 <main+0x92>
 8001926:	bf00      	nop
 8001928:	00000000 	.word	0x00000000
 800192c:	419406f4 	.word	0x419406f4
 8001930:	200046dc 	.word	0x200046dc
 8001934:	20004724 	.word	0x20004724
 8001938:	20000000 	.word	0x20000000
 800193c:	3ff00000 	.word	0x3ff00000
 8001940:	20000310 	.word	0x20000310
 8001944:	200042f0 	.word	0x200042f0
 8001948:	2000029c 	.word	0x2000029c
 800194c:	20000311 	.word	0x20000311
 8001950:	20000b14 	.word	0x20000b14
 8001954:	20000314 	.word	0x20000314
 8001958:	200001f4 	.word	0x200001f4
 800195c:	20000b18 	.word	0x20000b18
 8001960:	0800ae40 	.word	0x0800ae40
 8001964:	20002b18 	.word	0x20002b18
 8001968:	20003b1c 	.word	0x20003b1c
 800196c:	20003b18 	.word	0x20003b18

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
    * Initializes the Global MSP.
    */
void HAL_MspInit(void)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MspInit 0 */

    /* USER CODE END MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	4a0f      	ldr	r2, [pc, #60]	@ (80019bc <HAL_MspInit+0x4c>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001984:	6453      	str	r3, [r2, #68]	@ 0x44
 8001986:	4b0d      	ldr	r3, [pc, #52]	@ (80019bc <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	603b      	str	r3, [r7, #0]
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199a:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <HAL_MspInit+0x4c>)
 800199c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a2:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
    /* System interrupt init*/

    /* USER CODE BEGIN MspInit 1 */

    /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800

080019c0 <NMI_Handler>:
/******************************************************************************/
/**
    * @brief This function handles Non maskable interrupt.
    */
void NMI_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <NMI_Handler+0x4>

080019c8 <HardFault_Handler>:

/**
    * @brief This function handles Hard fault interrupt.
    */
void HardFault_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
    * @brief This function handles Memory management fault.
    */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MemoryManagement_IRQn 0 */

    /* USER CODE END MemoryManagement_IRQn 0 */
    while (1)
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <MemManage_Handler+0x4>

080019d8 <BusFault_Handler>:

/**
    * @brief This function handles Pre-fetch fault, memory access fault.
    */
void BusFault_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN BusFault_IRQn 0 */

    /* USER CODE END BusFault_IRQn 0 */
    while (1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <BusFault_Handler+0x4>

080019e0 <UsageFault_Handler>:

/**
    * @brief This function handles Undefined instruction or illegal state.
    */
void UsageFault_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN UsageFault_IRQn 0 */

    /* USER CODE END UsageFault_IRQn 0 */
    while (1)
 80019e4:	bf00      	nop
 80019e6:	e7fd      	b.n	80019e4 <UsageFault_Handler+0x4>

080019e8 <SVC_Handler>:

/**
    * @brief This function handles System service call via SWI instruction.
    */
void SVC_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

    /* USER CODE END SVCall_IRQn 0 */
    /* USER CODE BEGIN SVCall_IRQn 1 */

    /* USER CODE END SVCall_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <DebugMon_Handler>:

/**
    * @brief This function handles Debug monitor.
    */
void DebugMon_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0

    /* USER CODE END DebugMonitor_IRQn 0 */
    /* USER CODE BEGIN DebugMonitor_IRQn 1 */

    /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <PendSV_Handler>:

/**
    * @brief This function handles Pendable request for system service.
    */
void PendSV_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0

    /* USER CODE END PendSV_IRQn 0 */
    /* USER CODE BEGIN PendSV_IRQn 1 */

    /* USER CODE END PendSV_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <SysTick_Handler>:

/**
    * @brief This function handles System tick timer.
    */
void SysTick_Handler(void)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 8001a16:	f000 fa57 	bl	8001ec8 <HAL_IncTick>
    /* USER CODE BEGIN SysTick_IRQn 1 */

    /* USER CODE END SysTick_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <EXTI0_IRQHandler>:

/**
    * @brief This function handles EXTI line0 interrupt.
    */
void EXTI0_IRQHandler(void)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI0_IRQn 0 */

    /* USER CODE END EXTI0_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY_ToggleWaveTable_Pin);
 8001a22:	2001      	movs	r0, #1
 8001a24:	f001 fe98 	bl	8003758 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI0_IRQn 1 */

    /* USER CODE END EXTI0_IRQn 1 */
}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <EXTI2_IRQHandler>:

/**
    * @brief This function handles EXTI line2 interrupt.
    */
void EXTI2_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI2_IRQn 0 */

    /* USER CODE END EXTI2_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY2_toggleRoom_Pin);
 8001a30:	2004      	movs	r0, #4
 8001a32:	f001 fe91 	bl	8003758 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI2_IRQn 1 */

    /* USER CODE END EXTI2_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <EXTI3_IRQHandler>:

/**
    * @brief This function handles EXTI line3 interrupt.
    */
void EXTI3_IRQHandler(void)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI3_IRQn 0 */

    /* USER CODE END EXTI3_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY1_ToggleSelect_Pin);
 8001a3e:	2008      	movs	r0, #8
 8001a40:	f001 fe8a 	bl	8003758 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI3_IRQn 1 */

    /* USER CODE END EXTI3_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <EXTI4_IRQHandler>:

/**
    * @brief This function handles EXTI line4 interrupt.
    */
void EXTI4_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI4_IRQn 0 */

    /* USER CODE END EXTI4_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY0_stopDrawUpdate_Pin);
 8001a4c:	2010      	movs	r0, #16
 8001a4e:	f001 fe83 	bl	8003758 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI4_IRQn 1 */

    /* USER CODE END EXTI4_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <DMA1_Stream5_IRQHandler>:

/**
    * @brief This function handles DMA1 stream5 global interrupt.
    */
void DMA1_Stream5_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

    /* USER CODE END DMA1_Stream5_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_dac1);
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <DMA1_Stream5_IRQHandler+0x10>)
 8001a5e:	f001 fa5b 	bl	8002f18 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

    /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200002b0 	.word	0x200002b0

08001a6c <DMA2_Stream0_IRQHandler>:

/**
    * @brief This function handles DMA2 stream0 global interrupt.
    */
void DMA2_Stream0_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

    /* USER CODE END DMA2_Stream0_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_adc1);
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <DMA2_Stream0_IRQHandler+0x10>)
 8001a72:	f001 fa51 	bl	8002f18 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

    /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000023c 	.word	0x2000023c

08001a80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  return 1;
 8001a84:	2301      	movs	r3, #1
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <_kill>:

int _kill(int pid, int sig)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a9a:	f004 fda3 	bl	80065e4 <__errno>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2216      	movs	r2, #22
 8001aa2:	601a      	str	r2, [r3, #0]
  return -1;
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <_exit>:

void _exit (int status)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ffe7 	bl	8001a90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ac2:	bf00      	nop
 8001ac4:	e7fd      	b.n	8001ac2 <_exit+0x12>

08001ac6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b086      	sub	sp, #24
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	60f8      	str	r0, [r7, #12]
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
 8001ad6:	e00a      	b.n	8001aee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ad8:	f3af 8000 	nop.w
 8001adc:	4601      	mov	r1, r0
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	60ba      	str	r2, [r7, #8]
 8001ae4:	b2ca      	uxtb	r2, r1
 8001ae6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	3301      	adds	r3, #1
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	dbf0      	blt.n	8001ad8 <_read+0x12>
  }

  return len;
 8001af6:	687b      	ldr	r3, [r7, #4]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	e009      	b.n	8001b26 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	1c5a      	adds	r2, r3, #1
 8001b16:	60ba      	str	r2, [r7, #8]
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	3301      	adds	r3, #1
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	dbf1      	blt.n	8001b12 <_write+0x12>
  }
  return len;
 8001b2e:	687b      	ldr	r3, [r7, #4]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <_close>:

int _close(int file)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b60:	605a      	str	r2, [r3, #4]
  return 0;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <_isatty>:

int _isatty(int file)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b78:	2301      	movs	r3, #1
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b085      	sub	sp, #20
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	60f8      	str	r0, [r7, #12]
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba8:	4a14      	ldr	r2, [pc, #80]	@ (8001bfc <_sbrk+0x5c>)
 8001baa:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <_sbrk+0x60>)
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb4:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d102      	bne.n	8001bc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <_sbrk+0x64>)
 8001bbe:	4a12      	ldr	r2, [pc, #72]	@ (8001c08 <_sbrk+0x68>)
 8001bc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bc2:	4b10      	ldr	r3, [pc, #64]	@ (8001c04 <_sbrk+0x64>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d207      	bcs.n	8001be0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd0:	f004 fd08 	bl	80065e4 <__errno>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	e009      	b.n	8001bf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <_sbrk+0x64>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001be6:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <_sbrk+0x64>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <_sbrk+0x64>)
 8001bf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20020000 	.word	0x20020000
 8001c00:	00000400 	.word	0x00000400
 8001c04:	200046d8 	.word	0x200046d8
 8001c08:	200048c0 	.word	0x200048c0

08001c0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <SystemInit+0x20>)
 8001c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c16:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <SystemInit+0x20>)
 8001c18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c44:	463b      	mov	r3, r7
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 8001c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c52:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 0;
 8001c54:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 840-1;
 8001c60:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c62:	f240 3247 	movw	r2, #839	@ 0x347
 8001c66:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c68:	4b16      	ldr	r3, [pc, #88]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c6e:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c70:	2280      	movs	r2, #128	@ 0x80
 8001c72:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c74:	4813      	ldr	r0, [pc, #76]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c76:	f002 f9b7 	bl	8003fe8 <HAL_TIM_Base_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM2_Init+0x54>
    {
        Error_Handler();
 8001c80:	f7ff fbc2 	bl	8001408 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c88:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c8a:	f107 0308 	add.w	r3, r7, #8
 8001c8e:	4619      	mov	r1, r3
 8001c90:	480c      	ldr	r0, [pc, #48]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001c92:	f002 fa61 	bl	8004158 <HAL_TIM_ConfigClockSource>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM2_Init+0x70>
    {
        Error_Handler();
 8001c9c:	f7ff fbb4 	bl	8001408 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ca0:	2320      	movs	r3, #32
 8001ca2:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ca8:	463b      	mov	r3, r7
 8001caa:	4619      	mov	r1, r3
 8001cac:	4805      	ldr	r0, [pc, #20]	@ (8001cc4 <MX_TIM2_Init+0x94>)
 8001cae:	f002 fc55 	bl	800455c <HAL_TIMEx_MasterConfigSynchronization>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM2_Init+0x8c>
    {
        Error_Handler();
 8001cb8:	f7ff fba6 	bl	8001408 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */

}
 8001cbc:	bf00      	nop
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	200046dc 	.word	0x200046dc

08001cc8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	463b      	mov	r3, r7
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8001d60 <MX_TIM3_Init+0x98>)
 8001ce8:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 8001cea:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 2100-1;
 8001cf6:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001cf8:	f640 0233 	movw	r2, #2099	@ 0x833
 8001cfc:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfe:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d04:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001d06:	2280      	movs	r2, #128	@ 0x80
 8001d08:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d0a:	4814      	ldr	r0, [pc, #80]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001d0c:	f002 f96c 	bl	8003fe8 <HAL_TIM_Base_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM3_Init+0x52>
    {
        Error_Handler();
 8001d16:	f7ff fb77 	bl	8001408 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d1e:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4619      	mov	r1, r3
 8001d26:	480d      	ldr	r0, [pc, #52]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001d28:	f002 fa16 	bl	8004158 <HAL_TIM_ConfigClockSource>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM3_Init+0x6e>
    {
        Error_Handler();
 8001d32:	f7ff fb69 	bl	8001408 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d36:	2320      	movs	r3, #32
 8001d38:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d3e:	463b      	mov	r3, r7
 8001d40:	4619      	mov	r1, r3
 8001d42:	4806      	ldr	r0, [pc, #24]	@ (8001d5c <MX_TIM3_Init+0x94>)
 8001d44:	f002 fc0a 	bl	800455c <HAL_TIMEx_MasterConfigSynchronization>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM3_Init+0x8a>
    {
        Error_Handler();
 8001d4e:	f7ff fb5b 	bl	8001408 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */

}
 8001d52:	bf00      	nop
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20004724 	.word	0x20004724
 8001d60:	40000400 	.word	0x40000400

08001d64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]

    if(tim_baseHandle->Instance==TIM2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d74:	d10e      	bne.n	8001d94 <HAL_TIM_Base_MspInit+0x30>
    {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
        /* TIM2 clock enable */
        __HAL_RCC_TIM2_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	4b13      	ldr	r3, [pc, #76]	@ (8001dc8 <HAL_TIM_Base_MspInit+0x64>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	4a12      	ldr	r2, [pc, #72]	@ (8001dc8 <HAL_TIM_Base_MspInit+0x64>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d86:	4b10      	ldr	r3, [pc, #64]	@ (8001dc8 <HAL_TIM_Base_MspInit+0x64>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_TIM3_CLK_ENABLE();
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
    }
}
 8001d92:	e012      	b.n	8001dba <HAL_TIM_Base_MspInit+0x56>
    else if(tim_baseHandle->Instance==TIM3)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0c      	ldr	r2, [pc, #48]	@ (8001dcc <HAL_TIM_Base_MspInit+0x68>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10d      	bne.n	8001dba <HAL_TIM_Base_MspInit+0x56>
        __HAL_RCC_TIM3_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <HAL_TIM_Base_MspInit+0x64>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	4a08      	ldr	r2, [pc, #32]	@ (8001dc8 <HAL_TIM_Base_MspInit+0x64>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dae:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <HAL_TIM_Base_MspInit+0x64>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40000400 	.word	0x40000400

08001dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001dd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e08 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dd4:	480d      	ldr	r0, [pc, #52]	@ (8001e0c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dd6:	490e      	ldr	r1, [pc, #56]	@ (8001e10 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8001e14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ddc:	e002      	b.n	8001de4 <LoopCopyDataInit>

08001dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001de2:	3304      	adds	r3, #4

08001de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de8:	d3f9      	bcc.n	8001dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dea:	4a0b      	ldr	r2, [pc, #44]	@ (8001e18 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dec:	4c0b      	ldr	r4, [pc, #44]	@ (8001e1c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df0:	e001      	b.n	8001df6 <LoopFillZerobss>

08001df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df4:	3204      	adds	r2, #4

08001df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df8:	d3fb      	bcc.n	8001df2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dfa:	f7ff ff07 	bl	8001c0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dfe:	f004 fbf7 	bl	80065f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e02:	f7ff fcfd 	bl	8001800 <main>
  bx  lr    
 8001e06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e10:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001e14:	0800e278 	.word	0x0800e278
  ldr r2, =_sbss
 8001e18:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001e1c:	200048bc 	.word	0x200048bc

08001e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e20:	e7fe      	b.n	8001e20 <ADC_IRQHandler>
	...

08001e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e28:	4b0e      	ldr	r3, [pc, #56]	@ (8001e64 <HAL_Init+0x40>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <HAL_Init+0x40>)
 8001e2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <HAL_Init+0x40>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <HAL_Init+0x40>)
 8001e3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a07      	ldr	r2, [pc, #28]	@ (8001e64 <HAL_Init+0x40>)
 8001e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 fd33 	bl	80028b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	200f      	movs	r0, #15
 8001e54:	f000 f808 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e58:	f7ff fd8a 	bl	8001970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023c00 	.word	0x40023c00

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e70:	4b12      	ldr	r3, [pc, #72]	@ (8001ebc <HAL_InitTick+0x54>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b12      	ldr	r3, [pc, #72]	@ (8001ec0 <HAL_InitTick+0x58>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 fd4b 	bl	8002922 <HAL_SYSTICK_Config>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00e      	b.n	8001eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b0f      	cmp	r3, #15
 8001e9a:	d80a      	bhi.n	8001eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f000 fd13 	bl	80028ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea8:	4a06      	ldr	r2, [pc, #24]	@ (8001ec4 <HAL_InitTick+0x5c>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e000      	b.n	8001eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000004 	.word	0x20000004
 8001ec0:	2000000c 	.word	0x2000000c
 8001ec4:	20000008 	.word	0x20000008

08001ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <HAL_IncTick+0x20>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <HAL_IncTick+0x24>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	4a04      	ldr	r2, [pc, #16]	@ (8001eec <HAL_IncTick+0x24>)
 8001eda:	6013      	str	r3, [r2, #0]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	2000000c 	.word	0x2000000c
 8001eec:	2000476c 	.word	0x2000476c

08001ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <HAL_GetTick+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	2000476c 	.word	0x2000476c

08001f08 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e033      	b.n	8001f86 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d109      	bne.n	8001f3a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff f92c 	bl	8001184 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	f003 0310 	and.w	r3, r3, #16
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d118      	bne.n	8001f78 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f4e:	f023 0302 	bic.w	r3, r3, #2
 8001f52:	f043 0202 	orr.w	r2, r3, #2
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 fa5e 	bl	800241c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	f023 0303 	bic.w	r3, r3, #3
 8001f6e:	f043 0201 	orr.w	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f76:	e001      	b.n	8001f7c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <HAL_ADC_Start_DMA+0x1e>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e0e9      	b.n	8002182 <HAL_ADC_Start_DMA+0x1f2>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f003 0301 	and.w	r3, r3, #1
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d018      	beq.n	8001ff6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f042 0201 	orr.w	r2, r2, #1
 8001fd2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fd4:	4b6d      	ldr	r3, [pc, #436]	@ (800218c <HAL_ADC_Start_DMA+0x1fc>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a6d      	ldr	r2, [pc, #436]	@ (8002190 <HAL_ADC_Start_DMA+0x200>)
 8001fda:	fba2 2303 	umull	r2, r3, r2, r3
 8001fde:	0c9a      	lsrs	r2, r3, #18
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	4413      	add	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001fe8:	e002      	b.n	8001ff0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f9      	bne.n	8001fea <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002004:	d107      	bne.n	8002016 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002014:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	2b01      	cmp	r3, #1
 8002022:	f040 80a1 	bne.w	8002168 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800202e:	f023 0301 	bic.w	r3, r3, #1
 8002032:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002044:	2b00      	cmp	r3, #0
 8002046:	d007      	beq.n	8002058 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002050:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002064:	d106      	bne.n	8002074 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206a:	f023 0206 	bic.w	r2, r3, #6
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	645a      	str	r2, [r3, #68]	@ 0x44
 8002072:	e002      	b.n	800207a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2200      	movs	r2, #0
 8002078:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002082:	4b44      	ldr	r3, [pc, #272]	@ (8002194 <HAL_ADC_Start_DMA+0x204>)
 8002084:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208a:	4a43      	ldr	r2, [pc, #268]	@ (8002198 <HAL_ADC_Start_DMA+0x208>)
 800208c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002092:	4a42      	ldr	r2, [pc, #264]	@ (800219c <HAL_ADC_Start_DMA+0x20c>)
 8002094:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800209a:	4a41      	ldr	r2, [pc, #260]	@ (80021a0 <HAL_ADC_Start_DMA+0x210>)
 800209c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80020a6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	685a      	ldr	r2, [r3, #4]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80020b6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020c6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	334c      	adds	r3, #76	@ 0x4c
 80020d2:	4619      	mov	r1, r3
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f000 fec6 	bl	8002e68 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f003 031f 	and.w	r3, r3, #31
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d12a      	bne.n	800213e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a2d      	ldr	r2, [pc, #180]	@ (80021a4 <HAL_ADC_Start_DMA+0x214>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d015      	beq.n	800211e <HAL_ADC_Start_DMA+0x18e>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a2c      	ldr	r2, [pc, #176]	@ (80021a8 <HAL_ADC_Start_DMA+0x218>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d105      	bne.n	8002108 <HAL_ADC_Start_DMA+0x178>
 80020fc:	4b25      	ldr	r3, [pc, #148]	@ (8002194 <HAL_ADC_Start_DMA+0x204>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 031f 	and.w	r3, r3, #31
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00a      	beq.n	800211e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a27      	ldr	r2, [pc, #156]	@ (80021ac <HAL_ADC_Start_DMA+0x21c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d136      	bne.n	8002180 <HAL_ADC_Start_DMA+0x1f0>
 8002112:	4b20      	ldr	r3, [pc, #128]	@ (8002194 <HAL_ADC_Start_DMA+0x204>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 0310 	and.w	r3, r3, #16
 800211a:	2b00      	cmp	r3, #0
 800211c:	d130      	bne.n	8002180 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d129      	bne.n	8002180 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689a      	ldr	r2, [r3, #8]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	e020      	b.n	8002180 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a18      	ldr	r2, [pc, #96]	@ (80021a4 <HAL_ADC_Start_DMA+0x214>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d11b      	bne.n	8002180 <HAL_ADC_Start_DMA+0x1f0>
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d114      	bne.n	8002180 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002164:	609a      	str	r2, [r3, #8]
 8002166:	e00b      	b.n	8002180 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216c:	f043 0210 	orr.w	r2, r3, #16
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002178:	f043 0201 	orr.w	r2, r3, #1
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3718      	adds	r7, #24
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000004 	.word	0x20000004
 8002190:	431bde83 	.word	0x431bde83
 8002194:	40012300 	.word	0x40012300
 8002198:	08002615 	.word	0x08002615
 800219c:	080026cf 	.word	0x080026cf
 80021a0:	080026eb 	.word	0x080026eb
 80021a4:	40012000 	.word	0x40012000
 80021a8:	40012100 	.word	0x40012100
 80021ac:	40012200 	.word	0x40012200

080021b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d101      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x1c>
 80021f0:	2302      	movs	r3, #2
 80021f2:	e105      	b.n	8002400 <HAL_ADC_ConfigChannel+0x228>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b09      	cmp	r3, #9
 8002202:	d925      	bls.n	8002250 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68d9      	ldr	r1, [r3, #12]
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	b29b      	uxth	r3, r3
 8002210:	461a      	mov	r2, r3
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	3b1e      	subs	r3, #30
 800221a:	2207      	movs	r2, #7
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43da      	mvns	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	400a      	ands	r2, r1
 8002228:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68d9      	ldr	r1, [r3, #12]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	b29b      	uxth	r3, r3
 800223a:	4618      	mov	r0, r3
 800223c:	4603      	mov	r3, r0
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	4403      	add	r3, r0
 8002242:	3b1e      	subs	r3, #30
 8002244:	409a      	lsls	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	e022      	b.n	8002296 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6919      	ldr	r1, [r3, #16]
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	b29b      	uxth	r3, r3
 800225c:	461a      	mov	r2, r3
 800225e:	4613      	mov	r3, r2
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	4413      	add	r3, r2
 8002264:	2207      	movs	r2, #7
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43da      	mvns	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	400a      	ands	r2, r1
 8002272:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6919      	ldr	r1, [r3, #16]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	b29b      	uxth	r3, r3
 8002284:	4618      	mov	r0, r3
 8002286:	4603      	mov	r3, r0
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4403      	add	r3, r0
 800228c:	409a      	lsls	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b06      	cmp	r3, #6
 800229c:	d824      	bhi.n	80022e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	3b05      	subs	r3, #5
 80022b0:	221f      	movs	r2, #31
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43da      	mvns	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	400a      	ands	r2, r1
 80022be:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	4618      	mov	r0, r3
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	4613      	mov	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	3b05      	subs	r3, #5
 80022da:	fa00 f203 	lsl.w	r2, r0, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	430a      	orrs	r2, r1
 80022e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80022e6:	e04c      	b.n	8002382 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b0c      	cmp	r3, #12
 80022ee:	d824      	bhi.n	800233a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	3b23      	subs	r3, #35	@ 0x23
 8002302:	221f      	movs	r2, #31
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43da      	mvns	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	400a      	ands	r2, r1
 8002310:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	b29b      	uxth	r3, r3
 800231e:	4618      	mov	r0, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4413      	add	r3, r2
 800232a:	3b23      	subs	r3, #35	@ 0x23
 800232c:	fa00 f203 	lsl.w	r2, r0, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	631a      	str	r2, [r3, #48]	@ 0x30
 8002338:	e023      	b.n	8002382 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	3b41      	subs	r3, #65	@ 0x41
 800234c:	221f      	movs	r2, #31
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43da      	mvns	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	400a      	ands	r2, r1
 800235a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	b29b      	uxth	r3, r3
 8002368:	4618      	mov	r0, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	3b41      	subs	r3, #65	@ 0x41
 8002376:	fa00 f203 	lsl.w	r2, r0, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	430a      	orrs	r2, r1
 8002380:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002382:	4b22      	ldr	r3, [pc, #136]	@ (800240c <HAL_ADC_ConfigChannel+0x234>)
 8002384:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a21      	ldr	r2, [pc, #132]	@ (8002410 <HAL_ADC_ConfigChannel+0x238>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d109      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x1cc>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b12      	cmp	r3, #18
 8002396:	d105      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a19      	ldr	r2, [pc, #100]	@ (8002410 <HAL_ADC_ConfigChannel+0x238>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d123      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x21e>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d003      	beq.n	80023be <HAL_ADC_ConfigChannel+0x1e6>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2b11      	cmp	r3, #17
 80023bc:	d11b      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2b10      	cmp	r3, #16
 80023d0:	d111      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023d2:	4b10      	ldr	r3, [pc, #64]	@ (8002414 <HAL_ADC_ConfigChannel+0x23c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a10      	ldr	r2, [pc, #64]	@ (8002418 <HAL_ADC_ConfigChannel+0x240>)
 80023d8:	fba2 2303 	umull	r2, r3, r2, r3
 80023dc:	0c9a      	lsrs	r2, r3, #18
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80023e8:	e002      	b.n	80023f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	3b01      	subs	r3, #1
 80023ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f9      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	40012300 	.word	0x40012300
 8002410:	40012000 	.word	0x40012000
 8002414:	20000004 	.word	0x20000004
 8002418:	431bde83 	.word	0x431bde83

0800241c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002424:	4b79      	ldr	r3, [pc, #484]	@ (800260c <ADC_Init+0x1f0>)
 8002426:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	431a      	orrs	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002450:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6859      	ldr	r1, [r3, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	021a      	lsls	r2, r3, #8
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	430a      	orrs	r2, r1
 8002464:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002474:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002496:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6899      	ldr	r1, [r3, #8]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68da      	ldr	r2, [r3, #12]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ae:	4a58      	ldr	r2, [pc, #352]	@ (8002610 <ADC_Init+0x1f4>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d022      	beq.n	80024fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689a      	ldr	r2, [r3, #8]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6899      	ldr	r1, [r3, #8]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6899      	ldr	r1, [r3, #8]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	e00f      	b.n	800251a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002508:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002518:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0202 	bic.w	r2, r2, #2
 8002528:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6899      	ldr	r1, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7e1b      	ldrb	r3, [r3, #24]
 8002534:	005a      	lsls	r2, r3, #1
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	430a      	orrs	r2, r1
 800253c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d01b      	beq.n	8002580 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002556:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002566:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6859      	ldr	r1, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002572:	3b01      	subs	r3, #1
 8002574:	035a      	lsls	r2, r3, #13
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	e007      	b.n	8002590 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800258e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800259e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	051a      	lsls	r2, r3, #20
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80025c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6899      	ldr	r1, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80025d2:	025a      	lsls	r2, r3, #9
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6899      	ldr	r1, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	029a      	lsls	r2, r3, #10
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	430a      	orrs	r2, r1
 80025fe:	609a      	str	r2, [r3, #8]
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	40012300 	.word	0x40012300
 8002610:	0f000001 	.word	0x0f000001

08002614 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002620:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800262a:	2b00      	cmp	r3, #0
 800262c:	d13c      	bne.n	80026a8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002632:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d12b      	bne.n	80026a0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800264c:	2b00      	cmp	r3, #0
 800264e:	d127      	bne.n	80026a0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002656:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800265a:	2b00      	cmp	r3, #0
 800265c:	d006      	beq.n	800266c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002668:	2b00      	cmp	r3, #0
 800266a:	d119      	bne.n	80026a0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0220 	bic.w	r2, r2, #32
 800267a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002680:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d105      	bne.n	80026a0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002698:	f043 0201 	orr.w	r2, r3, #1
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f7fe fdef 	bl	8001284 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80026a6:	e00e      	b.n	80026c6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ac:	f003 0310 	and.w	r3, r3, #16
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f7ff fd85 	bl	80021c4 <HAL_ADC_ErrorCallback>
}
 80026ba:	e004      	b.n	80026c6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	4798      	blx	r3
}
 80026c6:	bf00      	nop
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b084      	sub	sp, #16
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026da:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f7ff fd67 	bl	80021b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026e2:	bf00      	nop
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b084      	sub	sp, #16
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2240      	movs	r2, #64	@ 0x40
 80026fc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	f043 0204 	orr.w	r2, r3, #4
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f7ff fd5a 	bl	80021c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002710:	bf00      	nop
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002728:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002734:	4013      	ands	r3, r2
 8002736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002740:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002744:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274a:	4a04      	ldr	r2, [pc, #16]	@ (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	60d3      	str	r3, [r2, #12]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002764:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <__NVIC_GetPriorityGrouping+0x18>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	f003 0307 	and.w	r3, r3, #7
}
 800276e:	4618      	mov	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	2b00      	cmp	r3, #0
 800278c:	db0b      	blt.n	80027a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	f003 021f 	and.w	r2, r3, #31
 8002794:	4907      	ldr	r1, [pc, #28]	@ (80027b4 <__NVIC_EnableIRQ+0x38>)
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	2001      	movs	r0, #1
 800279e:	fa00 f202 	lsl.w	r2, r0, r2
 80027a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000e100 	.word	0xe000e100

080027b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	6039      	str	r1, [r7, #0]
 80027c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	db0a      	blt.n	80027e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	490c      	ldr	r1, [pc, #48]	@ (8002804 <__NVIC_SetPriority+0x4c>)
 80027d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d6:	0112      	lsls	r2, r2, #4
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	440b      	add	r3, r1
 80027dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027e0:	e00a      	b.n	80027f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	4908      	ldr	r1, [pc, #32]	@ (8002808 <__NVIC_SetPriority+0x50>)
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	3b04      	subs	r3, #4
 80027f0:	0112      	lsls	r2, r2, #4
 80027f2:	b2d2      	uxtb	r2, r2
 80027f4:	440b      	add	r3, r1
 80027f6:	761a      	strb	r2, [r3, #24]
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr
 8002804:	e000e100 	.word	0xe000e100
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800280c:	b480      	push	{r7}
 800280e:	b089      	sub	sp, #36	@ 0x24
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f1c3 0307 	rsb	r3, r3, #7
 8002826:	2b04      	cmp	r3, #4
 8002828:	bf28      	it	cs
 800282a:	2304      	movcs	r3, #4
 800282c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	3304      	adds	r3, #4
 8002832:	2b06      	cmp	r3, #6
 8002834:	d902      	bls.n	800283c <NVIC_EncodePriority+0x30>
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	3b03      	subs	r3, #3
 800283a:	e000      	b.n	800283e <NVIC_EncodePriority+0x32>
 800283c:	2300      	movs	r3, #0
 800283e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002840:	f04f 32ff 	mov.w	r2, #4294967295
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	43da      	mvns	r2, r3
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	401a      	ands	r2, r3
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002854:	f04f 31ff 	mov.w	r1, #4294967295
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	fa01 f303 	lsl.w	r3, r1, r3
 800285e:	43d9      	mvns	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002864:	4313      	orrs	r3, r2
         );
}
 8002866:	4618      	mov	r0, r3
 8002868:	3724      	adds	r7, #36	@ 0x24
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
	...

08002874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002884:	d301      	bcc.n	800288a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002886:	2301      	movs	r3, #1
 8002888:	e00f      	b.n	80028aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800288a:	4a0a      	ldr	r2, [pc, #40]	@ (80028b4 <SysTick_Config+0x40>)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	3b01      	subs	r3, #1
 8002890:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002892:	210f      	movs	r1, #15
 8002894:	f04f 30ff 	mov.w	r0, #4294967295
 8002898:	f7ff ff8e 	bl	80027b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800289c:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <SysTick_Config+0x40>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028a2:	4b04      	ldr	r3, [pc, #16]	@ (80028b4 <SysTick_Config+0x40>)
 80028a4:	2207      	movs	r2, #7
 80028a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	e000e010 	.word	0xe000e010

080028b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f7ff ff29 	bl	8002718 <__NVIC_SetPriorityGrouping>
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b086      	sub	sp, #24
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	4603      	mov	r3, r0
 80028d6:	60b9      	str	r1, [r7, #8]
 80028d8:	607a      	str	r2, [r7, #4]
 80028da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028dc:	2300      	movs	r3, #0
 80028de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028e0:	f7ff ff3e 	bl	8002760 <__NVIC_GetPriorityGrouping>
 80028e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	68b9      	ldr	r1, [r7, #8]
 80028ea:	6978      	ldr	r0, [r7, #20]
 80028ec:	f7ff ff8e 	bl	800280c <NVIC_EncodePriority>
 80028f0:	4602      	mov	r2, r0
 80028f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028f6:	4611      	mov	r1, r2
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff ff5d 	bl	80027b8 <__NVIC_SetPriority>
}
 80028fe:	bf00      	nop
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b082      	sub	sp, #8
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff ff31 	bl	800277c <__NVIC_EnableIRQ>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b082      	sub	sp, #8
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7ff ffa2 	bl	8002874 <SysTick_Config>
 8002930:	4603      	mov	r3, r0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b082      	sub	sp, #8
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e014      	b.n	8002976 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	791b      	ldrb	r3, [r3, #4]
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d105      	bne.n	8002962 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7fe fcd9 	bl	8001314 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2202      	movs	r2, #2
 8002966:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
	...

08002980 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298e:	2300      	movs	r3, #0
 8002990:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8002992:	2300      	movs	r3, #0
 8002994:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	795b      	ldrb	r3, [r3, #5]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d101      	bne.n	80029a2 <HAL_DAC_Start_DMA+0x22>
 800299e:	2302      	movs	r3, #2
 80029a0:	e0ab      	b.n	8002afa <HAL_DAC_Start_DMA+0x17a>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2201      	movs	r2, #1
 80029a6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2202      	movs	r2, #2
 80029ac:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d12f      	bne.n	8002a14 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	4a52      	ldr	r2, [pc, #328]	@ (8002b04 <HAL_DAC_Start_DMA+0x184>)
 80029ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	4a51      	ldr	r2, [pc, #324]	@ (8002b08 <HAL_DAC_Start_DMA+0x188>)
 80029c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	4a50      	ldr	r2, [pc, #320]	@ (8002b0c <HAL_DAC_Start_DMA+0x18c>)
 80029ca:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80029da:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d013      	beq.n	8002a0a <HAL_DAC_Start_DMA+0x8a>
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d845      	bhi.n	8002a74 <HAL_DAC_Start_DMA+0xf4>
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_DAC_Start_DMA+0x76>
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d005      	beq.n	8002a00 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80029f4:	e03e      	b.n	8002a74 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	3308      	adds	r3, #8
 80029fc:	613b      	str	r3, [r7, #16]
        break;
 80029fe:	e03c      	b.n	8002a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	330c      	adds	r3, #12
 8002a06:	613b      	str	r3, [r7, #16]
        break;
 8002a08:	e037      	b.n	8002a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3310      	adds	r3, #16
 8002a10:	613b      	str	r3, [r7, #16]
        break;
 8002a12:	e032      	b.n	8002a7a <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	4a3d      	ldr	r2, [pc, #244]	@ (8002b10 <HAL_DAC_Start_DMA+0x190>)
 8002a1a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	4a3c      	ldr	r2, [pc, #240]	@ (8002b14 <HAL_DAC_Start_DMA+0x194>)
 8002a22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	4a3b      	ldr	r2, [pc, #236]	@ (8002b18 <HAL_DAC_Start_DMA+0x198>)
 8002a2a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002a3a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d013      	beq.n	8002a6a <HAL_DAC_Start_DMA+0xea>
 8002a42:	6a3b      	ldr	r3, [r7, #32]
 8002a44:	2b08      	cmp	r3, #8
 8002a46:	d817      	bhi.n	8002a78 <HAL_DAC_Start_DMA+0xf8>
 8002a48:	6a3b      	ldr	r3, [r7, #32]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_DAC_Start_DMA+0xd6>
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d005      	beq.n	8002a60 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002a54:	e010      	b.n	8002a78 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	3314      	adds	r3, #20
 8002a5c:	613b      	str	r3, [r7, #16]
        break;
 8002a5e:	e00c      	b.n	8002a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3318      	adds	r3, #24
 8002a66:	613b      	str	r3, [r7, #16]
        break;
 8002a68:	e007      	b.n	8002a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	331c      	adds	r3, #28
 8002a70:	613b      	str	r3, [r7, #16]
        break;
 8002a72:	e002      	b.n	8002a7a <HAL_DAC_Start_DMA+0xfa>
        break;
 8002a74:	bf00      	nop
 8002a76:	e000      	b.n	8002a7a <HAL_DAC_Start_DMA+0xfa>
        break;
 8002a78:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d111      	bne.n	8002aa4 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a8e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6898      	ldr	r0, [r3, #8]
 8002a94:	6879      	ldr	r1, [r7, #4]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	f000 f9e5 	bl	8002e68 <HAL_DMA_Start_IT>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	75fb      	strb	r3, [r7, #23]
 8002aa2:	e010      	b.n	8002ac6 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002ab2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	68d8      	ldr	r0, [r3, #12]
 8002ab8:	6879      	ldr	r1, [r7, #4]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	f000 f9d3 	bl	8002e68 <HAL_DMA_Start_IT>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002acc:	7dfb      	ldrb	r3, [r7, #23]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10c      	bne.n	8002aec <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6819      	ldr	r1, [r3, #0]
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	2201      	movs	r2, #1
 8002ae0:	409a      	lsls	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	e005      	b.n	8002af8 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	f043 0204 	orr.w	r2, r3, #4
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	08002bf7 	.word	0x08002bf7
 8002b08:	08002c19 	.word	0x08002c19
 8002b0c:	08002c35 	.word	0x08002c35
 8002b10:	08002c9f 	.word	0x08002c9f
 8002b14:	08002cc1 	.word	0x08002cc1
 8002b18:	08002cdd 	.word	0x08002cdd

08002b1c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	795b      	ldrb	r3, [r3, #5]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d101      	bne.n	8002b70 <HAL_DAC_ConfigChannel+0x18>
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	e03c      	b.n	8002bea <HAL_DAC_ConfigChannel+0x92>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2201      	movs	r2, #1
 8002b74:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2202      	movs	r2, #2
 8002b7a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f003 0310 	and.w	r3, r3, #16
 8002b8a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	43db      	mvns	r3, r3
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	4013      	ands	r3, r2
 8002b98:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f003 0310 	and.w	r3, r3, #16
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6819      	ldr	r1, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	22c0      	movs	r2, #192	@ 0xc0
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	400a      	ands	r2, r1
 8002bda:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2201      	movs	r2, #1
 8002be0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	371c      	adds	r7, #28
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b084      	sub	sp, #16
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c02:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002c04:	68f8      	ldr	r0, [r7, #12]
 8002c06:	f7ff ff89 	bl	8002b1c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	711a      	strb	r2, [r3, #4]
}
 8002c10:	bf00      	nop
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c24:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f7ff ff82 	bl	8002b30 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002c2c:	bf00      	nop
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c40:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f043 0204 	orr.w	r2, r3, #4
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f7ff ff78 	bl	8002b44 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2201      	movs	r2, #1
 8002c58:	711a      	strb	r2, [r3, #4]
}
 8002c5a:	bf00      	nop
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b084      	sub	sp, #16
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002caa:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f7ff ffd8 	bl	8002c62 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	711a      	strb	r2, [r3, #4]
}
 8002cb8:	bf00      	nop
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ccc:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f7ff ffd1 	bl	8002c76 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002cd4:	bf00      	nop
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	f043 0204 	orr.w	r2, r3, #4
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f7ff ffc7 	bl	8002c8a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	711a      	strb	r2, [r3, #4]
}
 8002d02:	bf00      	nop
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d18:	f7ff f8ea 	bl	8001ef0 <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d101      	bne.n	8002d28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e099      	b.n	8002e5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0201 	bic.w	r2, r2, #1
 8002d46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d48:	e00f      	b.n	8002d6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d4a:	f7ff f8d1 	bl	8001ef0 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b05      	cmp	r3, #5
 8002d56:	d908      	bls.n	8002d6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2203      	movs	r2, #3
 8002d62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e078      	b.n	8002e5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1e8      	bne.n	8002d4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d80:	697a      	ldr	r2, [r7, #20]
 8002d82:	4b38      	ldr	r3, [pc, #224]	@ (8002e64 <HAL_DMA_Init+0x158>)
 8002d84:	4013      	ands	r3, r2
 8002d86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc0:	2b04      	cmp	r3, #4
 8002dc2:	d107      	bne.n	8002dd4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	f023 0307 	bic.w	r3, r3, #7
 8002dea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfa:	2b04      	cmp	r3, #4
 8002dfc:	d117      	bne.n	8002e2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00e      	beq.n	8002e2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 fa6f 	bl	80032f4 <DMA_CheckFifoParam>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2240      	movs	r2, #64	@ 0x40
 8002e20:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e016      	b.n	8002e5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 fa26 	bl	8003288 <DMA_CalcBaseAndBitshift>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e44:	223f      	movs	r2, #63	@ 0x3f
 8002e46:	409a      	lsls	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	f010803f 	.word	0xf010803f

08002e68 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
 8002e74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d101      	bne.n	8002e8e <HAL_DMA_Start_IT+0x26>
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	e040      	b.n	8002f10 <HAL_DMA_Start_IT+0xa8>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d12f      	bne.n	8002f02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	68b9      	ldr	r1, [r7, #8]
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 f9b8 	bl	800322c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ec0:	223f      	movs	r2, #63	@ 0x3f
 8002ec2:	409a      	lsls	r2, r3
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0216 	orr.w	r2, r2, #22
 8002ed6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d007      	beq.n	8002ef0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f042 0208 	orr.w	r2, r2, #8
 8002eee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	e005      	b.n	8002f0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f24:	4b8e      	ldr	r3, [pc, #568]	@ (8003160 <HAL_DMA_IRQHandler+0x248>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a8e      	ldr	r2, [pc, #568]	@ (8003164 <HAL_DMA_IRQHandler+0x24c>)
 8002f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2e:	0a9b      	lsrs	r3, r3, #10
 8002f30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f42:	2208      	movs	r2, #8
 8002f44:	409a      	lsls	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d01a      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d013      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0204 	bic.w	r2, r2, #4
 8002f6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f70:	2208      	movs	r2, #8
 8002f72:	409a      	lsls	r2, r3
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7c:	f043 0201 	orr.w	r2, r3, #1
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f88:	2201      	movs	r2, #1
 8002f8a:	409a      	lsls	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	4013      	ands	r3, r2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d012      	beq.n	8002fba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00b      	beq.n	8002fba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	409a      	lsls	r2, r3
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb2:	f043 0202 	orr.w	r2, r3, #2
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbe:	2204      	movs	r2, #4
 8002fc0:	409a      	lsls	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d012      	beq.n	8002ff0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00b      	beq.n	8002ff0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fdc:	2204      	movs	r2, #4
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe8:	f043 0204 	orr.w	r2, r3, #4
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff4:	2210      	movs	r2, #16
 8002ff6:	409a      	lsls	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d043      	beq.n	8003088 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d03c      	beq.n	8003088 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003012:	2210      	movs	r2, #16
 8003014:	409a      	lsls	r2, r3
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d018      	beq.n	800305a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d108      	bne.n	8003048 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	2b00      	cmp	r3, #0
 800303c:	d024      	beq.n	8003088 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	4798      	blx	r3
 8003046:	e01f      	b.n	8003088 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800304c:	2b00      	cmp	r3, #0
 800304e:	d01b      	beq.n	8003088 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	4798      	blx	r3
 8003058:	e016      	b.n	8003088 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003064:	2b00      	cmp	r3, #0
 8003066:	d107      	bne.n	8003078 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0208 	bic.w	r2, r2, #8
 8003076:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308c:	2220      	movs	r2, #32
 800308e:	409a      	lsls	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4013      	ands	r3, r2
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 808f 	beq.w	80031b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f000 8087 	beq.w	80031b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ae:	2220      	movs	r2, #32
 80030b0:	409a      	lsls	r2, r3
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b05      	cmp	r3, #5
 80030c0:	d136      	bne.n	8003130 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 0216 	bic.w	r2, r2, #22
 80030d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695a      	ldr	r2, [r3, #20]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d103      	bne.n	80030f2 <HAL_DMA_IRQHandler+0x1da>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d007      	beq.n	8003102 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 0208 	bic.w	r2, r2, #8
 8003100:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003106:	223f      	movs	r2, #63	@ 0x3f
 8003108:	409a      	lsls	r2, r3
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003122:	2b00      	cmp	r3, #0
 8003124:	d07e      	beq.n	8003224 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	4798      	blx	r3
        }
        return;
 800312e:	e079      	b.n	8003224 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d01d      	beq.n	800317a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10d      	bne.n	8003168 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003150:	2b00      	cmp	r3, #0
 8003152:	d031      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	4798      	blx	r3
 800315c:	e02c      	b.n	80031b8 <HAL_DMA_IRQHandler+0x2a0>
 800315e:	bf00      	nop
 8003160:	20000004 	.word	0x20000004
 8003164:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316c:	2b00      	cmp	r3, #0
 800316e:	d023      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	4798      	blx	r3
 8003178:	e01e      	b.n	80031b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10f      	bne.n	80031a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0210 	bic.w	r2, r2, #16
 8003196:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d032      	beq.n	8003226 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d022      	beq.n	8003212 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2205      	movs	r2, #5
 80031d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0201 	bic.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	3301      	adds	r3, #1
 80031e8:	60bb      	str	r3, [r7, #8]
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d307      	bcc.n	8003200 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f2      	bne.n	80031e4 <HAL_DMA_IRQHandler+0x2cc>
 80031fe:	e000      	b.n	8003202 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003200:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003216:	2b00      	cmp	r3, #0
 8003218:	d005      	beq.n	8003226 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	4798      	blx	r3
 8003222:	e000      	b.n	8003226 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003224:	bf00      	nop
    }
  }
}
 8003226:	3718      	adds	r7, #24
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003248:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b40      	cmp	r3, #64	@ 0x40
 8003258:	d108      	bne.n	800326c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800326a:	e007      	b.n	800327c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	60da      	str	r2, [r3, #12]
}
 800327c:	bf00      	nop
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	3b10      	subs	r3, #16
 8003298:	4a14      	ldr	r2, [pc, #80]	@ (80032ec <DMA_CalcBaseAndBitshift+0x64>)
 800329a:	fba2 2303 	umull	r2, r3, r2, r3
 800329e:	091b      	lsrs	r3, r3, #4
 80032a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032a2:	4a13      	ldr	r2, [pc, #76]	@ (80032f0 <DMA_CalcBaseAndBitshift+0x68>)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4413      	add	r3, r2
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b03      	cmp	r3, #3
 80032b4:	d909      	bls.n	80032ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032be:	f023 0303 	bic.w	r3, r3, #3
 80032c2:	1d1a      	adds	r2, r3, #4
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80032c8:	e007      	b.n	80032da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032d2:	f023 0303 	bic.w	r3, r3, #3
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	aaaaaaab 	.word	0xaaaaaaab
 80032f0:	0800ae38 	.word	0x0800ae38

080032f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b085      	sub	sp, #20
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003304:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d11f      	bne.n	800334e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b03      	cmp	r3, #3
 8003312:	d856      	bhi.n	80033c2 <DMA_CheckFifoParam+0xce>
 8003314:	a201      	add	r2, pc, #4	@ (adr r2, 800331c <DMA_CheckFifoParam+0x28>)
 8003316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331a:	bf00      	nop
 800331c:	0800332d 	.word	0x0800332d
 8003320:	0800333f 	.word	0x0800333f
 8003324:	0800332d 	.word	0x0800332d
 8003328:	080033c3 	.word	0x080033c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003330:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d046      	beq.n	80033c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800333c:	e043      	b.n	80033c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003342:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003346:	d140      	bne.n	80033ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800334c:	e03d      	b.n	80033ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003356:	d121      	bne.n	800339c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b03      	cmp	r3, #3
 800335c:	d837      	bhi.n	80033ce <DMA_CheckFifoParam+0xda>
 800335e:	a201      	add	r2, pc, #4	@ (adr r2, 8003364 <DMA_CheckFifoParam+0x70>)
 8003360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003364:	08003375 	.word	0x08003375
 8003368:	0800337b 	.word	0x0800337b
 800336c:	08003375 	.word	0x08003375
 8003370:	0800338d 	.word	0x0800338d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	73fb      	strb	r3, [r7, #15]
      break;
 8003378:	e030      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d025      	beq.n	80033d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800338a:	e022      	b.n	80033d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003390:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003394:	d11f      	bne.n	80033d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800339a:	e01c      	b.n	80033d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d903      	bls.n	80033aa <DMA_CheckFifoParam+0xb6>
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d003      	beq.n	80033b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033a8:	e018      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	73fb      	strb	r3, [r7, #15]
      break;
 80033ae:	e015      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00e      	beq.n	80033da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	73fb      	strb	r3, [r7, #15]
      break;
 80033c0:	e00b      	b.n	80033da <DMA_CheckFifoParam+0xe6>
      break;
 80033c2:	bf00      	nop
 80033c4:	e00a      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033c6:	bf00      	nop
 80033c8:	e008      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033ca:	bf00      	nop
 80033cc:	e006      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033ce:	bf00      	nop
 80033d0:	e004      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033d2:	bf00      	nop
 80033d4:	e002      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;   
 80033d6:	bf00      	nop
 80033d8:	e000      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033da:	bf00      	nop
    }
  } 
  
  return status; 
 80033dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3714      	adds	r7, #20
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop

080033ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b089      	sub	sp, #36	@ 0x24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033f6:	2300      	movs	r3, #0
 80033f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003402:	2300      	movs	r3, #0
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	e16b      	b.n	80036e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003408:	2201      	movs	r2, #1
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	4013      	ands	r3, r2
 800341a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	429a      	cmp	r2, r3
 8003422:	f040 815a 	bne.w	80036da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b01      	cmp	r3, #1
 8003430:	d005      	beq.n	800343e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800343a:	2b02      	cmp	r3, #2
 800343c:	d130      	bne.n	80034a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	2203      	movs	r2, #3
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	68da      	ldr	r2, [r3, #12]
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	4313      	orrs	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003474:	2201      	movs	r2, #1
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4013      	ands	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	f003 0201 	and.w	r2, r3, #1
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4313      	orrs	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	d017      	beq.n	80034dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	2203      	movs	r2, #3
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	43db      	mvns	r3, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	fa02 f303 	lsl.w	r3, r2, r3
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 0303 	and.w	r3, r3, #3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d123      	bne.n	8003530 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	08da      	lsrs	r2, r3, #3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3208      	adds	r2, #8
 80034f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	f003 0307 	and.w	r3, r3, #7
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	220f      	movs	r2, #15
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	691a      	ldr	r2, [r3, #16]
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	08da      	lsrs	r2, r3, #3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	3208      	adds	r2, #8
 800352a:	69b9      	ldr	r1, [r7, #24]
 800352c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	2203      	movs	r2, #3
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f003 0203 	and.w	r2, r3, #3
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 80b4 	beq.w	80036da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	4b60      	ldr	r3, [pc, #384]	@ (80036f8 <HAL_GPIO_Init+0x30c>)
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	4a5f      	ldr	r2, [pc, #380]	@ (80036f8 <HAL_GPIO_Init+0x30c>)
 800357c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003580:	6453      	str	r3, [r2, #68]	@ 0x44
 8003582:	4b5d      	ldr	r3, [pc, #372]	@ (80036f8 <HAL_GPIO_Init+0x30c>)
 8003584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003586:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800358a:	60fb      	str	r3, [r7, #12]
 800358c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800358e:	4a5b      	ldr	r2, [pc, #364]	@ (80036fc <HAL_GPIO_Init+0x310>)
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	089b      	lsrs	r3, r3, #2
 8003594:	3302      	adds	r3, #2
 8003596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800359a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f003 0303 	and.w	r3, r3, #3
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	220f      	movs	r2, #15
 80035a6:	fa02 f303 	lsl.w	r3, r2, r3
 80035aa:	43db      	mvns	r3, r3
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	4013      	ands	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a52      	ldr	r2, [pc, #328]	@ (8003700 <HAL_GPIO_Init+0x314>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d02b      	beq.n	8003612 <HAL_GPIO_Init+0x226>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a51      	ldr	r2, [pc, #324]	@ (8003704 <HAL_GPIO_Init+0x318>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d025      	beq.n	800360e <HAL_GPIO_Init+0x222>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a50      	ldr	r2, [pc, #320]	@ (8003708 <HAL_GPIO_Init+0x31c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d01f      	beq.n	800360a <HAL_GPIO_Init+0x21e>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a4f      	ldr	r2, [pc, #316]	@ (800370c <HAL_GPIO_Init+0x320>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d019      	beq.n	8003606 <HAL_GPIO_Init+0x21a>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a4e      	ldr	r2, [pc, #312]	@ (8003710 <HAL_GPIO_Init+0x324>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d013      	beq.n	8003602 <HAL_GPIO_Init+0x216>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a4d      	ldr	r2, [pc, #308]	@ (8003714 <HAL_GPIO_Init+0x328>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d00d      	beq.n	80035fe <HAL_GPIO_Init+0x212>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a4c      	ldr	r2, [pc, #304]	@ (8003718 <HAL_GPIO_Init+0x32c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d007      	beq.n	80035fa <HAL_GPIO_Init+0x20e>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a4b      	ldr	r2, [pc, #300]	@ (800371c <HAL_GPIO_Init+0x330>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d101      	bne.n	80035f6 <HAL_GPIO_Init+0x20a>
 80035f2:	2307      	movs	r3, #7
 80035f4:	e00e      	b.n	8003614 <HAL_GPIO_Init+0x228>
 80035f6:	2308      	movs	r3, #8
 80035f8:	e00c      	b.n	8003614 <HAL_GPIO_Init+0x228>
 80035fa:	2306      	movs	r3, #6
 80035fc:	e00a      	b.n	8003614 <HAL_GPIO_Init+0x228>
 80035fe:	2305      	movs	r3, #5
 8003600:	e008      	b.n	8003614 <HAL_GPIO_Init+0x228>
 8003602:	2304      	movs	r3, #4
 8003604:	e006      	b.n	8003614 <HAL_GPIO_Init+0x228>
 8003606:	2303      	movs	r3, #3
 8003608:	e004      	b.n	8003614 <HAL_GPIO_Init+0x228>
 800360a:	2302      	movs	r3, #2
 800360c:	e002      	b.n	8003614 <HAL_GPIO_Init+0x228>
 800360e:	2301      	movs	r3, #1
 8003610:	e000      	b.n	8003614 <HAL_GPIO_Init+0x228>
 8003612:	2300      	movs	r3, #0
 8003614:	69fa      	ldr	r2, [r7, #28]
 8003616:	f002 0203 	and.w	r2, r2, #3
 800361a:	0092      	lsls	r2, r2, #2
 800361c:	4093      	lsls	r3, r2
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	4313      	orrs	r3, r2
 8003622:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003624:	4935      	ldr	r1, [pc, #212]	@ (80036fc <HAL_GPIO_Init+0x310>)
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	089b      	lsrs	r3, r3, #2
 800362a:	3302      	adds	r3, #2
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003632:	4b3b      	ldr	r3, [pc, #236]	@ (8003720 <HAL_GPIO_Init+0x334>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	43db      	mvns	r3, r3
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	4013      	ands	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d003      	beq.n	8003656 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	4313      	orrs	r3, r2
 8003654:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003656:	4a32      	ldr	r2, [pc, #200]	@ (8003720 <HAL_GPIO_Init+0x334>)
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800365c:	4b30      	ldr	r3, [pc, #192]	@ (8003720 <HAL_GPIO_Init+0x334>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	43db      	mvns	r3, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4013      	ands	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	4313      	orrs	r3, r2
 800367e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003680:	4a27      	ldr	r2, [pc, #156]	@ (8003720 <HAL_GPIO_Init+0x334>)
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003686:	4b26      	ldr	r3, [pc, #152]	@ (8003720 <HAL_GPIO_Init+0x334>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	43db      	mvns	r3, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4013      	ands	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003720 <HAL_GPIO_Init+0x334>)
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003720 <HAL_GPIO_Init+0x334>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	43db      	mvns	r3, r3
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	4013      	ands	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036d4:	4a12      	ldr	r2, [pc, #72]	@ (8003720 <HAL_GPIO_Init+0x334>)
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	3301      	adds	r3, #1
 80036de:	61fb      	str	r3, [r7, #28]
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	2b0f      	cmp	r3, #15
 80036e4:	f67f ae90 	bls.w	8003408 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036e8:	bf00      	nop
 80036ea:	bf00      	nop
 80036ec:	3724      	adds	r7, #36	@ 0x24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40023800 	.word	0x40023800
 80036fc:	40013800 	.word	0x40013800
 8003700:	40020000 	.word	0x40020000
 8003704:	40020400 	.word	0x40020400
 8003708:	40020800 	.word	0x40020800
 800370c:	40020c00 	.word	0x40020c00
 8003710:	40021000 	.word	0x40021000
 8003714:	40021400 	.word	0x40021400
 8003718:	40021800 	.word	0x40021800
 800371c:	40021c00 	.word	0x40021c00
 8003720:	40013c00 	.word	0x40013c00

08003724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	460b      	mov	r3, r1
 800372e:	807b      	strh	r3, [r7, #2]
 8003730:	4613      	mov	r3, r2
 8003732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003734:	787b      	ldrb	r3, [r7, #1]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800373a:	887a      	ldrh	r2, [r7, #2]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003740:	e003      	b.n	800374a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003742:	887b      	ldrh	r3, [r7, #2]
 8003744:	041a      	lsls	r2, r3, #16
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	619a      	str	r2, [r3, #24]
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
	...

08003758 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003762:	4b08      	ldr	r3, [pc, #32]	@ (8003784 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003764:	695a      	ldr	r2, [r3, #20]
 8003766:	88fb      	ldrh	r3, [r7, #6]
 8003768:	4013      	ands	r3, r2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d006      	beq.n	800377c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800376e:	4a05      	ldr	r2, [pc, #20]	@ (8003784 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003770:	88fb      	ldrh	r3, [r7, #6]
 8003772:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003774:	88fb      	ldrh	r3, [r7, #6]
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f806 	bl	8003788 <HAL_GPIO_EXTI_Callback>
  }
}
 800377c:	bf00      	nop
 800377e:	3708      	adds	r7, #8
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40013c00 	.word	0x40013c00

08003788 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
	...

080037a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e267      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d075      	beq.n	80038aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037be:	4b88      	ldr	r3, [pc, #544]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 030c 	and.w	r3, r3, #12
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d00c      	beq.n	80037e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ca:	4b85      	ldr	r3, [pc, #532]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037d2:	2b08      	cmp	r3, #8
 80037d4:	d112      	bne.n	80037fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037d6:	4b82      	ldr	r3, [pc, #520]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037e2:	d10b      	bne.n	80037fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e4:	4b7e      	ldr	r3, [pc, #504]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d05b      	beq.n	80038a8 <HAL_RCC_OscConfig+0x108>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d157      	bne.n	80038a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e242      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003804:	d106      	bne.n	8003814 <HAL_RCC_OscConfig+0x74>
 8003806:	4b76      	ldr	r3, [pc, #472]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a75      	ldr	r2, [pc, #468]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800380c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	e01d      	b.n	8003850 <HAL_RCC_OscConfig+0xb0>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800381c:	d10c      	bne.n	8003838 <HAL_RCC_OscConfig+0x98>
 800381e:	4b70      	ldr	r3, [pc, #448]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a6f      	ldr	r2, [pc, #444]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	4b6d      	ldr	r3, [pc, #436]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a6c      	ldr	r2, [pc, #432]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003834:	6013      	str	r3, [r2, #0]
 8003836:	e00b      	b.n	8003850 <HAL_RCC_OscConfig+0xb0>
 8003838:	4b69      	ldr	r3, [pc, #420]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a68      	ldr	r2, [pc, #416]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800383e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003842:	6013      	str	r3, [r2, #0]
 8003844:	4b66      	ldr	r3, [pc, #408]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a65      	ldr	r2, [pc, #404]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800384a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800384e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d013      	beq.n	8003880 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003858:	f7fe fb4a 	bl	8001ef0 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003860:	f7fe fb46 	bl	8001ef0 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b64      	cmp	r3, #100	@ 0x64
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e207      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003872:	4b5b      	ldr	r3, [pc, #364]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d0f0      	beq.n	8003860 <HAL_RCC_OscConfig+0xc0>
 800387e:	e014      	b.n	80038aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003880:	f7fe fb36 	bl	8001ef0 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003888:	f7fe fb32 	bl	8001ef0 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b64      	cmp	r3, #100	@ 0x64
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e1f3      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800389a:	4b51      	ldr	r3, [pc, #324]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0xe8>
 80038a6:	e000      	b.n	80038aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d063      	beq.n	800397e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038b6:	4b4a      	ldr	r3, [pc, #296]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00b      	beq.n	80038da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038c2:	4b47      	ldr	r3, [pc, #284]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d11c      	bne.n	8003908 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ce:	4b44      	ldr	r3, [pc, #272]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d116      	bne.n	8003908 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038da:	4b41      	ldr	r3, [pc, #260]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d005      	beq.n	80038f2 <HAL_RCC_OscConfig+0x152>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d001      	beq.n	80038f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e1c7      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f2:	4b3b      	ldr	r3, [pc, #236]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	4937      	ldr	r1, [pc, #220]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003902:	4313      	orrs	r3, r2
 8003904:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003906:	e03a      	b.n	800397e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d020      	beq.n	8003952 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003910:	4b34      	ldr	r3, [pc, #208]	@ (80039e4 <HAL_RCC_OscConfig+0x244>)
 8003912:	2201      	movs	r2, #1
 8003914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003916:	f7fe faeb 	bl	8001ef0 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800391e:	f7fe fae7 	bl	8001ef0 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e1a8      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003930:	4b2b      	ldr	r3, [pc, #172]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d0f0      	beq.n	800391e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393c:	4b28      	ldr	r3, [pc, #160]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	00db      	lsls	r3, r3, #3
 800394a:	4925      	ldr	r1, [pc, #148]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 800394c:	4313      	orrs	r3, r2
 800394e:	600b      	str	r3, [r1, #0]
 8003950:	e015      	b.n	800397e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003952:	4b24      	ldr	r3, [pc, #144]	@ (80039e4 <HAL_RCC_OscConfig+0x244>)
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7fe faca 	bl	8001ef0 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003960:	f7fe fac6 	bl	8001ef0 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e187      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003972:	4b1b      	ldr	r3, [pc, #108]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1f0      	bne.n	8003960 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0308 	and.w	r3, r3, #8
 8003986:	2b00      	cmp	r3, #0
 8003988:	d036      	beq.n	80039f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d016      	beq.n	80039c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003992:	4b15      	ldr	r3, [pc, #84]	@ (80039e8 <HAL_RCC_OscConfig+0x248>)
 8003994:	2201      	movs	r2, #1
 8003996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003998:	f7fe faaa 	bl	8001ef0 <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800399e:	e008      	b.n	80039b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039a0:	f7fe faa6 	bl	8001ef0 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e167      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039b2:	4b0b      	ldr	r3, [pc, #44]	@ (80039e0 <HAL_RCC_OscConfig+0x240>)
 80039b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d0f0      	beq.n	80039a0 <HAL_RCC_OscConfig+0x200>
 80039be:	e01b      	b.n	80039f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039c0:	4b09      	ldr	r3, [pc, #36]	@ (80039e8 <HAL_RCC_OscConfig+0x248>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039c6:	f7fe fa93 	bl	8001ef0 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039cc:	e00e      	b.n	80039ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039ce:	f7fe fa8f 	bl	8001ef0 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d907      	bls.n	80039ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e150      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
 80039e0:	40023800 	.word	0x40023800
 80039e4:	42470000 	.word	0x42470000
 80039e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039ec:	4b88      	ldr	r3, [pc, #544]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 80039ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1ea      	bne.n	80039ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 8097 	beq.w	8003b34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a06:	2300      	movs	r3, #0
 8003a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a0a:	4b81      	ldr	r3, [pc, #516]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10f      	bne.n	8003a36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a16:	2300      	movs	r3, #0
 8003a18:	60bb      	str	r3, [r7, #8]
 8003a1a:	4b7d      	ldr	r3, [pc, #500]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a26:	4b7a      	ldr	r3, [pc, #488]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a2e:	60bb      	str	r3, [r7, #8]
 8003a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a32:	2301      	movs	r3, #1
 8003a34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a36:	4b77      	ldr	r3, [pc, #476]	@ (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d118      	bne.n	8003a74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a42:	4b74      	ldr	r3, [pc, #464]	@ (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a73      	ldr	r2, [pc, #460]	@ (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a4e:	f7fe fa4f 	bl	8001ef0 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a56:	f7fe fa4b 	bl	8001ef0 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e10c      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a68:	4b6a      	ldr	r3, [pc, #424]	@ (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d106      	bne.n	8003a8a <HAL_RCC_OscConfig+0x2ea>
 8003a7c:	4b64      	ldr	r3, [pc, #400]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a80:	4a63      	ldr	r2, [pc, #396]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a88:	e01c      	b.n	8003ac4 <HAL_RCC_OscConfig+0x324>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2b05      	cmp	r3, #5
 8003a90:	d10c      	bne.n	8003aac <HAL_RCC_OscConfig+0x30c>
 8003a92:	4b5f      	ldr	r3, [pc, #380]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a96:	4a5e      	ldr	r2, [pc, #376]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a98:	f043 0304 	orr.w	r3, r3, #4
 8003a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a9e:	4b5c      	ldr	r3, [pc, #368]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa2:	4a5b      	ldr	r2, [pc, #364]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aa4:	f043 0301 	orr.w	r3, r3, #1
 8003aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aaa:	e00b      	b.n	8003ac4 <HAL_RCC_OscConfig+0x324>
 8003aac:	4b58      	ldr	r3, [pc, #352]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab0:	4a57      	ldr	r2, [pc, #348]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003ab2:	f023 0301 	bic.w	r3, r3, #1
 8003ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ab8:	4b55      	ldr	r3, [pc, #340]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003abc:	4a54      	ldr	r2, [pc, #336]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003abe:	f023 0304 	bic.w	r3, r3, #4
 8003ac2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d015      	beq.n	8003af8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003acc:	f7fe fa10 	bl	8001ef0 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad2:	e00a      	b.n	8003aea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ad4:	f7fe fa0c 	bl	8001ef0 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e0cb      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aea:	4b49      	ldr	r3, [pc, #292]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0ee      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x334>
 8003af6:	e014      	b.n	8003b22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af8:	f7fe f9fa 	bl	8001ef0 <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b00:	f7fe f9f6 	bl	8001ef0 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e0b5      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b16:	4b3e      	ldr	r3, [pc, #248]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1ee      	bne.n	8003b00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b22:	7dfb      	ldrb	r3, [r7, #23]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d105      	bne.n	8003b34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b28:	4b39      	ldr	r3, [pc, #228]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2c:	4a38      	ldr	r2, [pc, #224]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 80a1 	beq.w	8003c80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b3e:	4b34      	ldr	r3, [pc, #208]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 030c 	and.w	r3, r3, #12
 8003b46:	2b08      	cmp	r3, #8
 8003b48:	d05c      	beq.n	8003c04 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d141      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b52:	4b31      	ldr	r3, [pc, #196]	@ (8003c18 <HAL_RCC_OscConfig+0x478>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b58:	f7fe f9ca 	bl	8001ef0 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b60:	f7fe f9c6 	bl	8001ef0 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e087      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b72:	4b27      	ldr	r3, [pc, #156]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69da      	ldr	r2, [r3, #28]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	019b      	lsls	r3, r3, #6
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b94:	085b      	lsrs	r3, r3, #1
 8003b96:	3b01      	subs	r3, #1
 8003b98:	041b      	lsls	r3, r3, #16
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba0:	061b      	lsls	r3, r3, #24
 8003ba2:	491b      	ldr	r1, [pc, #108]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c18 <HAL_RCC_OscConfig+0x478>)
 8003baa:	2201      	movs	r2, #1
 8003bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bae:	f7fe f99f 	bl	8001ef0 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bb6:	f7fe f99b 	bl	8001ef0 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e05c      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc8:	4b11      	ldr	r3, [pc, #68]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x416>
 8003bd4:	e054      	b.n	8003c80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd6:	4b10      	ldr	r3, [pc, #64]	@ (8003c18 <HAL_RCC_OscConfig+0x478>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7fe f988 	bl	8001ef0 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003be4:	f7fe f984 	bl	8001ef0 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e045      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bf6:	4b06      	ldr	r3, [pc, #24]	@ (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x444>
 8003c02:	e03d      	b.n	8003c80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d107      	bne.n	8003c1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e038      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
 8003c10:	40023800 	.word	0x40023800
 8003c14:	40007000 	.word	0x40007000
 8003c18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c8c <HAL_RCC_OscConfig+0x4ec>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d028      	beq.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d121      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d11a      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d111      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c62:	085b      	lsrs	r3, r3, #1
 8003c64:	3b01      	subs	r3, #1
 8003c66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d107      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	40023800 	.word	0x40023800

08003c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e0cc      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ca4:	4b68      	ldr	r3, [pc, #416]	@ (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d90c      	bls.n	8003ccc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb2:	4b65      	ldr	r3, [pc, #404]	@ (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cba:	4b63      	ldr	r3, [pc, #396]	@ (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d001      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e0b8      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d020      	beq.n	8003d1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d005      	beq.n	8003cf0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ce4:	4b59      	ldr	r3, [pc, #356]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	4a58      	ldr	r2, [pc, #352]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003cea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d005      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cfc:	4b53      	ldr	r3, [pc, #332]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	4a52      	ldr	r2, [pc, #328]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d08:	4b50      	ldr	r3, [pc, #320]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	494d      	ldr	r1, [pc, #308]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d044      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d107      	bne.n	8003d3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d2e:	4b47      	ldr	r3, [pc, #284]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d119      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e07f      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d003      	beq.n	8003d4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d4a:	2b03      	cmp	r3, #3
 8003d4c:	d107      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d4e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d109      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e06f      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e067      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d6e:	4b37      	ldr	r3, [pc, #220]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f023 0203 	bic.w	r2, r3, #3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	4934      	ldr	r1, [pc, #208]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d80:	f7fe f8b6 	bl	8001ef0 <HAL_GetTick>
 8003d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d86:	e00a      	b.n	8003d9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d88:	f7fe f8b2 	bl	8001ef0 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e04f      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d9e:	4b2b      	ldr	r3, [pc, #172]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 020c 	and.w	r2, r3, #12
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d1eb      	bne.n	8003d88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003db0:	4b25      	ldr	r3, [pc, #148]	@ (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d20c      	bcs.n	8003dd8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dbe:	4b22      	ldr	r3, [pc, #136]	@ (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dc6:	4b20      	ldr	r3, [pc, #128]	@ (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e032      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d008      	beq.n	8003df6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003de4:	4b19      	ldr	r3, [pc, #100]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	4916      	ldr	r1, [pc, #88]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d009      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e02:	4b12      	ldr	r3, [pc, #72]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	490e      	ldr	r1, [pc, #56]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e16:	f000 f821 	bl	8003e5c <HAL_RCC_GetSysClockFreq>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	091b      	lsrs	r3, r3, #4
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	490a      	ldr	r1, [pc, #40]	@ (8003e50 <HAL_RCC_ClockConfig+0x1c0>)
 8003e28:	5ccb      	ldrb	r3, [r1, r3]
 8003e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e2e:	4a09      	ldr	r2, [pc, #36]	@ (8003e54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e32:	4b09      	ldr	r3, [pc, #36]	@ (8003e58 <HAL_RCC_ClockConfig+0x1c8>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fe f816 	bl	8001e68 <HAL_InitTick>

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40023c00 	.word	0x40023c00
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	0800ae28 	.word	0x0800ae28
 8003e54:	20000004 	.word	0x20000004
 8003e58:	20000008 	.word	0x20000008

08003e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e60:	b090      	sub	sp, #64	@ 0x40
 8003e62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e68:	2300      	movs	r3, #0
 8003e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003e70:	2300      	movs	r3, #0
 8003e72:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e74:	4b59      	ldr	r3, [pc, #356]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f003 030c 	and.w	r3, r3, #12
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d00d      	beq.n	8003e9c <HAL_RCC_GetSysClockFreq+0x40>
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	f200 80a1 	bhi.w	8003fc8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d002      	beq.n	8003e90 <HAL_RCC_GetSysClockFreq+0x34>
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d003      	beq.n	8003e96 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e8e:	e09b      	b.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e90:	4b53      	ldr	r3, [pc, #332]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e92:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003e94:	e09b      	b.n	8003fce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e96:	4b53      	ldr	r3, [pc, #332]	@ (8003fe4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e98:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e9a:	e098      	b.n	8003fce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e9c:	4b4f      	ldr	r3, [pc, #316]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ea4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ea6:	4b4d      	ldr	r3, [pc, #308]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d028      	beq.n	8003f04 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb2:	4b4a      	ldr	r3, [pc, #296]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	099b      	lsrs	r3, r3, #6
 8003eb8:	2200      	movs	r2, #0
 8003eba:	623b      	str	r3, [r7, #32]
 8003ebc:	627a      	str	r2, [r7, #36]	@ 0x24
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	4b47      	ldr	r3, [pc, #284]	@ (8003fe4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ec8:	fb03 f201 	mul.w	r2, r3, r1
 8003ecc:	2300      	movs	r3, #0
 8003ece:	fb00 f303 	mul.w	r3, r0, r3
 8003ed2:	4413      	add	r3, r2
 8003ed4:	4a43      	ldr	r2, [pc, #268]	@ (8003fe4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ed6:	fba0 1202 	umull	r1, r2, r0, r2
 8003eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003edc:	460a      	mov	r2, r1
 8003ede:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003ee0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ee2:	4413      	add	r3, r2
 8003ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ee8:	2200      	movs	r2, #0
 8003eea:	61bb      	str	r3, [r7, #24]
 8003eec:	61fa      	str	r2, [r7, #28]
 8003eee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ef2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003ef6:	f7fc ff27 	bl	8000d48 <__aeabi_uldivmod>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	4613      	mov	r3, r2
 8003f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f02:	e053      	b.n	8003fac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f04:	4b35      	ldr	r3, [pc, #212]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	099b      	lsrs	r3, r3, #6
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	613b      	str	r3, [r7, #16]
 8003f0e:	617a      	str	r2, [r7, #20]
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f16:	f04f 0b00 	mov.w	fp, #0
 8003f1a:	4652      	mov	r2, sl
 8003f1c:	465b      	mov	r3, fp
 8003f1e:	f04f 0000 	mov.w	r0, #0
 8003f22:	f04f 0100 	mov.w	r1, #0
 8003f26:	0159      	lsls	r1, r3, #5
 8003f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f2c:	0150      	lsls	r0, r2, #5
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	ebb2 080a 	subs.w	r8, r2, sl
 8003f36:	eb63 090b 	sbc.w	r9, r3, fp
 8003f3a:	f04f 0200 	mov.w	r2, #0
 8003f3e:	f04f 0300 	mov.w	r3, #0
 8003f42:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f46:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f4a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f4e:	ebb2 0408 	subs.w	r4, r2, r8
 8003f52:	eb63 0509 	sbc.w	r5, r3, r9
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	f04f 0300 	mov.w	r3, #0
 8003f5e:	00eb      	lsls	r3, r5, #3
 8003f60:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f64:	00e2      	lsls	r2, r4, #3
 8003f66:	4614      	mov	r4, r2
 8003f68:	461d      	mov	r5, r3
 8003f6a:	eb14 030a 	adds.w	r3, r4, sl
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	eb45 030b 	adc.w	r3, r5, fp
 8003f74:	607b      	str	r3, [r7, #4]
 8003f76:	f04f 0200 	mov.w	r2, #0
 8003f7a:	f04f 0300 	mov.w	r3, #0
 8003f7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f82:	4629      	mov	r1, r5
 8003f84:	028b      	lsls	r3, r1, #10
 8003f86:	4621      	mov	r1, r4
 8003f88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f8c:	4621      	mov	r1, r4
 8003f8e:	028a      	lsls	r2, r1, #10
 8003f90:	4610      	mov	r0, r2
 8003f92:	4619      	mov	r1, r3
 8003f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f96:	2200      	movs	r2, #0
 8003f98:	60bb      	str	r3, [r7, #8]
 8003f9a:	60fa      	str	r2, [r7, #12]
 8003f9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fa0:	f7fc fed2 	bl	8000d48 <__aeabi_uldivmod>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	4613      	mov	r3, r2
 8003faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fac:	4b0b      	ldr	r3, [pc, #44]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x180>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	0c1b      	lsrs	r3, r3, #16
 8003fb2:	f003 0303 	and.w	r3, r3, #3
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003fbc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fc6:	e002      	b.n	8003fce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fc8:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003fca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3740      	adds	r7, #64	@ 0x40
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fda:	bf00      	nop
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	00f42400 	.word	0x00f42400
 8003fe4:	017d7840 	.word	0x017d7840

08003fe8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e041      	b.n	800407e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d106      	bne.n	8004014 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7fd fea8 	bl	8001d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	3304      	adds	r3, #4
 8004024:	4619      	mov	r1, r3
 8004026:	4610      	mov	r0, r2
 8004028:	f000 f95e 	bl	80042e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b01      	cmp	r3, #1
 800409a:	d001      	beq.n	80040a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e046      	b.n	800412e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2202      	movs	r2, #2
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a23      	ldr	r2, [pc, #140]	@ (800413c <HAL_TIM_Base_Start+0xb4>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d022      	beq.n	80040f8 <HAL_TIM_Base_Start+0x70>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ba:	d01d      	beq.n	80040f8 <HAL_TIM_Base_Start+0x70>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a1f      	ldr	r2, [pc, #124]	@ (8004140 <HAL_TIM_Base_Start+0xb8>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d018      	beq.n	80040f8 <HAL_TIM_Base_Start+0x70>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004144 <HAL_TIM_Base_Start+0xbc>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d013      	beq.n	80040f8 <HAL_TIM_Base_Start+0x70>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a1c      	ldr	r2, [pc, #112]	@ (8004148 <HAL_TIM_Base_Start+0xc0>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d00e      	beq.n	80040f8 <HAL_TIM_Base_Start+0x70>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a1b      	ldr	r2, [pc, #108]	@ (800414c <HAL_TIM_Base_Start+0xc4>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d009      	beq.n	80040f8 <HAL_TIM_Base_Start+0x70>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a19      	ldr	r2, [pc, #100]	@ (8004150 <HAL_TIM_Base_Start+0xc8>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d004      	beq.n	80040f8 <HAL_TIM_Base_Start+0x70>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a18      	ldr	r2, [pc, #96]	@ (8004154 <HAL_TIM_Base_Start+0xcc>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d111      	bne.n	800411c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 0307 	and.w	r3, r3, #7
 8004102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2b06      	cmp	r3, #6
 8004108:	d010      	beq.n	800412c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f042 0201 	orr.w	r2, r2, #1
 8004118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800411a:	e007      	b.n	800412c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f042 0201 	orr.w	r2, r2, #1
 800412a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40010000 	.word	0x40010000
 8004140:	40000400 	.word	0x40000400
 8004144:	40000800 	.word	0x40000800
 8004148:	40000c00 	.word	0x40000c00
 800414c:	40010400 	.word	0x40010400
 8004150:	40014000 	.word	0x40014000
 8004154:	40001800 	.word	0x40001800

08004158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004162:	2300      	movs	r3, #0
 8004164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800416c:	2b01      	cmp	r3, #1
 800416e:	d101      	bne.n	8004174 <HAL_TIM_ConfigClockSource+0x1c>
 8004170:	2302      	movs	r3, #2
 8004172:	e0b4      	b.n	80042de <HAL_TIM_ConfigClockSource+0x186>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004192:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800419a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041ac:	d03e      	beq.n	800422c <HAL_TIM_ConfigClockSource+0xd4>
 80041ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041b2:	f200 8087 	bhi.w	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ba:	f000 8086 	beq.w	80042ca <HAL_TIM_ConfigClockSource+0x172>
 80041be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041c2:	d87f      	bhi.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041c4:	2b70      	cmp	r3, #112	@ 0x70
 80041c6:	d01a      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0xa6>
 80041c8:	2b70      	cmp	r3, #112	@ 0x70
 80041ca:	d87b      	bhi.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041cc:	2b60      	cmp	r3, #96	@ 0x60
 80041ce:	d050      	beq.n	8004272 <HAL_TIM_ConfigClockSource+0x11a>
 80041d0:	2b60      	cmp	r3, #96	@ 0x60
 80041d2:	d877      	bhi.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041d4:	2b50      	cmp	r3, #80	@ 0x50
 80041d6:	d03c      	beq.n	8004252 <HAL_TIM_ConfigClockSource+0xfa>
 80041d8:	2b50      	cmp	r3, #80	@ 0x50
 80041da:	d873      	bhi.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041dc:	2b40      	cmp	r3, #64	@ 0x40
 80041de:	d058      	beq.n	8004292 <HAL_TIM_ConfigClockSource+0x13a>
 80041e0:	2b40      	cmp	r3, #64	@ 0x40
 80041e2:	d86f      	bhi.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041e4:	2b30      	cmp	r3, #48	@ 0x30
 80041e6:	d064      	beq.n	80042b2 <HAL_TIM_ConfigClockSource+0x15a>
 80041e8:	2b30      	cmp	r3, #48	@ 0x30
 80041ea:	d86b      	bhi.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041ec:	2b20      	cmp	r3, #32
 80041ee:	d060      	beq.n	80042b2 <HAL_TIM_ConfigClockSource+0x15a>
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d867      	bhi.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d05c      	beq.n	80042b2 <HAL_TIM_ConfigClockSource+0x15a>
 80041f8:	2b10      	cmp	r3, #16
 80041fa:	d05a      	beq.n	80042b2 <HAL_TIM_ConfigClockSource+0x15a>
 80041fc:	e062      	b.n	80042c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6818      	ldr	r0, [r3, #0]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	6899      	ldr	r1, [r3, #8]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f000 f985 	bl	800451c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004220:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	609a      	str	r2, [r3, #8]
      break;
 800422a:	e04f      	b.n	80042cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6818      	ldr	r0, [r3, #0]
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	6899      	ldr	r1, [r3, #8]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f000 f96e 	bl	800451c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689a      	ldr	r2, [r3, #8]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800424e:	609a      	str	r2, [r3, #8]
      break;
 8004250:	e03c      	b.n	80042cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6818      	ldr	r0, [r3, #0]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	6859      	ldr	r1, [r3, #4]
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	461a      	mov	r2, r3
 8004260:	f000 f8e2 	bl	8004428 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2150      	movs	r1, #80	@ 0x50
 800426a:	4618      	mov	r0, r3
 800426c:	f000 f93b 	bl	80044e6 <TIM_ITRx_SetConfig>
      break;
 8004270:	e02c      	b.n	80042cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6818      	ldr	r0, [r3, #0]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	6859      	ldr	r1, [r3, #4]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	461a      	mov	r2, r3
 8004280:	f000 f901 	bl	8004486 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2160      	movs	r1, #96	@ 0x60
 800428a:	4618      	mov	r0, r3
 800428c:	f000 f92b 	bl	80044e6 <TIM_ITRx_SetConfig>
      break;
 8004290:	e01c      	b.n	80042cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6818      	ldr	r0, [r3, #0]
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	6859      	ldr	r1, [r3, #4]
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	461a      	mov	r2, r3
 80042a0:	f000 f8c2 	bl	8004428 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2140      	movs	r1, #64	@ 0x40
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 f91b 	bl	80044e6 <TIM_ITRx_SetConfig>
      break;
 80042b0:	e00c      	b.n	80042cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4619      	mov	r1, r3
 80042bc:	4610      	mov	r0, r2
 80042be:	f000 f912 	bl	80044e6 <TIM_ITRx_SetConfig>
      break;
 80042c2:	e003      	b.n	80042cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	73fb      	strb	r3, [r7, #15]
      break;
 80042c8:	e000      	b.n	80042cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80042ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a40      	ldr	r2, [pc, #256]	@ (80043fc <TIM_Base_SetConfig+0x114>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d013      	beq.n	8004328 <TIM_Base_SetConfig+0x40>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004306:	d00f      	beq.n	8004328 <TIM_Base_SetConfig+0x40>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a3d      	ldr	r2, [pc, #244]	@ (8004400 <TIM_Base_SetConfig+0x118>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d00b      	beq.n	8004328 <TIM_Base_SetConfig+0x40>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a3c      	ldr	r2, [pc, #240]	@ (8004404 <TIM_Base_SetConfig+0x11c>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d007      	beq.n	8004328 <TIM_Base_SetConfig+0x40>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a3b      	ldr	r2, [pc, #236]	@ (8004408 <TIM_Base_SetConfig+0x120>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d003      	beq.n	8004328 <TIM_Base_SetConfig+0x40>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a3a      	ldr	r2, [pc, #232]	@ (800440c <TIM_Base_SetConfig+0x124>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d108      	bne.n	800433a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800432e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a2f      	ldr	r2, [pc, #188]	@ (80043fc <TIM_Base_SetConfig+0x114>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d02b      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004348:	d027      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a2c      	ldr	r2, [pc, #176]	@ (8004400 <TIM_Base_SetConfig+0x118>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d023      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a2b      	ldr	r2, [pc, #172]	@ (8004404 <TIM_Base_SetConfig+0x11c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d01f      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a2a      	ldr	r2, [pc, #168]	@ (8004408 <TIM_Base_SetConfig+0x120>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d01b      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a29      	ldr	r2, [pc, #164]	@ (800440c <TIM_Base_SetConfig+0x124>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d017      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a28      	ldr	r2, [pc, #160]	@ (8004410 <TIM_Base_SetConfig+0x128>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d013      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a27      	ldr	r2, [pc, #156]	@ (8004414 <TIM_Base_SetConfig+0x12c>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d00f      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a26      	ldr	r2, [pc, #152]	@ (8004418 <TIM_Base_SetConfig+0x130>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d00b      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a25      	ldr	r2, [pc, #148]	@ (800441c <TIM_Base_SetConfig+0x134>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d007      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a24      	ldr	r2, [pc, #144]	@ (8004420 <TIM_Base_SetConfig+0x138>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d003      	beq.n	800439a <TIM_Base_SetConfig+0xb2>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a23      	ldr	r2, [pc, #140]	@ (8004424 <TIM_Base_SetConfig+0x13c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d108      	bne.n	80043ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	689a      	ldr	r2, [r3, #8]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a0a      	ldr	r2, [pc, #40]	@ (80043fc <TIM_Base_SetConfig+0x114>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d003      	beq.n	80043e0 <TIM_Base_SetConfig+0xf8>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a0c      	ldr	r2, [pc, #48]	@ (800440c <TIM_Base_SetConfig+0x124>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d103      	bne.n	80043e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	691a      	ldr	r2, [r3, #16]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	615a      	str	r2, [r3, #20]
}
 80043ee:	bf00      	nop
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40010000 	.word	0x40010000
 8004400:	40000400 	.word	0x40000400
 8004404:	40000800 	.word	0x40000800
 8004408:	40000c00 	.word	0x40000c00
 800440c:	40010400 	.word	0x40010400
 8004410:	40014000 	.word	0x40014000
 8004414:	40014400 	.word	0x40014400
 8004418:	40014800 	.word	0x40014800
 800441c:	40001800 	.word	0x40001800
 8004420:	40001c00 	.word	0x40001c00
 8004424:	40002000 	.word	0x40002000

08004428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	f023 0201 	bic.w	r2, r3, #1
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f023 030a 	bic.w	r3, r3, #10
 8004464:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004466:	697a      	ldr	r2, [r7, #20]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	4313      	orrs	r3, r2
 800446c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	621a      	str	r2, [r3, #32]
}
 800447a:	bf00      	nop
 800447c:	371c      	adds	r7, #28
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004486:	b480      	push	{r7}
 8004488:	b087      	sub	sp, #28
 800448a:	af00      	add	r7, sp, #0
 800448c:	60f8      	str	r0, [r7, #12]
 800448e:	60b9      	str	r1, [r7, #8]
 8004490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	f023 0210 	bic.w	r2, r3, #16
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80044b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	031b      	lsls	r3, r3, #12
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80044c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	621a      	str	r2, [r3, #32]
}
 80044da:	bf00      	nop
 80044dc:	371c      	adds	r7, #28
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b085      	sub	sp, #20
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
 80044ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	4313      	orrs	r3, r2
 8004504:	f043 0307 	orr.w	r3, r3, #7
 8004508:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	609a      	str	r2, [r3, #8]
}
 8004510:	bf00      	nop
 8004512:	3714      	adds	r7, #20
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004536:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	021a      	lsls	r2, r3, #8
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	431a      	orrs	r2, r3
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	4313      	orrs	r3, r2
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	4313      	orrs	r3, r2
 8004548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	609a      	str	r2, [r3, #8]
}
 8004550:	bf00      	nop
 8004552:	371c      	adds	r7, #28
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004570:	2302      	movs	r3, #2
 8004572:	e05a      	b.n	800462a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2202      	movs	r2, #2
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800459a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a21      	ldr	r2, [pc, #132]	@ (8004638 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d022      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045c0:	d01d      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a1d      	ldr	r2, [pc, #116]	@ (800463c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d018      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004640 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d013      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a1a      	ldr	r2, [pc, #104]	@ (8004644 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00e      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a18      	ldr	r2, [pc, #96]	@ (8004648 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d009      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a17      	ldr	r2, [pc, #92]	@ (800464c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d004      	beq.n	80045fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a15      	ldr	r2, [pc, #84]	@ (8004650 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d10c      	bne.n	8004618 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004604:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	4313      	orrs	r3, r2
 800460e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68ba      	ldr	r2, [r7, #8]
 8004616:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	40010000 	.word	0x40010000
 800463c:	40000400 	.word	0x40000400
 8004640:	40000800 	.word	0x40000800
 8004644:	40000c00 	.word	0x40000c00
 8004648:	40010400 	.word	0x40010400
 800464c:	40014000 	.word	0x40014000
 8004650:	40001800 	.word	0x40001800

08004654 <arm_max_f32>:
 8004654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004658:	1e4f      	subs	r7, r1, #1
 800465a:	ea5f 0897 	movs.w	r8, r7, lsr #2
 800465e:	f100 0e04 	add.w	lr, r0, #4
 8004662:	edd0 7a00 	vldr	s15, [r0]
 8004666:	d058      	beq.n	800471a <arm_max_f32+0xc6>
 8004668:	3014      	adds	r0, #20
 800466a:	46c4      	mov	ip, r8
 800466c:	2604      	movs	r6, #4
 800466e:	2400      	movs	r4, #0
 8004670:	ed10 6a04 	vldr	s12, [r0, #-16]
 8004674:	ed50 6a03 	vldr	s13, [r0, #-12]
 8004678:	ed10 7a02 	vldr	s14, [r0, #-8]
 800467c:	ed50 5a01 	vldr	s11, [r0, #-4]
 8004680:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8004684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004688:	bfc8      	it	gt
 800468a:	eef0 7a46 	vmovgt.f32	s15, s12
 800468e:	f1a6 0503 	sub.w	r5, r6, #3
 8004692:	eef4 7ae6 	vcmpe.f32	s15, s13
 8004696:	bfc8      	it	gt
 8004698:	462c      	movgt	r4, r5
 800469a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800469e:	bf48      	it	mi
 80046a0:	eef0 7a66 	vmovmi.f32	s15, s13
 80046a4:	f1a6 0502 	sub.w	r5, r6, #2
 80046a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046ac:	bf48      	it	mi
 80046ae:	462c      	movmi	r4, r5
 80046b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b4:	bf48      	it	mi
 80046b6:	eef0 7a47 	vmovmi.f32	s15, s14
 80046ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80046be:	eef4 7ae5 	vcmpe.f32	s15, s11
 80046c2:	bf48      	it	mi
 80046c4:	462c      	movmi	r4, r5
 80046c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ca:	bf48      	it	mi
 80046cc:	4634      	movmi	r4, r6
 80046ce:	bf48      	it	mi
 80046d0:	eef0 7a65 	vmovmi.f32	s15, s11
 80046d4:	f1bc 0c01 	subs.w	ip, ip, #1
 80046d8:	f100 0010 	add.w	r0, r0, #16
 80046dc:	f106 0604 	add.w	r6, r6, #4
 80046e0:	d1c6      	bne.n	8004670 <arm_max_f32+0x1c>
 80046e2:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 80046e6:	f017 0003 	ands.w	r0, r7, #3
 80046ea:	d018      	beq.n	800471e <arm_max_f32+0xca>
 80046ec:	1a08      	subs	r0, r1, r0
 80046ee:	ecbe 7a01 	vldmia	lr!, {s14}
 80046f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046fa:	bfc8      	it	gt
 80046fc:	4604      	movgt	r4, r0
 80046fe:	f100 0001 	add.w	r0, r0, #1
 8004702:	bfd8      	it	le
 8004704:	eeb0 7a67 	vmovle.f32	s14, s15
 8004708:	4281      	cmp	r1, r0
 800470a:	eef0 7a47 	vmov.f32	s15, s14
 800470e:	d1ee      	bne.n	80046ee <arm_max_f32+0x9a>
 8004710:	ed82 7a00 	vstr	s14, [r2]
 8004714:	601c      	str	r4, [r3, #0]
 8004716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800471a:	4644      	mov	r4, r8
 800471c:	e7e3      	b.n	80046e6 <arm_max_f32+0x92>
 800471e:	eeb0 7a67 	vmov.f32	s14, s15
 8004722:	e7f5      	b.n	8004710 <arm_max_f32+0xbc>

08004724 <arm_cfft_radix8by2_f32>:
 8004724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004728:	ed2d 8b08 	vpush	{d8-d11}
 800472c:	4607      	mov	r7, r0
 800472e:	4608      	mov	r0, r1
 8004730:	f8b7 e000 	ldrh.w	lr, [r7]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800473a:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800473e:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8004742:	f000 80b0 	beq.w	80048a6 <arm_cfft_radix8by2_f32+0x182>
 8004746:	008b      	lsls	r3, r1, #2
 8004748:	3310      	adds	r3, #16
 800474a:	18c6      	adds	r6, r0, r3
 800474c:	3210      	adds	r2, #16
 800474e:	4443      	add	r3, r8
 8004750:	f100 0510 	add.w	r5, r0, #16
 8004754:	f108 0410 	add.w	r4, r8, #16
 8004758:	ed54 1a04 	vldr	s3, [r4, #-16]
 800475c:	ed54 6a03 	vldr	s13, [r4, #-12]
 8004760:	ed13 4a04 	vldr	s8, [r3, #-16]
 8004764:	ed53 3a03 	vldr	s7, [r3, #-12]
 8004768:	ed53 5a02 	vldr	s11, [r3, #-8]
 800476c:	ed13 5a01 	vldr	s10, [r3, #-4]
 8004770:	ed14 0a02 	vldr	s0, [r4, #-8]
 8004774:	ed54 7a01 	vldr	s15, [r4, #-4]
 8004778:	ed16 2a04 	vldr	s4, [r6, #-16]
 800477c:	ed56 2a03 	vldr	s5, [r6, #-12]
 8004780:	ed15 6a03 	vldr	s12, [r5, #-12]
 8004784:	ed15 7a01 	vldr	s14, [r5, #-4]
 8004788:	ed15 3a04 	vldr	s6, [r5, #-16]
 800478c:	ed56 0a02 	vldr	s1, [r6, #-8]
 8004790:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004794:	ed55 4a02 	vldr	s9, [r5, #-8]
 8004798:	ee73 ba21 	vadd.f32	s23, s6, s3
 800479c:	ee36 ba26 	vadd.f32	s22, s12, s13
 80047a0:	ee37 aa27 	vadd.f32	s20, s14, s15
 80047a4:	ee72 9a04 	vadd.f32	s19, s4, s8
 80047a8:	ee32 9aa3 	vadd.f32	s18, s5, s7
 80047ac:	ee31 8a05 	vadd.f32	s16, s2, s10
 80047b0:	ee74 aa80 	vadd.f32	s21, s9, s0
 80047b4:	ee70 8aa5 	vadd.f32	s17, s1, s11
 80047b8:	ed45 ba04 	vstr	s23, [r5, #-16]
 80047bc:	ed05 ba03 	vstr	s22, [r5, #-12]
 80047c0:	ed45 aa02 	vstr	s21, [r5, #-8]
 80047c4:	ed05 aa01 	vstr	s20, [r5, #-4]
 80047c8:	ed06 8a01 	vstr	s16, [r6, #-4]
 80047cc:	ed46 9a04 	vstr	s19, [r6, #-16]
 80047d0:	ed06 9a03 	vstr	s18, [r6, #-12]
 80047d4:	ed46 8a02 	vstr	s17, [r6, #-8]
 80047d8:	ee76 6a66 	vsub.f32	s13, s12, s13
 80047dc:	ee73 3ae2 	vsub.f32	s7, s7, s5
 80047e0:	ed12 6a03 	vldr	s12, [r2, #-12]
 80047e4:	ed52 2a04 	vldr	s5, [r2, #-16]
 80047e8:	ee33 3a61 	vsub.f32	s6, s6, s3
 80047ec:	ee34 4a42 	vsub.f32	s8, s8, s4
 80047f0:	ee26 8a86 	vmul.f32	s16, s13, s12
 80047f4:	ee24 2a06 	vmul.f32	s4, s8, s12
 80047f8:	ee63 1a22 	vmul.f32	s3, s6, s5
 80047fc:	ee24 4a22 	vmul.f32	s8, s8, s5
 8004800:	ee23 3a06 	vmul.f32	s6, s6, s12
 8004804:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8004808:	ee23 6a86 	vmul.f32	s12, s7, s12
 800480c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8004810:	ee36 6a04 	vadd.f32	s12, s12, s8
 8004814:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8004818:	ee72 3a63 	vsub.f32	s7, s4, s7
 800481c:	ee71 2a88 	vadd.f32	s5, s3, s16
 8004820:	ed44 6a03 	vstr	s13, [r4, #-12]
 8004824:	ed44 2a04 	vstr	s5, [r4, #-16]
 8004828:	ed43 3a04 	vstr	s7, [r3, #-16]
 800482c:	ed03 6a03 	vstr	s12, [r3, #-12]
 8004830:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004834:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8004838:	ed12 7a01 	vldr	s14, [r2, #-4]
 800483c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8004840:	ee35 6a41 	vsub.f32	s12, s10, s2
 8004844:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8004848:	ee67 3a87 	vmul.f32	s7, s15, s14
 800484c:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004850:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8004854:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004858:	ee64 4a87 	vmul.f32	s9, s9, s14
 800485c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8004860:	ee26 7a07 	vmul.f32	s14, s12, s14
 8004864:	ee26 6a25 	vmul.f32	s12, s12, s11
 8004868:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800486c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8004870:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004874:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004878:	f1be 0e01 	subs.w	lr, lr, #1
 800487c:	ed44 5a02 	vstr	s11, [r4, #-8]
 8004880:	f105 0510 	add.w	r5, r5, #16
 8004884:	ed44 7a01 	vstr	s15, [r4, #-4]
 8004888:	f106 0610 	add.w	r6, r6, #16
 800488c:	ed03 6a02 	vstr	s12, [r3, #-8]
 8004890:	ed03 7a01 	vstr	s14, [r3, #-4]
 8004894:	f102 0210 	add.w	r2, r2, #16
 8004898:	f104 0410 	add.w	r4, r4, #16
 800489c:	f103 0310 	add.w	r3, r3, #16
 80048a0:	f47f af5a 	bne.w	8004758 <arm_cfft_radix8by2_f32+0x34>
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	b28c      	uxth	r4, r1
 80048a8:	4621      	mov	r1, r4
 80048aa:	2302      	movs	r3, #2
 80048ac:	f000 fbca 	bl	8005044 <arm_radix8_butterfly_f32>
 80048b0:	ecbd 8b08 	vpop	{d8-d11}
 80048b4:	4621      	mov	r1, r4
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	4640      	mov	r0, r8
 80048ba:	2302      	movs	r3, #2
 80048bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048c0:	f000 bbc0 	b.w	8005044 <arm_radix8_butterfly_f32>

080048c4 <arm_cfft_radix8by4_f32>:
 80048c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c8:	ed2d 8b0a 	vpush	{d8-d12}
 80048cc:	8802      	ldrh	r2, [r0, #0]
 80048ce:	ed91 6a00 	vldr	s12, [r1]
 80048d2:	b08f      	sub	sp, #60	@ 0x3c
 80048d4:	460f      	mov	r7, r1
 80048d6:	0852      	lsrs	r2, r2, #1
 80048d8:	6841      	ldr	r1, [r0, #4]
 80048da:	900c      	str	r0, [sp, #48]	@ 0x30
 80048dc:	0093      	lsls	r3, r2, #2
 80048de:	4638      	mov	r0, r7
 80048e0:	4418      	add	r0, r3
 80048e2:	4606      	mov	r6, r0
 80048e4:	9009      	str	r0, [sp, #36]	@ 0x24
 80048e6:	4418      	add	r0, r3
 80048e8:	edd0 6a00 	vldr	s13, [r0]
 80048ec:	ed96 4a00 	vldr	s8, [r6]
 80048f0:	edd6 2a01 	vldr	s5, [r6, #4]
 80048f4:	edd0 7a01 	vldr	s15, [r0, #4]
 80048f8:	900a      	str	r0, [sp, #40]	@ 0x28
 80048fa:	ee76 5a26 	vadd.f32	s11, s12, s13
 80048fe:	4604      	mov	r4, r0
 8004900:	4625      	mov	r5, r4
 8004902:	441c      	add	r4, r3
 8004904:	edd4 4a00 	vldr	s9, [r4]
 8004908:	ed97 7a01 	vldr	s14, [r7, #4]
 800490c:	ed94 3a01 	vldr	s6, [r4, #4]
 8004910:	9401      	str	r4, [sp, #4]
 8004912:	ee35 5a84 	vadd.f32	s10, s11, s8
 8004916:	4630      	mov	r0, r6
 8004918:	ee35 5a24 	vadd.f32	s10, s10, s9
 800491c:	463e      	mov	r6, r7
 800491e:	ee15 ea10 	vmov	lr, s10
 8004922:	ee76 6a66 	vsub.f32	s13, s12, s13
 8004926:	f846 eb08 	str.w	lr, [r6], #8
 800492a:	ee37 6a27 	vadd.f32	s12, s14, s15
 800492e:	ed90 5a01 	vldr	s10, [r0, #4]
 8004932:	9605      	str	r6, [sp, #20]
 8004934:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004938:	9e01      	ldr	r6, [sp, #4]
 800493a:	9707      	str	r7, [sp, #28]
 800493c:	ee76 3aa2 	vadd.f32	s7, s13, s5
 8004940:	ed96 2a01 	vldr	s4, [r6, #4]
 8004944:	ee36 7a05 	vadd.f32	s14, s12, s10
 8004948:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800494c:	ee37 5ac4 	vsub.f32	s10, s15, s8
 8004950:	ee77 7a84 	vadd.f32	s15, s15, s8
 8004954:	ee33 4ac3 	vsub.f32	s8, s7, s6
 8004958:	4604      	mov	r4, r0
 800495a:	46a3      	mov	fp, r4
 800495c:	ee37 7a02 	vadd.f32	s14, s14, s4
 8004960:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004964:	ee14 8a10 	vmov	r8, s8
 8004968:	46a4      	mov	ip, r4
 800496a:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800496e:	ed87 7a01 	vstr	s14, [r7, #4]
 8004972:	f84b 8b08 	str.w	r8, [fp], #8
 8004976:	f1ac 0704 	sub.w	r7, ip, #4
 800497a:	ed8c 5a01 	vstr	s10, [ip, #4]
 800497e:	f101 0c08 	add.w	ip, r1, #8
 8004982:	462c      	mov	r4, r5
 8004984:	f8cd c010 	str.w	ip, [sp, #16]
 8004988:	ee15 ca90 	vmov	ip, s11
 800498c:	ee36 6a62 	vsub.f32	s12, s12, s5
 8004990:	f844 cb08 	str.w	ip, [r4], #8
 8004994:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8004998:	ee36 6a43 	vsub.f32	s12, s12, s6
 800499c:	9406      	str	r4, [sp, #24]
 800499e:	ee76 6a83 	vadd.f32	s13, s13, s6
 80049a2:	f101 0410 	add.w	r4, r1, #16
 80049a6:	0852      	lsrs	r2, r2, #1
 80049a8:	9402      	str	r4, [sp, #8]
 80049aa:	ed85 6a01 	vstr	s12, [r5, #4]
 80049ae:	462c      	mov	r4, r5
 80049b0:	f101 0518 	add.w	r5, r1, #24
 80049b4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80049b6:	46b2      	mov	sl, r6
 80049b8:	9503      	str	r5, [sp, #12]
 80049ba:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80049be:	3a02      	subs	r2, #2
 80049c0:	ee16 5a90 	vmov	r5, s13
 80049c4:	46b6      	mov	lr, r6
 80049c6:	4630      	mov	r0, r6
 80049c8:	0852      	lsrs	r2, r2, #1
 80049ca:	f84a 5b08 	str.w	r5, [sl], #8
 80049ce:	f1a0 0604 	sub.w	r6, r0, #4
 80049d2:	edce 7a01 	vstr	s15, [lr, #4]
 80049d6:	9208      	str	r2, [sp, #32]
 80049d8:	f000 8130 	beq.w	8004c3c <arm_cfft_radix8by4_f32+0x378>
 80049dc:	4691      	mov	r9, r2
 80049de:	9a07      	ldr	r2, [sp, #28]
 80049e0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80049e4:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 80049e8:	3b08      	subs	r3, #8
 80049ea:	f102 0510 	add.w	r5, r2, #16
 80049ee:	f101 0c20 	add.w	ip, r1, #32
 80049f2:	f1a4 020c 	sub.w	r2, r4, #12
 80049f6:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80049fa:	4433      	add	r3, r6
 80049fc:	3410      	adds	r4, #16
 80049fe:	4650      	mov	r0, sl
 8004a00:	4659      	mov	r1, fp
 8004a02:	ed55 3a02 	vldr	s7, [r5, #-8]
 8004a06:	ed14 5a02 	vldr	s10, [r4, #-8]
 8004a0a:	ed91 7a00 	vldr	s14, [r1]
 8004a0e:	edd0 7a00 	vldr	s15, [r0]
 8004a12:	ed54 5a01 	vldr	s11, [r4, #-4]
 8004a16:	ed15 4a01 	vldr	s8, [r5, #-4]
 8004a1a:	edd0 6a01 	vldr	s13, [r0, #4]
 8004a1e:	ed91 6a01 	vldr	s12, [r1, #4]
 8004a22:	ee33 8a85 	vadd.f32	s16, s7, s10
 8004a26:	ee34 0a25 	vadd.f32	s0, s8, s11
 8004a2a:	ee78 4a07 	vadd.f32	s9, s16, s14
 8004a2e:	ee74 5a65 	vsub.f32	s11, s8, s11
 8004a32:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8004a36:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8004a3a:	ed45 4a02 	vstr	s9, [r5, #-8]
 8004a3e:	edd1 4a01 	vldr	s9, [r1, #4]
 8004a42:	ed90 4a01 	vldr	s8, [r0, #4]
 8004a46:	ee70 4a24 	vadd.f32	s9, s0, s9
 8004a4a:	ee75 aa06 	vadd.f32	s21, s10, s12
 8004a4e:	ee74 4a84 	vadd.f32	s9, s9, s8
 8004a52:	ee35 aac7 	vsub.f32	s20, s11, s14
 8004a56:	ed45 4a01 	vstr	s9, [r5, #-4]
 8004a5a:	edd6 1a00 	vldr	s3, [r6]
 8004a5e:	edd7 0a00 	vldr	s1, [r7]
 8004a62:	ed92 4a02 	vldr	s8, [r2, #8]
 8004a66:	edd3 3a02 	vldr	s7, [r3, #8]
 8004a6a:	ed93 2a01 	vldr	s4, [r3, #4]
 8004a6e:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004a72:	edd2 2a01 	vldr	s5, [r2, #4]
 8004a76:	ed57 9a01 	vldr	s19, [r7, #-4]
 8004a7a:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8004a7e:	ee39 3a81 	vadd.f32	s6, s19, s2
 8004a82:	ee74 8a84 	vadd.f32	s17, s9, s8
 8004a86:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8004a8a:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8004a8e:	ee7a aae6 	vsub.f32	s21, s21, s13
 8004a92:	ee18 aa90 	vmov	sl, s17
 8004a96:	f847 a908 	str.w	sl, [r7], #-8
 8004a9a:	edd2 8a01 	vldr	s17, [r2, #4]
 8004a9e:	ed93 9a01 	vldr	s18, [r3, #4]
 8004aa2:	ee73 8a28 	vadd.f32	s17, s6, s17
 8004aa6:	ee3a aa27 	vadd.f32	s20, s20, s15
 8004aaa:	ee78 8a89 	vadd.f32	s17, s17, s18
 8004aae:	ee74 0a63 	vsub.f32	s1, s8, s7
 8004ab2:	edc7 8a01 	vstr	s17, [r7, #4]
 8004ab6:	ed18 ba02 	vldr	s22, [r8, #-8]
 8004aba:	ed58 8a01 	vldr	s17, [r8, #-4]
 8004abe:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8004ac2:	ee6a ba28 	vmul.f32	s23, s20, s17
 8004ac6:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8004aca:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8004ace:	ee31 9a20 	vadd.f32	s18, s2, s1
 8004ad2:	ee79 9a82 	vadd.f32	s19, s19, s4
 8004ad6:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8004ada:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8004ade:	ee69 baa8 	vmul.f32	s23, s19, s17
 8004ae2:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8004ae6:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8004aea:	ee69 8a28 	vmul.f32	s17, s18, s17
 8004aee:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8004af2:	ee1c aa10 	vmov	sl, s24
 8004af6:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8004afa:	f841 ab08 	str.w	sl, [r1], #8
 8004afe:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8004b02:	ee3b bacb 	vsub.f32	s22, s23, s22
 8004b06:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8004b0a:	ee33 3a62 	vsub.f32	s6, s6, s5
 8004b0e:	ed01 aa01 	vstr	s20, [r1, #-4]
 8004b12:	edc2 8a01 	vstr	s17, [r2, #4]
 8004b16:	ed82 ba02 	vstr	s22, [r2, #8]
 8004b1a:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8004b1e:	ee74 3a63 	vsub.f32	s7, s8, s7
 8004b22:	ee38 8a47 	vsub.f32	s16, s16, s14
 8004b26:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8004b2a:	ee30 0a46 	vsub.f32	s0, s0, s12
 8004b2e:	ee33 3a42 	vsub.f32	s6, s6, s4
 8004b32:	ee38 8a67 	vsub.f32	s16, s16, s15
 8004b36:	ee30 0a66 	vsub.f32	s0, s0, s13
 8004b3a:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8004b3e:	ee63 8a04 	vmul.f32	s17, s6, s8
 8004b42:	ee28 aa24 	vmul.f32	s20, s16, s9
 8004b46:	ee60 9a04 	vmul.f32	s19, s0, s8
 8004b4a:	ee28 8a04 	vmul.f32	s16, s16, s8
 8004b4e:	ee20 0a24 	vmul.f32	s0, s0, s9
 8004b52:	ee63 3a84 	vmul.f32	s7, s7, s8
 8004b56:	ee39 4a68 	vsub.f32	s8, s18, s17
 8004b5a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8004b5e:	ee14 aa10 	vmov	sl, s8
 8004b62:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004b66:	ee63 4a24 	vmul.f32	s9, s6, s9
 8004b6a:	ed44 9a02 	vstr	s19, [r4, #-8]
 8004b6e:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8004b72:	ed04 0a01 	vstr	s0, [r4, #-4]
 8004b76:	f846 a908 	str.w	sl, [r6], #-8
 8004b7a:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004b7e:	ee35 7a87 	vadd.f32	s14, s11, s14
 8004b82:	edc6 3a01 	vstr	s7, [r6, #4]
 8004b86:	ee76 6a26 	vadd.f32	s13, s12, s13
 8004b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b8e:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 8004b92:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 8004b96:	ee67 5a86 	vmul.f32	s11, s15, s12
 8004b9a:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004b9e:	ee72 2a62 	vsub.f32	s5, s4, s5
 8004ba2:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8004ba6:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8004baa:	ee75 5a25 	vadd.f32	s11, s10, s11
 8004bae:	ee62 0a86 	vmul.f32	s1, s5, s12
 8004bb2:	ee66 6a86 	vmul.f32	s13, s13, s12
 8004bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bba:	ee21 6a06 	vmul.f32	s12, s2, s12
 8004bbe:	ee62 2a87 	vmul.f32	s5, s5, s14
 8004bc2:	ee21 1a07 	vmul.f32	s2, s2, s14
 8004bc6:	ee15 aa90 	vmov	sl, s11
 8004bca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004bce:	f840 ab08 	str.w	sl, [r0], #8
 8004bd2:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8004bd6:	ee76 2a22 	vadd.f32	s5, s12, s5
 8004bda:	f1b9 0901 	subs.w	r9, r9, #1
 8004bde:	ed40 7a01 	vstr	s15, [r0, #-4]
 8004be2:	f105 0508 	add.w	r5, r5, #8
 8004be6:	ed83 1a02 	vstr	s2, [r3, #8]
 8004bea:	edc3 2a01 	vstr	s5, [r3, #4]
 8004bee:	f108 0808 	add.w	r8, r8, #8
 8004bf2:	f1a2 0208 	sub.w	r2, r2, #8
 8004bf6:	f10c 0c10 	add.w	ip, ip, #16
 8004bfa:	f104 0408 	add.w	r4, r4, #8
 8004bfe:	f10e 0e18 	add.w	lr, lr, #24
 8004c02:	f1a3 0308 	sub.w	r3, r3, #8
 8004c06:	f47f aefc 	bne.w	8004a02 <arm_cfft_radix8by4_f32+0x13e>
 8004c0a:	9908      	ldr	r1, [sp, #32]
 8004c0c:	9802      	ldr	r0, [sp, #8]
 8004c0e:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8004c12:	00cb      	lsls	r3, r1, #3
 8004c14:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8004c18:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8004c1c:	9102      	str	r1, [sp, #8]
 8004c1e:	9905      	ldr	r1, [sp, #20]
 8004c20:	4419      	add	r1, r3
 8004c22:	9105      	str	r1, [sp, #20]
 8004c24:	9904      	ldr	r1, [sp, #16]
 8004c26:	4419      	add	r1, r3
 8004c28:	9104      	str	r1, [sp, #16]
 8004c2a:	9906      	ldr	r1, [sp, #24]
 8004c2c:	449b      	add	fp, r3
 8004c2e:	4419      	add	r1, r3
 8004c30:	449a      	add	sl, r3
 8004c32:	9b03      	ldr	r3, [sp, #12]
 8004c34:	9106      	str	r1, [sp, #24]
 8004c36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c3a:	9303      	str	r3, [sp, #12]
 8004c3c:	9a05      	ldr	r2, [sp, #20]
 8004c3e:	9806      	ldr	r0, [sp, #24]
 8004c40:	ed92 4a00 	vldr	s8, [r2]
 8004c44:	ed90 7a00 	vldr	s14, [r0]
 8004c48:	ed9b 3a00 	vldr	s6, [fp]
 8004c4c:	edda 3a00 	vldr	s7, [sl]
 8004c50:	edd2 4a01 	vldr	s9, [r2, #4]
 8004c54:	edd0 6a01 	vldr	s13, [r0, #4]
 8004c58:	ed9a 2a01 	vldr	s4, [sl, #4]
 8004c5c:	eddb 7a01 	vldr	s15, [fp, #4]
 8004c60:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8004c64:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c66:	ee34 6a07 	vadd.f32	s12, s8, s14
 8004c6a:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8004c6e:	ee36 5a03 	vadd.f32	s10, s12, s6
 8004c72:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8004c76:	ee35 5a23 	vadd.f32	s10, s10, s7
 8004c7a:	ee34 7a47 	vsub.f32	s14, s8, s14
 8004c7e:	ed82 5a00 	vstr	s10, [r2]
 8004c82:	ed9b 5a01 	vldr	s10, [fp, #4]
 8004c86:	edda 4a01 	vldr	s9, [sl, #4]
 8004c8a:	ee35 5a85 	vadd.f32	s10, s11, s10
 8004c8e:	ee37 4a27 	vadd.f32	s8, s14, s15
 8004c92:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004c96:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8004c9a:	ed82 5a01 	vstr	s10, [r2, #4]
 8004c9e:	9a04      	ldr	r2, [sp, #16]
 8004ca0:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8004ca4:	edd2 1a00 	vldr	s3, [r2]
 8004ca8:	edd2 2a01 	vldr	s5, [r2, #4]
 8004cac:	9a02      	ldr	r2, [sp, #8]
 8004cae:	ee34 4a42 	vsub.f32	s8, s8, s4
 8004cb2:	ee36 6a43 	vsub.f32	s12, s12, s6
 8004cb6:	ee64 4a21 	vmul.f32	s9, s8, s3
 8004cba:	ee24 4a22 	vmul.f32	s8, s8, s5
 8004cbe:	ee65 2a22 	vmul.f32	s5, s10, s5
 8004cc2:	ee25 5a21 	vmul.f32	s10, s10, s3
 8004cc6:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8004cca:	ee35 5a44 	vsub.f32	s10, s10, s8
 8004cce:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004cd2:	edcb 2a00 	vstr	s5, [fp]
 8004cd6:	ed8b 5a01 	vstr	s10, [fp, #4]
 8004cda:	ed92 4a01 	vldr	s8, [r2, #4]
 8004cde:	ed92 5a00 	vldr	s10, [r2]
 8004ce2:	9a03      	ldr	r2, [sp, #12]
 8004ce4:	ee36 6a63 	vsub.f32	s12, s12, s7
 8004ce8:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8004cec:	ee66 4a05 	vmul.f32	s9, s12, s10
 8004cf0:	ee25 5a85 	vmul.f32	s10, s11, s10
 8004cf4:	ee26 6a04 	vmul.f32	s12, s12, s8
 8004cf8:	ee65 5a84 	vmul.f32	s11, s11, s8
 8004cfc:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004d00:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8004d04:	ee76 6a83 	vadd.f32	s13, s13, s6
 8004d08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d0c:	ed80 6a01 	vstr	s12, [r0, #4]
 8004d10:	edc0 5a00 	vstr	s11, [r0]
 8004d14:	edd2 5a01 	vldr	s11, [r2, #4]
 8004d18:	9807      	ldr	r0, [sp, #28]
 8004d1a:	ee77 7a02 	vadd.f32	s15, s14, s4
 8004d1e:	ee36 7ae3 	vsub.f32	s14, s13, s7
 8004d22:	edd2 6a00 	vldr	s13, [r2]
 8004d26:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8004d2a:	ee67 6a26 	vmul.f32	s13, s14, s13
 8004d2e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004d32:	ee27 7a25 	vmul.f32	s14, s14, s11
 8004d36:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004d3a:	ee36 7a07 	vadd.f32	s14, s12, s14
 8004d3e:	edca 7a01 	vstr	s15, [sl, #4]
 8004d42:	ed8a 7a00 	vstr	s14, [sl]
 8004d46:	6872      	ldr	r2, [r6, #4]
 8004d48:	4621      	mov	r1, r4
 8004d4a:	2304      	movs	r3, #4
 8004d4c:	f000 f97a 	bl	8005044 <arm_radix8_butterfly_f32>
 8004d50:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d52:	6872      	ldr	r2, [r6, #4]
 8004d54:	4621      	mov	r1, r4
 8004d56:	2304      	movs	r3, #4
 8004d58:	f000 f974 	bl	8005044 <arm_radix8_butterfly_f32>
 8004d5c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004d5e:	6872      	ldr	r2, [r6, #4]
 8004d60:	4621      	mov	r1, r4
 8004d62:	2304      	movs	r3, #4
 8004d64:	f000 f96e 	bl	8005044 <arm_radix8_butterfly_f32>
 8004d68:	6872      	ldr	r2, [r6, #4]
 8004d6a:	9801      	ldr	r0, [sp, #4]
 8004d6c:	4621      	mov	r1, r4
 8004d6e:	2304      	movs	r3, #4
 8004d70:	b00f      	add	sp, #60	@ 0x3c
 8004d72:	ecbd 8b0a 	vpop	{d8-d12}
 8004d76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d7a:	f000 b963 	b.w	8005044 <arm_radix8_butterfly_f32>
 8004d7e:	bf00      	nop

08004d80 <arm_cfft_f32>:
 8004d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d84:	2a01      	cmp	r2, #1
 8004d86:	4606      	mov	r6, r0
 8004d88:	4617      	mov	r7, r2
 8004d8a:	460c      	mov	r4, r1
 8004d8c:	4698      	mov	r8, r3
 8004d8e:	8805      	ldrh	r5, [r0, #0]
 8004d90:	d054      	beq.n	8004e3c <arm_cfft_f32+0xbc>
 8004d92:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8004d96:	d04c      	beq.n	8004e32 <arm_cfft_f32+0xb2>
 8004d98:	d916      	bls.n	8004dc8 <arm_cfft_f32+0x48>
 8004d9a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8004d9e:	d01a      	beq.n	8004dd6 <arm_cfft_f32+0x56>
 8004da0:	d95c      	bls.n	8004e5c <arm_cfft_f32+0xdc>
 8004da2:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8004da6:	d044      	beq.n	8004e32 <arm_cfft_f32+0xb2>
 8004da8:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8004dac:	d105      	bne.n	8004dba <arm_cfft_f32+0x3a>
 8004dae:	2301      	movs	r3, #1
 8004db0:	6872      	ldr	r2, [r6, #4]
 8004db2:	4629      	mov	r1, r5
 8004db4:	4620      	mov	r0, r4
 8004db6:	f000 f945 	bl	8005044 <arm_radix8_butterfly_f32>
 8004dba:	f1b8 0f00 	cmp.w	r8, #0
 8004dbe:	d111      	bne.n	8004de4 <arm_cfft_f32+0x64>
 8004dc0:	2f01      	cmp	r7, #1
 8004dc2:	d016      	beq.n	8004df2 <arm_cfft_f32+0x72>
 8004dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dc8:	2d20      	cmp	r5, #32
 8004dca:	d032      	beq.n	8004e32 <arm_cfft_f32+0xb2>
 8004dcc:	d94a      	bls.n	8004e64 <arm_cfft_f32+0xe4>
 8004dce:	2d40      	cmp	r5, #64	@ 0x40
 8004dd0:	d0ed      	beq.n	8004dae <arm_cfft_f32+0x2e>
 8004dd2:	2d80      	cmp	r5, #128	@ 0x80
 8004dd4:	d1f1      	bne.n	8004dba <arm_cfft_f32+0x3a>
 8004dd6:	4621      	mov	r1, r4
 8004dd8:	4630      	mov	r0, r6
 8004dda:	f7ff fca3 	bl	8004724 <arm_cfft_radix8by2_f32>
 8004dde:	f1b8 0f00 	cmp.w	r8, #0
 8004de2:	d0ed      	beq.n	8004dc0 <arm_cfft_f32+0x40>
 8004de4:	68b2      	ldr	r2, [r6, #8]
 8004de6:	89b1      	ldrh	r1, [r6, #12]
 8004de8:	4620      	mov	r0, r4
 8004dea:	f7fb f9f1 	bl	80001d0 <arm_bitreversal_32>
 8004dee:	2f01      	cmp	r7, #1
 8004df0:	d1e8      	bne.n	8004dc4 <arm_cfft_f32+0x44>
 8004df2:	ee07 5a90 	vmov	s15, r5
 8004df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dfa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004dfe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e02:	2d00      	cmp	r5, #0
 8004e04:	d0de      	beq.n	8004dc4 <arm_cfft_f32+0x44>
 8004e06:	f104 0108 	add.w	r1, r4, #8
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	429d      	cmp	r5, r3
 8004e10:	f101 0108 	add.w	r1, r1, #8
 8004e14:	ed11 7a04 	vldr	s14, [r1, #-16]
 8004e18:	ed51 7a03 	vldr	s15, [r1, #-12]
 8004e1c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004e20:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004e24:	ed01 7a04 	vstr	s14, [r1, #-16]
 8004e28:	ed41 7a03 	vstr	s15, [r1, #-12]
 8004e2c:	d1ee      	bne.n	8004e0c <arm_cfft_f32+0x8c>
 8004e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e32:	4621      	mov	r1, r4
 8004e34:	4630      	mov	r0, r6
 8004e36:	f7ff fd45 	bl	80048c4 <arm_cfft_radix8by4_f32>
 8004e3a:	e7be      	b.n	8004dba <arm_cfft_f32+0x3a>
 8004e3c:	b1ad      	cbz	r5, 8004e6a <arm_cfft_f32+0xea>
 8004e3e:	f101 030c 	add.w	r3, r1, #12
 8004e42:	2200      	movs	r2, #0
 8004e44:	ed53 7a02 	vldr	s15, [r3, #-8]
 8004e48:	3201      	adds	r2, #1
 8004e4a:	eef1 7a67 	vneg.f32	s15, s15
 8004e4e:	4295      	cmp	r5, r2
 8004e50:	ed43 7a02 	vstr	s15, [r3, #-8]
 8004e54:	f103 0308 	add.w	r3, r3, #8
 8004e58:	d1f4      	bne.n	8004e44 <arm_cfft_f32+0xc4>
 8004e5a:	e79a      	b.n	8004d92 <arm_cfft_f32+0x12>
 8004e5c:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8004e60:	d0a5      	beq.n	8004dae <arm_cfft_f32+0x2e>
 8004e62:	e7aa      	b.n	8004dba <arm_cfft_f32+0x3a>
 8004e64:	2d10      	cmp	r5, #16
 8004e66:	d0b6      	beq.n	8004dd6 <arm_cfft_f32+0x56>
 8004e68:	e7a7      	b.n	8004dba <arm_cfft_f32+0x3a>
 8004e6a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8004e6e:	d894      	bhi.n	8004d9a <arm_cfft_f32+0x1a>
 8004e70:	e7aa      	b.n	8004dc8 <arm_cfft_f32+0x48>
 8004e72:	bf00      	nop

08004e74 <arm_cmplx_mag_f32>:
 8004e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e78:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8004e7c:	b084      	sub	sp, #16
 8004e7e:	d07f      	beq.n	8004f80 <arm_cmplx_mag_f32+0x10c>
 8004e80:	2700      	movs	r7, #0
 8004e82:	f100 0420 	add.w	r4, r0, #32
 8004e86:	f101 0510 	add.w	r5, r1, #16
 8004e8a:	4646      	mov	r6, r8
 8004e8c:	e05a      	b.n	8004f44 <arm_cmplx_mag_f32+0xd0>
 8004e8e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004e92:	eeb4 0a40 	vcmp.f32	s0, s0
 8004e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e9a:	f040 80a4 	bne.w	8004fe6 <arm_cmplx_mag_f32+0x172>
 8004e9e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8004ea2:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8004ea6:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 8004eaa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004eae:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004eb2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004eb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ebe:	f2c0 808f 	blt.w	8004fe0 <arm_cmplx_mag_f32+0x16c>
 8004ec2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004ec6:	eeb4 0a40 	vcmp.f32	s0, s0
 8004eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ece:	f040 80af 	bne.w	8005030 <arm_cmplx_mag_f32+0x1bc>
 8004ed2:	ed05 0a03 	vstr	s0, [r5, #-12]
 8004ed6:	ed54 7a04 	vldr	s15, [r4, #-16]
 8004eda:	ed14 0a03 	vldr	s0, [r4, #-12]
 8004ede:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004ee2:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004ee6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004eea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef2:	db72      	blt.n	8004fda <arm_cmplx_mag_f32+0x166>
 8004ef4:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004ef8:	eeb4 0a40 	vcmp.f32	s0, s0
 8004efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f00:	f040 808c 	bne.w	800501c <arm_cmplx_mag_f32+0x1a8>
 8004f04:	ed05 0a02 	vstr	s0, [r5, #-8]
 8004f08:	ed54 7a02 	vldr	s15, [r4, #-8]
 8004f0c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8004f10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004f14:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004f18:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004f1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f24:	db20      	blt.n	8004f68 <arm_cmplx_mag_f32+0xf4>
 8004f26:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004f2a:	eeb4 0a40 	vcmp.f32	s0, s0
 8004f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f32:	d169      	bne.n	8005008 <arm_cmplx_mag_f32+0x194>
 8004f34:	3e01      	subs	r6, #1
 8004f36:	ed05 0a01 	vstr	s0, [r5, #-4]
 8004f3a:	f104 0420 	add.w	r4, r4, #32
 8004f3e:	f105 0510 	add.w	r5, r5, #16
 8004f42:	d019      	beq.n	8004f78 <arm_cmplx_mag_f32+0x104>
 8004f44:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 8004f48:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 8004f4c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004f50:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004f54:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004f58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f60:	da95      	bge.n	8004e8e <arm_cmplx_mag_f32+0x1a>
 8004f62:	f845 7c10 	str.w	r7, [r5, #-16]
 8004f66:	e79c      	b.n	8004ea2 <arm_cmplx_mag_f32+0x2e>
 8004f68:	3e01      	subs	r6, #1
 8004f6a:	f845 7c04 	str.w	r7, [r5, #-4]
 8004f6e:	f104 0420 	add.w	r4, r4, #32
 8004f72:	f105 0510 	add.w	r5, r5, #16
 8004f76:	d1e5      	bne.n	8004f44 <arm_cmplx_mag_f32+0xd0>
 8004f78:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8004f7c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8004f80:	f012 0503 	ands.w	r5, r2, #3
 8004f84:	d026      	beq.n	8004fd4 <arm_cmplx_mag_f32+0x160>
 8004f86:	2600      	movs	r6, #0
 8004f88:	f100 0408 	add.w	r4, r0, #8
 8004f8c:	e00c      	b.n	8004fa8 <arm_cmplx_mag_f32+0x134>
 8004f8e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004f92:	eeb4 0a40 	vcmp.f32	s0, s0
 8004f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f9a:	d12e      	bne.n	8004ffa <arm_cmplx_mag_f32+0x186>
 8004f9c:	3d01      	subs	r5, #1
 8004f9e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8004fa2:	f104 0408 	add.w	r4, r4, #8
 8004fa6:	d015      	beq.n	8004fd4 <arm_cmplx_mag_f32+0x160>
 8004fa8:	ed54 7a02 	vldr	s15, [r4, #-8]
 8004fac:	ed14 0a01 	vldr	s0, [r4, #-4]
 8004fb0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004fb4:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004fb8:	3104      	adds	r1, #4
 8004fba:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004fbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc6:	dae2      	bge.n	8004f8e <arm_cmplx_mag_f32+0x11a>
 8004fc8:	3d01      	subs	r5, #1
 8004fca:	f841 6c04 	str.w	r6, [r1, #-4]
 8004fce:	f104 0408 	add.w	r4, r4, #8
 8004fd2:	d1e9      	bne.n	8004fa8 <arm_cmplx_mag_f32+0x134>
 8004fd4:	b004      	add	sp, #16
 8004fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fda:	f845 7c08 	str.w	r7, [r5, #-8]
 8004fde:	e793      	b.n	8004f08 <arm_cmplx_mag_f32+0x94>
 8004fe0:	f845 7c0c 	str.w	r7, [r5, #-12]
 8004fe4:	e777      	b.n	8004ed6 <arm_cmplx_mag_f32+0x62>
 8004fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8004fea:	9203      	str	r2, [sp, #12]
 8004fec:	9102      	str	r1, [sp, #8]
 8004fee:	9001      	str	r0, [sp, #4]
 8004ff0:	f004 fed6 	bl	8009da0 <sqrtf>
 8004ff4:	a801      	add	r0, sp, #4
 8004ff6:	c807      	ldmia	r0, {r0, r1, r2}
 8004ff8:	e751      	b.n	8004e9e <arm_cmplx_mag_f32+0x2a>
 8004ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8004ffe:	9101      	str	r1, [sp, #4]
 8005000:	f004 fece 	bl	8009da0 <sqrtf>
 8005004:	9901      	ldr	r1, [sp, #4]
 8005006:	e7c9      	b.n	8004f9c <arm_cmplx_mag_f32+0x128>
 8005008:	eeb0 0a67 	vmov.f32	s0, s15
 800500c:	9203      	str	r2, [sp, #12]
 800500e:	9102      	str	r1, [sp, #8]
 8005010:	9001      	str	r0, [sp, #4]
 8005012:	f004 fec5 	bl	8009da0 <sqrtf>
 8005016:	a801      	add	r0, sp, #4
 8005018:	c807      	ldmia	r0, {r0, r1, r2}
 800501a:	e78b      	b.n	8004f34 <arm_cmplx_mag_f32+0xc0>
 800501c:	eeb0 0a67 	vmov.f32	s0, s15
 8005020:	9203      	str	r2, [sp, #12]
 8005022:	9102      	str	r1, [sp, #8]
 8005024:	9001      	str	r0, [sp, #4]
 8005026:	f004 febb 	bl	8009da0 <sqrtf>
 800502a:	a801      	add	r0, sp, #4
 800502c:	c807      	ldmia	r0, {r0, r1, r2}
 800502e:	e769      	b.n	8004f04 <arm_cmplx_mag_f32+0x90>
 8005030:	eeb0 0a67 	vmov.f32	s0, s15
 8005034:	9203      	str	r2, [sp, #12]
 8005036:	9102      	str	r1, [sp, #8]
 8005038:	9001      	str	r0, [sp, #4]
 800503a:	f004 feb1 	bl	8009da0 <sqrtf>
 800503e:	a801      	add	r0, sp, #4
 8005040:	c807      	ldmia	r0, {r0, r1, r2}
 8005042:	e746      	b.n	8004ed2 <arm_cmplx_mag_f32+0x5e>

08005044 <arm_radix8_butterfly_f32>:
 8005044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005048:	ed2d 8b10 	vpush	{d8-d15}
 800504c:	461c      	mov	r4, r3
 800504e:	b09d      	sub	sp, #116	@ 0x74
 8005050:	4603      	mov	r3, r0
 8005052:	3304      	adds	r3, #4
 8005054:	ed9f bac4 	vldr	s22, [pc, #784]	@ 8005368 <arm_radix8_butterfly_f32+0x324>
 8005058:	9019      	str	r0, [sp, #100]	@ 0x64
 800505a:	921a      	str	r2, [sp, #104]	@ 0x68
 800505c:	468b      	mov	fp, r1
 800505e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005060:	468a      	mov	sl, r1
 8005062:	46a1      	mov	r9, r4
 8005064:	4607      	mov	r7, r0
 8005066:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800506a:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800506e:	eb03 0508 	add.w	r5, r3, r8
 8005072:	195c      	adds	r4, r3, r5
 8005074:	00de      	lsls	r6, r3, #3
 8005076:	191a      	adds	r2, r3, r4
 8005078:	9600      	str	r6, [sp, #0]
 800507a:	1898      	adds	r0, r3, r2
 800507c:	4619      	mov	r1, r3
 800507e:	9e00      	ldr	r6, [sp, #0]
 8005080:	9311      	str	r3, [sp, #68]	@ 0x44
 8005082:	4401      	add	r1, r0
 8005084:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8005088:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800508c:	19be      	adds	r6, r7, r6
 800508e:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8005092:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8005096:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 800509a:	9f00      	ldr	r7, [sp, #0]
 800509c:	011b      	lsls	r3, r3, #4
 800509e:	eb06 0e07 	add.w	lr, r6, r7
 80050a2:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 80050a4:	9302      	str	r3, [sp, #8]
 80050a6:	3204      	adds	r2, #4
 80050a8:	3104      	adds	r1, #4
 80050aa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050ae:	f04f 0c00 	mov.w	ip, #0
 80050b2:	edde 7a00 	vldr	s15, [lr]
 80050b6:	edd6 6a00 	vldr	s13, [r6]
 80050ba:	ed95 2a00 	vldr	s4, [r5]
 80050be:	ed17 aa01 	vldr	s20, [r7, #-4]
 80050c2:	edd4 4a00 	vldr	s9, [r4]
 80050c6:	ed90 5a00 	vldr	s10, [r0]
 80050ca:	ed12 7a01 	vldr	s14, [r2, #-4]
 80050ce:	ed51 0a01 	vldr	s1, [r1, #-4]
 80050d2:	ee77 8a85 	vadd.f32	s17, s15, s10
 80050d6:	ee76 3a87 	vadd.f32	s7, s13, s14
 80050da:	ee32 4a20 	vadd.f32	s8, s4, s1
 80050de:	ee3a 3a24 	vadd.f32	s6, s20, s9
 80050e2:	ee33 6a84 	vadd.f32	s12, s7, s8
 80050e6:	ee73 5a28 	vadd.f32	s11, s6, s17
 80050ea:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80050ee:	ee75 6a86 	vadd.f32	s13, s11, s12
 80050f2:	ee75 5ac6 	vsub.f32	s11, s11, s12
 80050f6:	ed47 6a01 	vstr	s13, [r7, #-4]
 80050fa:	edc4 5a00 	vstr	s11, [r4]
 80050fe:	ed92 9a00 	vldr	s18, [r2]
 8005102:	ed95 1a01 	vldr	s2, [r5, #4]
 8005106:	edd6 5a01 	vldr	s11, [r6, #4]
 800510a:	ed91 6a00 	vldr	s12, [r1]
 800510e:	edd7 2a00 	vldr	s5, [r7]
 8005112:	edd4 1a01 	vldr	s3, [r4, #4]
 8005116:	edde 6a01 	vldr	s13, [lr, #4]
 800511a:	edd0 9a01 	vldr	s19, [r0, #4]
 800511e:	ee72 0a60 	vsub.f32	s1, s4, s1
 8005122:	ee71 aa46 	vsub.f32	s21, s2, s12
 8005126:	ee35 2ac9 	vsub.f32	s4, s11, s18
 800512a:	ee37 0a60 	vsub.f32	s0, s14, s1
 800512e:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8005132:	ee37 7a20 	vadd.f32	s14, s14, s1
 8005136:	ee32 2a6a 	vsub.f32	s4, s4, s21
 800513a:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800513e:	ee75 5a89 	vadd.f32	s11, s11, s18
 8005142:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8005146:	ee7a 4a64 	vsub.f32	s9, s20, s9
 800514a:	ee31 6a06 	vadd.f32	s12, s2, s12
 800514e:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8005152:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8005156:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800515a:	ee72 1ae1 	vsub.f32	s3, s5, s3
 800515e:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8005162:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8005166:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800516a:	ee33 3a68 	vsub.f32	s6, s6, s17
 800516e:	ee36 0a88 	vadd.f32	s0, s13, s16
 8005172:	ee75 8a86 	vadd.f32	s17, s11, s12
 8005176:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800517a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800517e:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8005182:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8005186:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800518a:	ee75 4a27 	vadd.f32	s9, s10, s15
 800518e:	ee71 5a49 	vsub.f32	s11, s2, s18
 8005192:	ee31 2a09 	vadd.f32	s4, s2, s18
 8005196:	ee75 7a67 	vsub.f32	s15, s10, s15
 800519a:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800519e:	ee71 2ae2 	vsub.f32	s5, s3, s5
 80051a2:	ee73 0a06 	vadd.f32	s1, s6, s12
 80051a6:	ee75 1ac4 	vsub.f32	s3, s11, s8
 80051aa:	ee36 5a87 	vadd.f32	s10, s13, s14
 80051ae:	ee32 8a28 	vadd.f32	s16, s4, s17
 80051b2:	ee33 6a46 	vsub.f32	s12, s6, s12
 80051b6:	ee34 4a25 	vadd.f32	s8, s8, s11
 80051ba:	ee33 3a80 	vadd.f32	s6, s7, s0
 80051be:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80051c2:	ee71 5a64 	vsub.f32	s11, s2, s9
 80051c6:	ee72 6ae7 	vsub.f32	s13, s5, s15
 80051ca:	ee32 2a68 	vsub.f32	s4, s4, s17
 80051ce:	ee73 3ac0 	vsub.f32	s7, s7, s0
 80051d2:	ee74 4a81 	vadd.f32	s9, s9, s2
 80051d6:	ee77 7aa2 	vadd.f32	s15, s15, s5
 80051da:	44dc      	add	ip, fp
 80051dc:	45e2      	cmp	sl, ip
 80051de:	ed87 8a00 	vstr	s16, [r7]
 80051e2:	ed84 2a01 	vstr	s4, [r4, #4]
 80051e6:	441f      	add	r7, r3
 80051e8:	edce 0a00 	vstr	s1, [lr]
 80051ec:	441c      	add	r4, r3
 80051ee:	ed80 6a00 	vstr	s12, [r0]
 80051f2:	edce 1a01 	vstr	s3, [lr, #4]
 80051f6:	ed80 4a01 	vstr	s8, [r0, #4]
 80051fa:	449e      	add	lr, r3
 80051fc:	ed86 3a00 	vstr	s6, [r6]
 8005200:	4418      	add	r0, r3
 8005202:	ed41 3a01 	vstr	s7, [r1, #-4]
 8005206:	ed02 5a01 	vstr	s10, [r2, #-4]
 800520a:	ed85 7a00 	vstr	s14, [r5]
 800520e:	edc6 5a01 	vstr	s11, [r6, #4]
 8005212:	edc1 4a00 	vstr	s9, [r1]
 8005216:	441e      	add	r6, r3
 8005218:	edc2 6a00 	vstr	s13, [r2]
 800521c:	4419      	add	r1, r3
 800521e:	edc5 7a01 	vstr	s15, [r5, #4]
 8005222:	441a      	add	r2, r3
 8005224:	441d      	add	r5, r3
 8005226:	f63f af44 	bhi.w	80050b2 <arm_radix8_butterfly_f32+0x6e>
 800522a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800522c:	2a07      	cmp	r2, #7
 800522e:	f240 81f5 	bls.w	800561c <arm_radix8_butterfly_f32+0x5d8>
 8005232:	f108 0101 	add.w	r1, r8, #1
 8005236:	188f      	adds	r7, r1, r2
 8005238:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 800523c:	19d6      	adds	r6, r2, r7
 800523e:	eb08 0c09 	add.w	ip, r8, r9
 8005242:	1994      	adds	r4, r2, r6
 8005244:	eb0c 0e09 	add.w	lr, ip, r9
 8005248:	4610      	mov	r0, r2
 800524a:	9701      	str	r7, [sp, #4]
 800524c:	4420      	add	r0, r4
 800524e:	eb0e 0709 	add.w	r7, lr, r9
 8005252:	1815      	adds	r5, r2, r0
 8005254:	eb07 0209 	add.w	r2, r7, r9
 8005258:	9203      	str	r2, [sp, #12]
 800525a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800525c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005260:	9117      	str	r1, [sp, #92]	@ 0x5c
 8005262:	440a      	add	r2, r1
 8005264:	9900      	ldr	r1, [sp, #0]
 8005266:	3108      	adds	r1, #8
 8005268:	9100      	str	r1, [sp, #0]
 800526a:	9902      	ldr	r1, [sp, #8]
 800526c:	3108      	adds	r1, #8
 800526e:	9102      	str	r1, [sp, #8]
 8005270:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8005272:	00ff      	lsls	r7, r7, #3
 8005274:	9715      	str	r7, [sp, #84]	@ 0x54
 8005276:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800527a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800527e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8005282:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8005284:	9903      	ldr	r1, [sp, #12]
 8005286:	19d7      	adds	r7, r2, r7
 8005288:	00c9      	lsls	r1, r1, #3
 800528a:	9114      	str	r1, [sp, #80]	@ 0x50
 800528c:	9710      	str	r7, [sp, #64]	@ 0x40
 800528e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8005290:	9f00      	ldr	r7, [sp, #0]
 8005292:	19cf      	adds	r7, r1, r7
 8005294:	970d      	str	r7, [sp, #52]	@ 0x34
 8005296:	9f02      	ldr	r7, [sp, #8]
 8005298:	19cf      	adds	r7, r1, r7
 800529a:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800529e:	970c      	str	r7, [sp, #48]	@ 0x30
 80052a0:	9f01      	ldr	r7, [sp, #4]
 80052a2:	f8cd e058 	str.w	lr, [sp, #88]	@ 0x58
 80052a6:	3504      	adds	r5, #4
 80052a8:	3004      	adds	r0, #4
 80052aa:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 80052ae:	9508      	str	r5, [sp, #32]
 80052b0:	9009      	str	r0, [sp, #36]	@ 0x24
 80052b2:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 80052b4:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80052b6:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 80052ba:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80052be:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 80052c2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80052c4:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 80052c8:	1945      	adds	r5, r0, r5
 80052ca:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80052ce:	460f      	mov	r7, r1
 80052d0:	3404      	adds	r4, #4
 80052d2:	4641      	mov	r1, r8
 80052d4:	1841      	adds	r1, r0, r1
 80052d6:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 80052da:	940a      	str	r4, [sp, #40]	@ 0x28
 80052dc:	eb00 0c06 	add.w	ip, r0, r6
 80052e0:	f8cd 804c 	str.w	r8, [sp, #76]	@ 0x4c
 80052e4:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80052e6:	9506      	str	r5, [sp, #24]
 80052e8:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80052ea:	9105      	str	r1, [sp, #20]
 80052ec:	4639      	mov	r1, r7
 80052ee:	1905      	adds	r5, r0, r4
 80052f0:	3108      	adds	r1, #8
 80052f2:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80052f4:	9507      	str	r5, [sp, #28]
 80052f6:	910f      	str	r1, [sp, #60]	@ 0x3c
 80052f8:	ea4f 1509 	mov.w	r5, r9, lsl #4
 80052fc:	2101      	movs	r1, #1
 80052fe:	eb00 0e06 	add.w	lr, r0, r6
 8005302:	9518      	str	r5, [sp, #96]	@ 0x60
 8005304:	9404      	str	r4, [sp, #16]
 8005306:	9103      	str	r1, [sp, #12]
 8005308:	4620      	mov	r0, r4
 800530a:	4689      	mov	r9, r1
 800530c:	9e06      	ldr	r6, [sp, #24]
 800530e:	ed90 fa00 	vldr	s30, [r0]
 8005312:	edd6 7a01 	vldr	s15, [r6, #4]
 8005316:	edd0 ba01 	vldr	s23, [r0, #4]
 800531a:	edcd 7a00 	vstr	s15, [sp]
 800531e:	a80d      	add	r0, sp, #52	@ 0x34
 8005320:	edde 7a01 	vldr	s15, [lr, #4]
 8005324:	9c05      	ldr	r4, [sp, #20]
 8005326:	9d07      	ldr	r5, [sp, #28]
 8005328:	edd2 fa00 	vldr	s31, [r2]
 800532c:	ed92 ca01 	vldr	s24, [r2, #4]
 8005330:	edcd 7a01 	vstr	s15, [sp, #4]
 8005334:	c807      	ldmia	r0, {r0, r1, r2}
 8005336:	eddc 7a01 	vldr	s15, [ip, #4]
 800533a:	edd4 ea00 	vldr	s29, [r4]
 800533e:	ed95 ea00 	vldr	s28, [r5]
 8005342:	edd6 da00 	vldr	s27, [r6]
 8005346:	edd4 aa01 	vldr	s21, [r4, #4]
 800534a:	ed95 aa01 	vldr	s20, [r5, #4]
 800534e:	ed9e da00 	vldr	s26, [lr]
 8005352:	eddc ca00 	vldr	s25, [ip]
 8005356:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800535a:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800535c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800535e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005360:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005362:	edcd 7a02 	vstr	s15, [sp, #8]
 8005366:	e001      	b.n	800536c <arm_radix8_butterfly_f32+0x328>
 8005368:	3f3504f3 	.word	0x3f3504f3
 800536c:	ed16 6a01 	vldr	s12, [r6, #-4]
 8005370:	ed91 5a00 	vldr	s10, [r1]
 8005374:	ed57 9a01 	vldr	s19, [r7, #-4]
 8005378:	edd5 7a00 	vldr	s15, [r5]
 800537c:	ed18 7a01 	vldr	s14, [r8, #-4]
 8005380:	edd2 3a00 	vldr	s7, [r2]
 8005384:	ed94 3a00 	vldr	s6, [r4]
 8005388:	ed90 2a00 	vldr	s4, [r0]
 800538c:	ed92 0a01 	vldr	s0, [r2, #4]
 8005390:	ee33 8a85 	vadd.f32	s16, s7, s10
 8005394:	ee32 1a06 	vadd.f32	s2, s4, s12
 8005398:	ee33 4a29 	vadd.f32	s8, s6, s19
 800539c:	ee77 4a87 	vadd.f32	s9, s15, s14
 80053a0:	ee78 1a04 	vadd.f32	s3, s16, s8
 80053a4:	ee71 6a24 	vadd.f32	s13, s2, s9
 80053a8:	ee32 2a46 	vsub.f32	s4, s4, s12
 80053ac:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80053b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053b4:	ed82 6a00 	vstr	s12, [r2]
 80053b8:	edd5 8a01 	vldr	s17, [r5, #4]
 80053bc:	ed90 9a01 	vldr	s18, [r0, #4]
 80053c0:	edd6 2a00 	vldr	s5, [r6]
 80053c4:	ed98 7a00 	vldr	s14, [r8]
 80053c8:	edd4 0a01 	vldr	s1, [r4, #4]
 80053cc:	ed91 6a01 	vldr	s12, [r1, #4]
 80053d0:	edd7 5a00 	vldr	s11, [r7]
 80053d4:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80053d8:	ee33 3a69 	vsub.f32	s6, s6, s19
 80053dc:	ee39 5a62 	vsub.f32	s10, s18, s5
 80053e0:	ee78 9ac7 	vsub.f32	s19, s17, s14
 80053e4:	ee38 4a44 	vsub.f32	s8, s16, s8
 80053e8:	ee38 7a87 	vadd.f32	s14, s17, s14
 80053ec:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80053f0:	ee79 2a22 	vadd.f32	s5, s18, s5
 80053f4:	ee75 8a69 	vsub.f32	s17, s10, s19
 80053f8:	ee32 9a27 	vadd.f32	s18, s4, s15
 80053fc:	ee35 5a29 	vadd.f32	s10, s10, s19
 8005400:	ee72 7a67 	vsub.f32	s15, s4, s15
 8005404:	ee30 2a06 	vadd.f32	s4, s0, s12
 8005408:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800540c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8005410:	ee32 9a08 	vadd.f32	s18, s4, s16
 8005414:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8005418:	ee32 2a48 	vsub.f32	s4, s4, s16
 800541c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8005420:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8005424:	ee32 1a87 	vadd.f32	s2, s5, s14
 8005428:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800542c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8005430:	ee30 6a46 	vsub.f32	s12, s0, s12
 8005434:	ee73 0a29 	vadd.f32	s1, s6, s19
 8005438:	ee36 0a28 	vadd.f32	s0, s12, s17
 800543c:	ee33 3a69 	vsub.f32	s6, s6, s19
 8005440:	ee32 7a64 	vsub.f32	s14, s4, s9
 8005444:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8005448:	ee36 6a68 	vsub.f32	s12, s12, s17
 800544c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8005450:	ee75 8a85 	vadd.f32	s17, s11, s10
 8005454:	ee74 3a22 	vadd.f32	s7, s8, s5
 8005458:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800545c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8005460:	ee79 1a41 	vsub.f32	s3, s18, s2
 8005464:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8005468:	ee76 5a43 	vsub.f32	s11, s12, s6
 800546c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8005470:	ee74 4a82 	vadd.f32	s9, s9, s4
 8005474:	ee30 4a60 	vsub.f32	s8, s0, s1
 8005478:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800547c:	ee30 0a80 	vadd.f32	s0, s1, s0
 8005480:	ee77 9a85 	vadd.f32	s19, s15, s10
 8005484:	ee33 6a06 	vadd.f32	s12, s6, s12
 8005488:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800548c:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8005490:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8005494:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8005498:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800549c:	ee39 1a01 	vadd.f32	s2, s18, s2
 80054a0:	ee6a 6a26 	vmul.f32	s13, s20, s13
 80054a4:	ee2b 9a87 	vmul.f32	s18, s23, s14
 80054a8:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 80054ac:	ee2f 7a07 	vmul.f32	s14, s30, s14
 80054b0:	ee6f 1a84 	vmul.f32	s3, s31, s8
 80054b4:	ee35 3a03 	vadd.f32	s6, s10, s6
 80054b8:	ee72 6a66 	vsub.f32	s13, s4, s13
 80054bc:	ee2c 5a04 	vmul.f32	s10, s24, s8
 80054c0:	ee2f 2a88 	vmul.f32	s4, s31, s16
 80054c4:	ed9d 4a02 	vldr	s8, [sp, #8]
 80054c8:	ed82 1a01 	vstr	s2, [r2, #4]
 80054cc:	ee77 3a63 	vsub.f32	s7, s14, s7
 80054d0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80054d4:	ed9d 7a01 	vldr	s14, [sp, #4]
 80054d8:	ed81 3a00 	vstr	s6, [r1]
 80054dc:	ee30 9a89 	vadd.f32	s18, s1, s18
 80054e0:	ee32 2a05 	vadd.f32	s4, s4, s10
 80054e4:	ee6d 0a22 	vmul.f32	s1, s26, s5
 80054e8:	ee31 8ac8 	vsub.f32	s16, s3, s16
 80054ec:	ee67 2a22 	vmul.f32	s5, s14, s5
 80054f0:	ee64 1a00 	vmul.f32	s3, s8, s0
 80054f4:	ee27 7a24 	vmul.f32	s14, s14, s9
 80054f8:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 80054fc:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8005500:	ee64 8a28 	vmul.f32	s17, s8, s17
 8005504:	ed9d 4a00 	vldr	s8, [sp]
 8005508:	edc1 6a01 	vstr	s13, [r1, #4]
 800550c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8005510:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8005514:	ee64 9a29 	vmul.f32	s19, s8, s19
 8005518:	ee24 4a25 	vmul.f32	s8, s8, s11
 800551c:	ee30 7a87 	vadd.f32	s14, s1, s14
 8005520:	ee74 4a84 	vadd.f32	s9, s9, s8
 8005524:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8005528:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800552c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8005530:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8005534:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8005538:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800553c:	ee75 1a21 	vadd.f32	s3, s10, s3
 8005540:	ee30 0a68 	vsub.f32	s0, s0, s17
 8005544:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8005548:	ee70 0a84 	vadd.f32	s1, s1, s8
 800554c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005550:	44d9      	add	r9, fp
 8005552:	45ca      	cmp	sl, r9
 8005554:	ed84 9a00 	vstr	s18, [r4]
 8005558:	edc4 3a01 	vstr	s7, [r4, #4]
 800555c:	441a      	add	r2, r3
 800555e:	ed07 7a01 	vstr	s14, [r7, #-4]
 8005562:	edc7 2a00 	vstr	s5, [r7]
 8005566:	4419      	add	r1, r3
 8005568:	ed80 2a00 	vstr	s4, [r0]
 800556c:	ed80 8a01 	vstr	s16, [r0, #4]
 8005570:	441c      	add	r4, r3
 8005572:	ed48 1a01 	vstr	s3, [r8, #-4]
 8005576:	ed88 0a00 	vstr	s0, [r8]
 800557a:	441f      	add	r7, r3
 800557c:	ed46 4a01 	vstr	s9, [r6, #-4]
 8005580:	4418      	add	r0, r3
 8005582:	edc6 9a00 	vstr	s19, [r6]
 8005586:	4498      	add	r8, r3
 8005588:	edc5 0a00 	vstr	s1, [r5]
 800558c:	ed85 6a01 	vstr	s12, [r5, #4]
 8005590:	441e      	add	r6, r3
 8005592:	441d      	add	r5, r3
 8005594:	f63f aeea 	bhi.w	800536c <arm_radix8_butterfly_f32+0x328>
 8005598:	9a03      	ldr	r2, [sp, #12]
 800559a:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800559c:	3201      	adds	r2, #1
 800559e:	4611      	mov	r1, r2
 80055a0:	9203      	str	r2, [sp, #12]
 80055a2:	9a04      	ldr	r2, [sp, #16]
 80055a4:	4402      	add	r2, r0
 80055a6:	9204      	str	r2, [sp, #16]
 80055a8:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80055aa:	9a05      	ldr	r2, [sp, #20]
 80055ac:	4402      	add	r2, r0
 80055ae:	9205      	str	r2, [sp, #20]
 80055b0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80055b2:	9a07      	ldr	r2, [sp, #28]
 80055b4:	4402      	add	r2, r0
 80055b6:	9207      	str	r2, [sp, #28]
 80055b8:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80055ba:	9a06      	ldr	r2, [sp, #24]
 80055bc:	4402      	add	r2, r0
 80055be:	9206      	str	r2, [sp, #24]
 80055c0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80055c2:	4496      	add	lr, r2
 80055c4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80055c6:	4494      	add	ip, r2
 80055c8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80055ca:	3208      	adds	r2, #8
 80055cc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80055ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055d0:	3208      	adds	r2, #8
 80055d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80055d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80055d6:	3208      	adds	r2, #8
 80055d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80055da:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80055dc:	3208      	adds	r2, #8
 80055de:	920c      	str	r2, [sp, #48]	@ 0x30
 80055e0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80055e2:	3208      	adds	r2, #8
 80055e4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80055e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055e8:	3208      	adds	r2, #8
 80055ea:	920a      	str	r2, [sp, #40]	@ 0x28
 80055ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80055ee:	3208      	adds	r2, #8
 80055f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80055f2:	9a08      	ldr	r2, [sp, #32]
 80055f4:	3208      	adds	r2, #8
 80055f6:	9208      	str	r2, [sp, #32]
 80055f8:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80055fa:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80055fc:	4288      	cmp	r0, r1
 80055fe:	4622      	mov	r2, r4
 8005600:	d007      	beq.n	8005612 <arm_radix8_butterfly_f32+0x5ce>
 8005602:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8005604:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005608:	4621      	mov	r1, r4
 800560a:	4401      	add	r1, r0
 800560c:	9110      	str	r1, [sp, #64]	@ 0x40
 800560e:	9804      	ldr	r0, [sp, #16]
 8005610:	e67c      	b.n	800530c <arm_radix8_butterfly_f32+0x2c8>
 8005612:	4683      	mov	fp, r0
 8005614:	f8bd 905c 	ldrh.w	r9, [sp, #92]	@ 0x5c
 8005618:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800561a:	e524      	b.n	8005066 <arm_radix8_butterfly_f32+0x22>
 800561c:	b01d      	add	sp, #116	@ 0x74
 800561e:	ecbd 8b10 	vpop	{d8-d15}
 8005622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005626:	bf00      	nop

08005628 <__cvt>:
 8005628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800562c:	ec57 6b10 	vmov	r6, r7, d0
 8005630:	2f00      	cmp	r7, #0
 8005632:	460c      	mov	r4, r1
 8005634:	4619      	mov	r1, r3
 8005636:	463b      	mov	r3, r7
 8005638:	bfbb      	ittet	lt
 800563a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800563e:	461f      	movlt	r7, r3
 8005640:	2300      	movge	r3, #0
 8005642:	232d      	movlt	r3, #45	@ 0x2d
 8005644:	700b      	strb	r3, [r1, #0]
 8005646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005648:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800564c:	4691      	mov	r9, r2
 800564e:	f023 0820 	bic.w	r8, r3, #32
 8005652:	bfbc      	itt	lt
 8005654:	4632      	movlt	r2, r6
 8005656:	4616      	movlt	r6, r2
 8005658:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800565c:	d005      	beq.n	800566a <__cvt+0x42>
 800565e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005662:	d100      	bne.n	8005666 <__cvt+0x3e>
 8005664:	3401      	adds	r4, #1
 8005666:	2102      	movs	r1, #2
 8005668:	e000      	b.n	800566c <__cvt+0x44>
 800566a:	2103      	movs	r1, #3
 800566c:	ab03      	add	r3, sp, #12
 800566e:	9301      	str	r3, [sp, #4]
 8005670:	ab02      	add	r3, sp, #8
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	ec47 6b10 	vmov	d0, r6, r7
 8005678:	4653      	mov	r3, sl
 800567a:	4622      	mov	r2, r4
 800567c:	f001 f870 	bl	8006760 <_dtoa_r>
 8005680:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005684:	4605      	mov	r5, r0
 8005686:	d119      	bne.n	80056bc <__cvt+0x94>
 8005688:	f019 0f01 	tst.w	r9, #1
 800568c:	d00e      	beq.n	80056ac <__cvt+0x84>
 800568e:	eb00 0904 	add.w	r9, r0, r4
 8005692:	2200      	movs	r2, #0
 8005694:	2300      	movs	r3, #0
 8005696:	4630      	mov	r0, r6
 8005698:	4639      	mov	r1, r7
 800569a:	f7fb fa75 	bl	8000b88 <__aeabi_dcmpeq>
 800569e:	b108      	cbz	r0, 80056a4 <__cvt+0x7c>
 80056a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80056a4:	2230      	movs	r2, #48	@ 0x30
 80056a6:	9b03      	ldr	r3, [sp, #12]
 80056a8:	454b      	cmp	r3, r9
 80056aa:	d31e      	bcc.n	80056ea <__cvt+0xc2>
 80056ac:	9b03      	ldr	r3, [sp, #12]
 80056ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80056b0:	1b5b      	subs	r3, r3, r5
 80056b2:	4628      	mov	r0, r5
 80056b4:	6013      	str	r3, [r2, #0]
 80056b6:	b004      	add	sp, #16
 80056b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056c0:	eb00 0904 	add.w	r9, r0, r4
 80056c4:	d1e5      	bne.n	8005692 <__cvt+0x6a>
 80056c6:	7803      	ldrb	r3, [r0, #0]
 80056c8:	2b30      	cmp	r3, #48	@ 0x30
 80056ca:	d10a      	bne.n	80056e2 <__cvt+0xba>
 80056cc:	2200      	movs	r2, #0
 80056ce:	2300      	movs	r3, #0
 80056d0:	4630      	mov	r0, r6
 80056d2:	4639      	mov	r1, r7
 80056d4:	f7fb fa58 	bl	8000b88 <__aeabi_dcmpeq>
 80056d8:	b918      	cbnz	r0, 80056e2 <__cvt+0xba>
 80056da:	f1c4 0401 	rsb	r4, r4, #1
 80056de:	f8ca 4000 	str.w	r4, [sl]
 80056e2:	f8da 3000 	ldr.w	r3, [sl]
 80056e6:	4499      	add	r9, r3
 80056e8:	e7d3      	b.n	8005692 <__cvt+0x6a>
 80056ea:	1c59      	adds	r1, r3, #1
 80056ec:	9103      	str	r1, [sp, #12]
 80056ee:	701a      	strb	r2, [r3, #0]
 80056f0:	e7d9      	b.n	80056a6 <__cvt+0x7e>

080056f2 <__exponent>:
 80056f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056f4:	2900      	cmp	r1, #0
 80056f6:	bfba      	itte	lt
 80056f8:	4249      	neglt	r1, r1
 80056fa:	232d      	movlt	r3, #45	@ 0x2d
 80056fc:	232b      	movge	r3, #43	@ 0x2b
 80056fe:	2909      	cmp	r1, #9
 8005700:	7002      	strb	r2, [r0, #0]
 8005702:	7043      	strb	r3, [r0, #1]
 8005704:	dd29      	ble.n	800575a <__exponent+0x68>
 8005706:	f10d 0307 	add.w	r3, sp, #7
 800570a:	461d      	mov	r5, r3
 800570c:	270a      	movs	r7, #10
 800570e:	461a      	mov	r2, r3
 8005710:	fbb1 f6f7 	udiv	r6, r1, r7
 8005714:	fb07 1416 	mls	r4, r7, r6, r1
 8005718:	3430      	adds	r4, #48	@ 0x30
 800571a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800571e:	460c      	mov	r4, r1
 8005720:	2c63      	cmp	r4, #99	@ 0x63
 8005722:	f103 33ff 	add.w	r3, r3, #4294967295
 8005726:	4631      	mov	r1, r6
 8005728:	dcf1      	bgt.n	800570e <__exponent+0x1c>
 800572a:	3130      	adds	r1, #48	@ 0x30
 800572c:	1e94      	subs	r4, r2, #2
 800572e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005732:	1c41      	adds	r1, r0, #1
 8005734:	4623      	mov	r3, r4
 8005736:	42ab      	cmp	r3, r5
 8005738:	d30a      	bcc.n	8005750 <__exponent+0x5e>
 800573a:	f10d 0309 	add.w	r3, sp, #9
 800573e:	1a9b      	subs	r3, r3, r2
 8005740:	42ac      	cmp	r4, r5
 8005742:	bf88      	it	hi
 8005744:	2300      	movhi	r3, #0
 8005746:	3302      	adds	r3, #2
 8005748:	4403      	add	r3, r0
 800574a:	1a18      	subs	r0, r3, r0
 800574c:	b003      	add	sp, #12
 800574e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005750:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005754:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005758:	e7ed      	b.n	8005736 <__exponent+0x44>
 800575a:	2330      	movs	r3, #48	@ 0x30
 800575c:	3130      	adds	r1, #48	@ 0x30
 800575e:	7083      	strb	r3, [r0, #2]
 8005760:	70c1      	strb	r1, [r0, #3]
 8005762:	1d03      	adds	r3, r0, #4
 8005764:	e7f1      	b.n	800574a <__exponent+0x58>
	...

08005768 <_printf_float>:
 8005768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576c:	b08d      	sub	sp, #52	@ 0x34
 800576e:	460c      	mov	r4, r1
 8005770:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005774:	4616      	mov	r6, r2
 8005776:	461f      	mov	r7, r3
 8005778:	4605      	mov	r5, r0
 800577a:	f000 fee9 	bl	8006550 <_localeconv_r>
 800577e:	6803      	ldr	r3, [r0, #0]
 8005780:	9304      	str	r3, [sp, #16]
 8005782:	4618      	mov	r0, r3
 8005784:	f7fa fdd4 	bl	8000330 <strlen>
 8005788:	2300      	movs	r3, #0
 800578a:	930a      	str	r3, [sp, #40]	@ 0x28
 800578c:	f8d8 3000 	ldr.w	r3, [r8]
 8005790:	9005      	str	r0, [sp, #20]
 8005792:	3307      	adds	r3, #7
 8005794:	f023 0307 	bic.w	r3, r3, #7
 8005798:	f103 0208 	add.w	r2, r3, #8
 800579c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80057a0:	f8d4 b000 	ldr.w	fp, [r4]
 80057a4:	f8c8 2000 	str.w	r2, [r8]
 80057a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80057b0:	9307      	str	r3, [sp, #28]
 80057b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80057b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80057ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057be:	4b9c      	ldr	r3, [pc, #624]	@ (8005a30 <_printf_float+0x2c8>)
 80057c0:	f04f 32ff 	mov.w	r2, #4294967295
 80057c4:	f7fb fa12 	bl	8000bec <__aeabi_dcmpun>
 80057c8:	bb70      	cbnz	r0, 8005828 <_printf_float+0xc0>
 80057ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ce:	4b98      	ldr	r3, [pc, #608]	@ (8005a30 <_printf_float+0x2c8>)
 80057d0:	f04f 32ff 	mov.w	r2, #4294967295
 80057d4:	f7fb f9ec 	bl	8000bb0 <__aeabi_dcmple>
 80057d8:	bb30      	cbnz	r0, 8005828 <_printf_float+0xc0>
 80057da:	2200      	movs	r2, #0
 80057dc:	2300      	movs	r3, #0
 80057de:	4640      	mov	r0, r8
 80057e0:	4649      	mov	r1, r9
 80057e2:	f7fb f9db 	bl	8000b9c <__aeabi_dcmplt>
 80057e6:	b110      	cbz	r0, 80057ee <_printf_float+0x86>
 80057e8:	232d      	movs	r3, #45	@ 0x2d
 80057ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ee:	4a91      	ldr	r2, [pc, #580]	@ (8005a34 <_printf_float+0x2cc>)
 80057f0:	4b91      	ldr	r3, [pc, #580]	@ (8005a38 <_printf_float+0x2d0>)
 80057f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80057f6:	bf8c      	ite	hi
 80057f8:	4690      	movhi	r8, r2
 80057fa:	4698      	movls	r8, r3
 80057fc:	2303      	movs	r3, #3
 80057fe:	6123      	str	r3, [r4, #16]
 8005800:	f02b 0304 	bic.w	r3, fp, #4
 8005804:	6023      	str	r3, [r4, #0]
 8005806:	f04f 0900 	mov.w	r9, #0
 800580a:	9700      	str	r7, [sp, #0]
 800580c:	4633      	mov	r3, r6
 800580e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005810:	4621      	mov	r1, r4
 8005812:	4628      	mov	r0, r5
 8005814:	f000 f9d2 	bl	8005bbc <_printf_common>
 8005818:	3001      	adds	r0, #1
 800581a:	f040 808d 	bne.w	8005938 <_printf_float+0x1d0>
 800581e:	f04f 30ff 	mov.w	r0, #4294967295
 8005822:	b00d      	add	sp, #52	@ 0x34
 8005824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005828:	4642      	mov	r2, r8
 800582a:	464b      	mov	r3, r9
 800582c:	4640      	mov	r0, r8
 800582e:	4649      	mov	r1, r9
 8005830:	f7fb f9dc 	bl	8000bec <__aeabi_dcmpun>
 8005834:	b140      	cbz	r0, 8005848 <_printf_float+0xe0>
 8005836:	464b      	mov	r3, r9
 8005838:	2b00      	cmp	r3, #0
 800583a:	bfbc      	itt	lt
 800583c:	232d      	movlt	r3, #45	@ 0x2d
 800583e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005842:	4a7e      	ldr	r2, [pc, #504]	@ (8005a3c <_printf_float+0x2d4>)
 8005844:	4b7e      	ldr	r3, [pc, #504]	@ (8005a40 <_printf_float+0x2d8>)
 8005846:	e7d4      	b.n	80057f2 <_printf_float+0x8a>
 8005848:	6863      	ldr	r3, [r4, #4]
 800584a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800584e:	9206      	str	r2, [sp, #24]
 8005850:	1c5a      	adds	r2, r3, #1
 8005852:	d13b      	bne.n	80058cc <_printf_float+0x164>
 8005854:	2306      	movs	r3, #6
 8005856:	6063      	str	r3, [r4, #4]
 8005858:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800585c:	2300      	movs	r3, #0
 800585e:	6022      	str	r2, [r4, #0]
 8005860:	9303      	str	r3, [sp, #12]
 8005862:	ab0a      	add	r3, sp, #40	@ 0x28
 8005864:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005868:	ab09      	add	r3, sp, #36	@ 0x24
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	6861      	ldr	r1, [r4, #4]
 800586e:	ec49 8b10 	vmov	d0, r8, r9
 8005872:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005876:	4628      	mov	r0, r5
 8005878:	f7ff fed6 	bl	8005628 <__cvt>
 800587c:	9b06      	ldr	r3, [sp, #24]
 800587e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005880:	2b47      	cmp	r3, #71	@ 0x47
 8005882:	4680      	mov	r8, r0
 8005884:	d129      	bne.n	80058da <_printf_float+0x172>
 8005886:	1cc8      	adds	r0, r1, #3
 8005888:	db02      	blt.n	8005890 <_printf_float+0x128>
 800588a:	6863      	ldr	r3, [r4, #4]
 800588c:	4299      	cmp	r1, r3
 800588e:	dd41      	ble.n	8005914 <_printf_float+0x1ac>
 8005890:	f1aa 0a02 	sub.w	sl, sl, #2
 8005894:	fa5f fa8a 	uxtb.w	sl, sl
 8005898:	3901      	subs	r1, #1
 800589a:	4652      	mov	r2, sl
 800589c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80058a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80058a2:	f7ff ff26 	bl	80056f2 <__exponent>
 80058a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80058a8:	1813      	adds	r3, r2, r0
 80058aa:	2a01      	cmp	r2, #1
 80058ac:	4681      	mov	r9, r0
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	dc02      	bgt.n	80058b8 <_printf_float+0x150>
 80058b2:	6822      	ldr	r2, [r4, #0]
 80058b4:	07d2      	lsls	r2, r2, #31
 80058b6:	d501      	bpl.n	80058bc <_printf_float+0x154>
 80058b8:	3301      	adds	r3, #1
 80058ba:	6123      	str	r3, [r4, #16]
 80058bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0a2      	beq.n	800580a <_printf_float+0xa2>
 80058c4:	232d      	movs	r3, #45	@ 0x2d
 80058c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058ca:	e79e      	b.n	800580a <_printf_float+0xa2>
 80058cc:	9a06      	ldr	r2, [sp, #24]
 80058ce:	2a47      	cmp	r2, #71	@ 0x47
 80058d0:	d1c2      	bne.n	8005858 <_printf_float+0xf0>
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1c0      	bne.n	8005858 <_printf_float+0xf0>
 80058d6:	2301      	movs	r3, #1
 80058d8:	e7bd      	b.n	8005856 <_printf_float+0xee>
 80058da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80058de:	d9db      	bls.n	8005898 <_printf_float+0x130>
 80058e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80058e4:	d118      	bne.n	8005918 <_printf_float+0x1b0>
 80058e6:	2900      	cmp	r1, #0
 80058e8:	6863      	ldr	r3, [r4, #4]
 80058ea:	dd0b      	ble.n	8005904 <_printf_float+0x19c>
 80058ec:	6121      	str	r1, [r4, #16]
 80058ee:	b913      	cbnz	r3, 80058f6 <_printf_float+0x18e>
 80058f0:	6822      	ldr	r2, [r4, #0]
 80058f2:	07d0      	lsls	r0, r2, #31
 80058f4:	d502      	bpl.n	80058fc <_printf_float+0x194>
 80058f6:	3301      	adds	r3, #1
 80058f8:	440b      	add	r3, r1
 80058fa:	6123      	str	r3, [r4, #16]
 80058fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80058fe:	f04f 0900 	mov.w	r9, #0
 8005902:	e7db      	b.n	80058bc <_printf_float+0x154>
 8005904:	b913      	cbnz	r3, 800590c <_printf_float+0x1a4>
 8005906:	6822      	ldr	r2, [r4, #0]
 8005908:	07d2      	lsls	r2, r2, #31
 800590a:	d501      	bpl.n	8005910 <_printf_float+0x1a8>
 800590c:	3302      	adds	r3, #2
 800590e:	e7f4      	b.n	80058fa <_printf_float+0x192>
 8005910:	2301      	movs	r3, #1
 8005912:	e7f2      	b.n	80058fa <_printf_float+0x192>
 8005914:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005918:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800591a:	4299      	cmp	r1, r3
 800591c:	db05      	blt.n	800592a <_printf_float+0x1c2>
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	6121      	str	r1, [r4, #16]
 8005922:	07d8      	lsls	r0, r3, #31
 8005924:	d5ea      	bpl.n	80058fc <_printf_float+0x194>
 8005926:	1c4b      	adds	r3, r1, #1
 8005928:	e7e7      	b.n	80058fa <_printf_float+0x192>
 800592a:	2900      	cmp	r1, #0
 800592c:	bfd4      	ite	le
 800592e:	f1c1 0202 	rsble	r2, r1, #2
 8005932:	2201      	movgt	r2, #1
 8005934:	4413      	add	r3, r2
 8005936:	e7e0      	b.n	80058fa <_printf_float+0x192>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	055a      	lsls	r2, r3, #21
 800593c:	d407      	bmi.n	800594e <_printf_float+0x1e6>
 800593e:	6923      	ldr	r3, [r4, #16]
 8005940:	4642      	mov	r2, r8
 8005942:	4631      	mov	r1, r6
 8005944:	4628      	mov	r0, r5
 8005946:	47b8      	blx	r7
 8005948:	3001      	adds	r0, #1
 800594a:	d12b      	bne.n	80059a4 <_printf_float+0x23c>
 800594c:	e767      	b.n	800581e <_printf_float+0xb6>
 800594e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005952:	f240 80dd 	bls.w	8005b10 <_printf_float+0x3a8>
 8005956:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800595a:	2200      	movs	r2, #0
 800595c:	2300      	movs	r3, #0
 800595e:	f7fb f913 	bl	8000b88 <__aeabi_dcmpeq>
 8005962:	2800      	cmp	r0, #0
 8005964:	d033      	beq.n	80059ce <_printf_float+0x266>
 8005966:	4a37      	ldr	r2, [pc, #220]	@ (8005a44 <_printf_float+0x2dc>)
 8005968:	2301      	movs	r3, #1
 800596a:	4631      	mov	r1, r6
 800596c:	4628      	mov	r0, r5
 800596e:	47b8      	blx	r7
 8005970:	3001      	adds	r0, #1
 8005972:	f43f af54 	beq.w	800581e <_printf_float+0xb6>
 8005976:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800597a:	4543      	cmp	r3, r8
 800597c:	db02      	blt.n	8005984 <_printf_float+0x21c>
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	07d8      	lsls	r0, r3, #31
 8005982:	d50f      	bpl.n	80059a4 <_printf_float+0x23c>
 8005984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005988:	4631      	mov	r1, r6
 800598a:	4628      	mov	r0, r5
 800598c:	47b8      	blx	r7
 800598e:	3001      	adds	r0, #1
 8005990:	f43f af45 	beq.w	800581e <_printf_float+0xb6>
 8005994:	f04f 0900 	mov.w	r9, #0
 8005998:	f108 38ff 	add.w	r8, r8, #4294967295
 800599c:	f104 0a1a 	add.w	sl, r4, #26
 80059a0:	45c8      	cmp	r8, r9
 80059a2:	dc09      	bgt.n	80059b8 <_printf_float+0x250>
 80059a4:	6823      	ldr	r3, [r4, #0]
 80059a6:	079b      	lsls	r3, r3, #30
 80059a8:	f100 8103 	bmi.w	8005bb2 <_printf_float+0x44a>
 80059ac:	68e0      	ldr	r0, [r4, #12]
 80059ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059b0:	4298      	cmp	r0, r3
 80059b2:	bfb8      	it	lt
 80059b4:	4618      	movlt	r0, r3
 80059b6:	e734      	b.n	8005822 <_printf_float+0xba>
 80059b8:	2301      	movs	r3, #1
 80059ba:	4652      	mov	r2, sl
 80059bc:	4631      	mov	r1, r6
 80059be:	4628      	mov	r0, r5
 80059c0:	47b8      	blx	r7
 80059c2:	3001      	adds	r0, #1
 80059c4:	f43f af2b 	beq.w	800581e <_printf_float+0xb6>
 80059c8:	f109 0901 	add.w	r9, r9, #1
 80059cc:	e7e8      	b.n	80059a0 <_printf_float+0x238>
 80059ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	dc39      	bgt.n	8005a48 <_printf_float+0x2e0>
 80059d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a44 <_printf_float+0x2dc>)
 80059d6:	2301      	movs	r3, #1
 80059d8:	4631      	mov	r1, r6
 80059da:	4628      	mov	r0, r5
 80059dc:	47b8      	blx	r7
 80059de:	3001      	adds	r0, #1
 80059e0:	f43f af1d 	beq.w	800581e <_printf_float+0xb6>
 80059e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80059e8:	ea59 0303 	orrs.w	r3, r9, r3
 80059ec:	d102      	bne.n	80059f4 <_printf_float+0x28c>
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	07d9      	lsls	r1, r3, #31
 80059f2:	d5d7      	bpl.n	80059a4 <_printf_float+0x23c>
 80059f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059f8:	4631      	mov	r1, r6
 80059fa:	4628      	mov	r0, r5
 80059fc:	47b8      	blx	r7
 80059fe:	3001      	adds	r0, #1
 8005a00:	f43f af0d 	beq.w	800581e <_printf_float+0xb6>
 8005a04:	f04f 0a00 	mov.w	sl, #0
 8005a08:	f104 0b1a 	add.w	fp, r4, #26
 8005a0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a0e:	425b      	negs	r3, r3
 8005a10:	4553      	cmp	r3, sl
 8005a12:	dc01      	bgt.n	8005a18 <_printf_float+0x2b0>
 8005a14:	464b      	mov	r3, r9
 8005a16:	e793      	b.n	8005940 <_printf_float+0x1d8>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	465a      	mov	r2, fp
 8005a1c:	4631      	mov	r1, r6
 8005a1e:	4628      	mov	r0, r5
 8005a20:	47b8      	blx	r7
 8005a22:	3001      	adds	r0, #1
 8005a24:	f43f aefb 	beq.w	800581e <_printf_float+0xb6>
 8005a28:	f10a 0a01 	add.w	sl, sl, #1
 8005a2c:	e7ee      	b.n	8005a0c <_printf_float+0x2a4>
 8005a2e:	bf00      	nop
 8005a30:	7fefffff 	.word	0x7fefffff
 8005a34:	0800dc64 	.word	0x0800dc64
 8005a38:	0800dc60 	.word	0x0800dc60
 8005a3c:	0800dc6c 	.word	0x0800dc6c
 8005a40:	0800dc68 	.word	0x0800dc68
 8005a44:	0800dc70 	.word	0x0800dc70
 8005a48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a4e:	4553      	cmp	r3, sl
 8005a50:	bfa8      	it	ge
 8005a52:	4653      	movge	r3, sl
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	4699      	mov	r9, r3
 8005a58:	dc36      	bgt.n	8005ac8 <_printf_float+0x360>
 8005a5a:	f04f 0b00 	mov.w	fp, #0
 8005a5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a62:	f104 021a 	add.w	r2, r4, #26
 8005a66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a68:	9306      	str	r3, [sp, #24]
 8005a6a:	eba3 0309 	sub.w	r3, r3, r9
 8005a6e:	455b      	cmp	r3, fp
 8005a70:	dc31      	bgt.n	8005ad6 <_printf_float+0x36e>
 8005a72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a74:	459a      	cmp	sl, r3
 8005a76:	dc3a      	bgt.n	8005aee <_printf_float+0x386>
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	07da      	lsls	r2, r3, #31
 8005a7c:	d437      	bmi.n	8005aee <_printf_float+0x386>
 8005a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a80:	ebaa 0903 	sub.w	r9, sl, r3
 8005a84:	9b06      	ldr	r3, [sp, #24]
 8005a86:	ebaa 0303 	sub.w	r3, sl, r3
 8005a8a:	4599      	cmp	r9, r3
 8005a8c:	bfa8      	it	ge
 8005a8e:	4699      	movge	r9, r3
 8005a90:	f1b9 0f00 	cmp.w	r9, #0
 8005a94:	dc33      	bgt.n	8005afe <_printf_float+0x396>
 8005a96:	f04f 0800 	mov.w	r8, #0
 8005a9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a9e:	f104 0b1a 	add.w	fp, r4, #26
 8005aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aa4:	ebaa 0303 	sub.w	r3, sl, r3
 8005aa8:	eba3 0309 	sub.w	r3, r3, r9
 8005aac:	4543      	cmp	r3, r8
 8005aae:	f77f af79 	ble.w	80059a4 <_printf_float+0x23c>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	465a      	mov	r2, fp
 8005ab6:	4631      	mov	r1, r6
 8005ab8:	4628      	mov	r0, r5
 8005aba:	47b8      	blx	r7
 8005abc:	3001      	adds	r0, #1
 8005abe:	f43f aeae 	beq.w	800581e <_printf_float+0xb6>
 8005ac2:	f108 0801 	add.w	r8, r8, #1
 8005ac6:	e7ec      	b.n	8005aa2 <_printf_float+0x33a>
 8005ac8:	4642      	mov	r2, r8
 8005aca:	4631      	mov	r1, r6
 8005acc:	4628      	mov	r0, r5
 8005ace:	47b8      	blx	r7
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	d1c2      	bne.n	8005a5a <_printf_float+0x2f2>
 8005ad4:	e6a3      	b.n	800581e <_printf_float+0xb6>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	4631      	mov	r1, r6
 8005ada:	4628      	mov	r0, r5
 8005adc:	9206      	str	r2, [sp, #24]
 8005ade:	47b8      	blx	r7
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	f43f ae9c 	beq.w	800581e <_printf_float+0xb6>
 8005ae6:	9a06      	ldr	r2, [sp, #24]
 8005ae8:	f10b 0b01 	add.w	fp, fp, #1
 8005aec:	e7bb      	b.n	8005a66 <_printf_float+0x2fe>
 8005aee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005af2:	4631      	mov	r1, r6
 8005af4:	4628      	mov	r0, r5
 8005af6:	47b8      	blx	r7
 8005af8:	3001      	adds	r0, #1
 8005afa:	d1c0      	bne.n	8005a7e <_printf_float+0x316>
 8005afc:	e68f      	b.n	800581e <_printf_float+0xb6>
 8005afe:	9a06      	ldr	r2, [sp, #24]
 8005b00:	464b      	mov	r3, r9
 8005b02:	4442      	add	r2, r8
 8005b04:	4631      	mov	r1, r6
 8005b06:	4628      	mov	r0, r5
 8005b08:	47b8      	blx	r7
 8005b0a:	3001      	adds	r0, #1
 8005b0c:	d1c3      	bne.n	8005a96 <_printf_float+0x32e>
 8005b0e:	e686      	b.n	800581e <_printf_float+0xb6>
 8005b10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b14:	f1ba 0f01 	cmp.w	sl, #1
 8005b18:	dc01      	bgt.n	8005b1e <_printf_float+0x3b6>
 8005b1a:	07db      	lsls	r3, r3, #31
 8005b1c:	d536      	bpl.n	8005b8c <_printf_float+0x424>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	4642      	mov	r2, r8
 8005b22:	4631      	mov	r1, r6
 8005b24:	4628      	mov	r0, r5
 8005b26:	47b8      	blx	r7
 8005b28:	3001      	adds	r0, #1
 8005b2a:	f43f ae78 	beq.w	800581e <_printf_float+0xb6>
 8005b2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b32:	4631      	mov	r1, r6
 8005b34:	4628      	mov	r0, r5
 8005b36:	47b8      	blx	r7
 8005b38:	3001      	adds	r0, #1
 8005b3a:	f43f ae70 	beq.w	800581e <_printf_float+0xb6>
 8005b3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b42:	2200      	movs	r2, #0
 8005b44:	2300      	movs	r3, #0
 8005b46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b4a:	f7fb f81d 	bl	8000b88 <__aeabi_dcmpeq>
 8005b4e:	b9c0      	cbnz	r0, 8005b82 <_printf_float+0x41a>
 8005b50:	4653      	mov	r3, sl
 8005b52:	f108 0201 	add.w	r2, r8, #1
 8005b56:	4631      	mov	r1, r6
 8005b58:	4628      	mov	r0, r5
 8005b5a:	47b8      	blx	r7
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	d10c      	bne.n	8005b7a <_printf_float+0x412>
 8005b60:	e65d      	b.n	800581e <_printf_float+0xb6>
 8005b62:	2301      	movs	r3, #1
 8005b64:	465a      	mov	r2, fp
 8005b66:	4631      	mov	r1, r6
 8005b68:	4628      	mov	r0, r5
 8005b6a:	47b8      	blx	r7
 8005b6c:	3001      	adds	r0, #1
 8005b6e:	f43f ae56 	beq.w	800581e <_printf_float+0xb6>
 8005b72:	f108 0801 	add.w	r8, r8, #1
 8005b76:	45d0      	cmp	r8, sl
 8005b78:	dbf3      	blt.n	8005b62 <_printf_float+0x3fa>
 8005b7a:	464b      	mov	r3, r9
 8005b7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005b80:	e6df      	b.n	8005942 <_printf_float+0x1da>
 8005b82:	f04f 0800 	mov.w	r8, #0
 8005b86:	f104 0b1a 	add.w	fp, r4, #26
 8005b8a:	e7f4      	b.n	8005b76 <_printf_float+0x40e>
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	4642      	mov	r2, r8
 8005b90:	e7e1      	b.n	8005b56 <_printf_float+0x3ee>
 8005b92:	2301      	movs	r3, #1
 8005b94:	464a      	mov	r2, r9
 8005b96:	4631      	mov	r1, r6
 8005b98:	4628      	mov	r0, r5
 8005b9a:	47b8      	blx	r7
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	f43f ae3e 	beq.w	800581e <_printf_float+0xb6>
 8005ba2:	f108 0801 	add.w	r8, r8, #1
 8005ba6:	68e3      	ldr	r3, [r4, #12]
 8005ba8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005baa:	1a5b      	subs	r3, r3, r1
 8005bac:	4543      	cmp	r3, r8
 8005bae:	dcf0      	bgt.n	8005b92 <_printf_float+0x42a>
 8005bb0:	e6fc      	b.n	80059ac <_printf_float+0x244>
 8005bb2:	f04f 0800 	mov.w	r8, #0
 8005bb6:	f104 0919 	add.w	r9, r4, #25
 8005bba:	e7f4      	b.n	8005ba6 <_printf_float+0x43e>

08005bbc <_printf_common>:
 8005bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc0:	4616      	mov	r6, r2
 8005bc2:	4698      	mov	r8, r3
 8005bc4:	688a      	ldr	r2, [r1, #8]
 8005bc6:	690b      	ldr	r3, [r1, #16]
 8005bc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	bfb8      	it	lt
 8005bd0:	4613      	movlt	r3, r2
 8005bd2:	6033      	str	r3, [r6, #0]
 8005bd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005bd8:	4607      	mov	r7, r0
 8005bda:	460c      	mov	r4, r1
 8005bdc:	b10a      	cbz	r2, 8005be2 <_printf_common+0x26>
 8005bde:	3301      	adds	r3, #1
 8005be0:	6033      	str	r3, [r6, #0]
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	0699      	lsls	r1, r3, #26
 8005be6:	bf42      	ittt	mi
 8005be8:	6833      	ldrmi	r3, [r6, #0]
 8005bea:	3302      	addmi	r3, #2
 8005bec:	6033      	strmi	r3, [r6, #0]
 8005bee:	6825      	ldr	r5, [r4, #0]
 8005bf0:	f015 0506 	ands.w	r5, r5, #6
 8005bf4:	d106      	bne.n	8005c04 <_printf_common+0x48>
 8005bf6:	f104 0a19 	add.w	sl, r4, #25
 8005bfa:	68e3      	ldr	r3, [r4, #12]
 8005bfc:	6832      	ldr	r2, [r6, #0]
 8005bfe:	1a9b      	subs	r3, r3, r2
 8005c00:	42ab      	cmp	r3, r5
 8005c02:	dc26      	bgt.n	8005c52 <_printf_common+0x96>
 8005c04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c08:	6822      	ldr	r2, [r4, #0]
 8005c0a:	3b00      	subs	r3, #0
 8005c0c:	bf18      	it	ne
 8005c0e:	2301      	movne	r3, #1
 8005c10:	0692      	lsls	r2, r2, #26
 8005c12:	d42b      	bmi.n	8005c6c <_printf_common+0xb0>
 8005c14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c18:	4641      	mov	r1, r8
 8005c1a:	4638      	mov	r0, r7
 8005c1c:	47c8      	blx	r9
 8005c1e:	3001      	adds	r0, #1
 8005c20:	d01e      	beq.n	8005c60 <_printf_common+0xa4>
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	6922      	ldr	r2, [r4, #16]
 8005c26:	f003 0306 	and.w	r3, r3, #6
 8005c2a:	2b04      	cmp	r3, #4
 8005c2c:	bf02      	ittt	eq
 8005c2e:	68e5      	ldreq	r5, [r4, #12]
 8005c30:	6833      	ldreq	r3, [r6, #0]
 8005c32:	1aed      	subeq	r5, r5, r3
 8005c34:	68a3      	ldr	r3, [r4, #8]
 8005c36:	bf0c      	ite	eq
 8005c38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c3c:	2500      	movne	r5, #0
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	bfc4      	itt	gt
 8005c42:	1a9b      	subgt	r3, r3, r2
 8005c44:	18ed      	addgt	r5, r5, r3
 8005c46:	2600      	movs	r6, #0
 8005c48:	341a      	adds	r4, #26
 8005c4a:	42b5      	cmp	r5, r6
 8005c4c:	d11a      	bne.n	8005c84 <_printf_common+0xc8>
 8005c4e:	2000      	movs	r0, #0
 8005c50:	e008      	b.n	8005c64 <_printf_common+0xa8>
 8005c52:	2301      	movs	r3, #1
 8005c54:	4652      	mov	r2, sl
 8005c56:	4641      	mov	r1, r8
 8005c58:	4638      	mov	r0, r7
 8005c5a:	47c8      	blx	r9
 8005c5c:	3001      	adds	r0, #1
 8005c5e:	d103      	bne.n	8005c68 <_printf_common+0xac>
 8005c60:	f04f 30ff 	mov.w	r0, #4294967295
 8005c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c68:	3501      	adds	r5, #1
 8005c6a:	e7c6      	b.n	8005bfa <_printf_common+0x3e>
 8005c6c:	18e1      	adds	r1, r4, r3
 8005c6e:	1c5a      	adds	r2, r3, #1
 8005c70:	2030      	movs	r0, #48	@ 0x30
 8005c72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c76:	4422      	add	r2, r4
 8005c78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c80:	3302      	adds	r3, #2
 8005c82:	e7c7      	b.n	8005c14 <_printf_common+0x58>
 8005c84:	2301      	movs	r3, #1
 8005c86:	4622      	mov	r2, r4
 8005c88:	4641      	mov	r1, r8
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	47c8      	blx	r9
 8005c8e:	3001      	adds	r0, #1
 8005c90:	d0e6      	beq.n	8005c60 <_printf_common+0xa4>
 8005c92:	3601      	adds	r6, #1
 8005c94:	e7d9      	b.n	8005c4a <_printf_common+0x8e>
	...

08005c98 <_printf_i>:
 8005c98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	7e0f      	ldrb	r7, [r1, #24]
 8005c9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ca0:	2f78      	cmp	r7, #120	@ 0x78
 8005ca2:	4691      	mov	r9, r2
 8005ca4:	4680      	mov	r8, r0
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	469a      	mov	sl, r3
 8005caa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005cae:	d807      	bhi.n	8005cc0 <_printf_i+0x28>
 8005cb0:	2f62      	cmp	r7, #98	@ 0x62
 8005cb2:	d80a      	bhi.n	8005cca <_printf_i+0x32>
 8005cb4:	2f00      	cmp	r7, #0
 8005cb6:	f000 80d1 	beq.w	8005e5c <_printf_i+0x1c4>
 8005cba:	2f58      	cmp	r7, #88	@ 0x58
 8005cbc:	f000 80b8 	beq.w	8005e30 <_printf_i+0x198>
 8005cc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005cc8:	e03a      	b.n	8005d40 <_printf_i+0xa8>
 8005cca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005cce:	2b15      	cmp	r3, #21
 8005cd0:	d8f6      	bhi.n	8005cc0 <_printf_i+0x28>
 8005cd2:	a101      	add	r1, pc, #4	@ (adr r1, 8005cd8 <_printf_i+0x40>)
 8005cd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cd8:	08005d31 	.word	0x08005d31
 8005cdc:	08005d45 	.word	0x08005d45
 8005ce0:	08005cc1 	.word	0x08005cc1
 8005ce4:	08005cc1 	.word	0x08005cc1
 8005ce8:	08005cc1 	.word	0x08005cc1
 8005cec:	08005cc1 	.word	0x08005cc1
 8005cf0:	08005d45 	.word	0x08005d45
 8005cf4:	08005cc1 	.word	0x08005cc1
 8005cf8:	08005cc1 	.word	0x08005cc1
 8005cfc:	08005cc1 	.word	0x08005cc1
 8005d00:	08005cc1 	.word	0x08005cc1
 8005d04:	08005e43 	.word	0x08005e43
 8005d08:	08005d6f 	.word	0x08005d6f
 8005d0c:	08005dfd 	.word	0x08005dfd
 8005d10:	08005cc1 	.word	0x08005cc1
 8005d14:	08005cc1 	.word	0x08005cc1
 8005d18:	08005e65 	.word	0x08005e65
 8005d1c:	08005cc1 	.word	0x08005cc1
 8005d20:	08005d6f 	.word	0x08005d6f
 8005d24:	08005cc1 	.word	0x08005cc1
 8005d28:	08005cc1 	.word	0x08005cc1
 8005d2c:	08005e05 	.word	0x08005e05
 8005d30:	6833      	ldr	r3, [r6, #0]
 8005d32:	1d1a      	adds	r2, r3, #4
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6032      	str	r2, [r6, #0]
 8005d38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d40:	2301      	movs	r3, #1
 8005d42:	e09c      	b.n	8005e7e <_printf_i+0x1e6>
 8005d44:	6833      	ldr	r3, [r6, #0]
 8005d46:	6820      	ldr	r0, [r4, #0]
 8005d48:	1d19      	adds	r1, r3, #4
 8005d4a:	6031      	str	r1, [r6, #0]
 8005d4c:	0606      	lsls	r6, r0, #24
 8005d4e:	d501      	bpl.n	8005d54 <_printf_i+0xbc>
 8005d50:	681d      	ldr	r5, [r3, #0]
 8005d52:	e003      	b.n	8005d5c <_printf_i+0xc4>
 8005d54:	0645      	lsls	r5, r0, #25
 8005d56:	d5fb      	bpl.n	8005d50 <_printf_i+0xb8>
 8005d58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d5c:	2d00      	cmp	r5, #0
 8005d5e:	da03      	bge.n	8005d68 <_printf_i+0xd0>
 8005d60:	232d      	movs	r3, #45	@ 0x2d
 8005d62:	426d      	negs	r5, r5
 8005d64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d68:	4858      	ldr	r0, [pc, #352]	@ (8005ecc <_printf_i+0x234>)
 8005d6a:	230a      	movs	r3, #10
 8005d6c:	e011      	b.n	8005d92 <_printf_i+0xfa>
 8005d6e:	6821      	ldr	r1, [r4, #0]
 8005d70:	6833      	ldr	r3, [r6, #0]
 8005d72:	0608      	lsls	r0, r1, #24
 8005d74:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d78:	d402      	bmi.n	8005d80 <_printf_i+0xe8>
 8005d7a:	0649      	lsls	r1, r1, #25
 8005d7c:	bf48      	it	mi
 8005d7e:	b2ad      	uxthmi	r5, r5
 8005d80:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d82:	4852      	ldr	r0, [pc, #328]	@ (8005ecc <_printf_i+0x234>)
 8005d84:	6033      	str	r3, [r6, #0]
 8005d86:	bf14      	ite	ne
 8005d88:	230a      	movne	r3, #10
 8005d8a:	2308      	moveq	r3, #8
 8005d8c:	2100      	movs	r1, #0
 8005d8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d92:	6866      	ldr	r6, [r4, #4]
 8005d94:	60a6      	str	r6, [r4, #8]
 8005d96:	2e00      	cmp	r6, #0
 8005d98:	db05      	blt.n	8005da6 <_printf_i+0x10e>
 8005d9a:	6821      	ldr	r1, [r4, #0]
 8005d9c:	432e      	orrs	r6, r5
 8005d9e:	f021 0104 	bic.w	r1, r1, #4
 8005da2:	6021      	str	r1, [r4, #0]
 8005da4:	d04b      	beq.n	8005e3e <_printf_i+0x1a6>
 8005da6:	4616      	mov	r6, r2
 8005da8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005dac:	fb03 5711 	mls	r7, r3, r1, r5
 8005db0:	5dc7      	ldrb	r7, [r0, r7]
 8005db2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005db6:	462f      	mov	r7, r5
 8005db8:	42bb      	cmp	r3, r7
 8005dba:	460d      	mov	r5, r1
 8005dbc:	d9f4      	bls.n	8005da8 <_printf_i+0x110>
 8005dbe:	2b08      	cmp	r3, #8
 8005dc0:	d10b      	bne.n	8005dda <_printf_i+0x142>
 8005dc2:	6823      	ldr	r3, [r4, #0]
 8005dc4:	07df      	lsls	r7, r3, #31
 8005dc6:	d508      	bpl.n	8005dda <_printf_i+0x142>
 8005dc8:	6923      	ldr	r3, [r4, #16]
 8005dca:	6861      	ldr	r1, [r4, #4]
 8005dcc:	4299      	cmp	r1, r3
 8005dce:	bfde      	ittt	le
 8005dd0:	2330      	movle	r3, #48	@ 0x30
 8005dd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dda:	1b92      	subs	r2, r2, r6
 8005ddc:	6122      	str	r2, [r4, #16]
 8005dde:	f8cd a000 	str.w	sl, [sp]
 8005de2:	464b      	mov	r3, r9
 8005de4:	aa03      	add	r2, sp, #12
 8005de6:	4621      	mov	r1, r4
 8005de8:	4640      	mov	r0, r8
 8005dea:	f7ff fee7 	bl	8005bbc <_printf_common>
 8005dee:	3001      	adds	r0, #1
 8005df0:	d14a      	bne.n	8005e88 <_printf_i+0x1f0>
 8005df2:	f04f 30ff 	mov.w	r0, #4294967295
 8005df6:	b004      	add	sp, #16
 8005df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dfc:	6823      	ldr	r3, [r4, #0]
 8005dfe:	f043 0320 	orr.w	r3, r3, #32
 8005e02:	6023      	str	r3, [r4, #0]
 8005e04:	4832      	ldr	r0, [pc, #200]	@ (8005ed0 <_printf_i+0x238>)
 8005e06:	2778      	movs	r7, #120	@ 0x78
 8005e08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e0c:	6823      	ldr	r3, [r4, #0]
 8005e0e:	6831      	ldr	r1, [r6, #0]
 8005e10:	061f      	lsls	r7, r3, #24
 8005e12:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e16:	d402      	bmi.n	8005e1e <_printf_i+0x186>
 8005e18:	065f      	lsls	r7, r3, #25
 8005e1a:	bf48      	it	mi
 8005e1c:	b2ad      	uxthmi	r5, r5
 8005e1e:	6031      	str	r1, [r6, #0]
 8005e20:	07d9      	lsls	r1, r3, #31
 8005e22:	bf44      	itt	mi
 8005e24:	f043 0320 	orrmi.w	r3, r3, #32
 8005e28:	6023      	strmi	r3, [r4, #0]
 8005e2a:	b11d      	cbz	r5, 8005e34 <_printf_i+0x19c>
 8005e2c:	2310      	movs	r3, #16
 8005e2e:	e7ad      	b.n	8005d8c <_printf_i+0xf4>
 8005e30:	4826      	ldr	r0, [pc, #152]	@ (8005ecc <_printf_i+0x234>)
 8005e32:	e7e9      	b.n	8005e08 <_printf_i+0x170>
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	f023 0320 	bic.w	r3, r3, #32
 8005e3a:	6023      	str	r3, [r4, #0]
 8005e3c:	e7f6      	b.n	8005e2c <_printf_i+0x194>
 8005e3e:	4616      	mov	r6, r2
 8005e40:	e7bd      	b.n	8005dbe <_printf_i+0x126>
 8005e42:	6833      	ldr	r3, [r6, #0]
 8005e44:	6825      	ldr	r5, [r4, #0]
 8005e46:	6961      	ldr	r1, [r4, #20]
 8005e48:	1d18      	adds	r0, r3, #4
 8005e4a:	6030      	str	r0, [r6, #0]
 8005e4c:	062e      	lsls	r6, r5, #24
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	d501      	bpl.n	8005e56 <_printf_i+0x1be>
 8005e52:	6019      	str	r1, [r3, #0]
 8005e54:	e002      	b.n	8005e5c <_printf_i+0x1c4>
 8005e56:	0668      	lsls	r0, r5, #25
 8005e58:	d5fb      	bpl.n	8005e52 <_printf_i+0x1ba>
 8005e5a:	8019      	strh	r1, [r3, #0]
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	6123      	str	r3, [r4, #16]
 8005e60:	4616      	mov	r6, r2
 8005e62:	e7bc      	b.n	8005dde <_printf_i+0x146>
 8005e64:	6833      	ldr	r3, [r6, #0]
 8005e66:	1d1a      	adds	r2, r3, #4
 8005e68:	6032      	str	r2, [r6, #0]
 8005e6a:	681e      	ldr	r6, [r3, #0]
 8005e6c:	6862      	ldr	r2, [r4, #4]
 8005e6e:	2100      	movs	r1, #0
 8005e70:	4630      	mov	r0, r6
 8005e72:	f7fa fa0d 	bl	8000290 <memchr>
 8005e76:	b108      	cbz	r0, 8005e7c <_printf_i+0x1e4>
 8005e78:	1b80      	subs	r0, r0, r6
 8005e7a:	6060      	str	r0, [r4, #4]
 8005e7c:	6863      	ldr	r3, [r4, #4]
 8005e7e:	6123      	str	r3, [r4, #16]
 8005e80:	2300      	movs	r3, #0
 8005e82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e86:	e7aa      	b.n	8005dde <_printf_i+0x146>
 8005e88:	6923      	ldr	r3, [r4, #16]
 8005e8a:	4632      	mov	r2, r6
 8005e8c:	4649      	mov	r1, r9
 8005e8e:	4640      	mov	r0, r8
 8005e90:	47d0      	blx	sl
 8005e92:	3001      	adds	r0, #1
 8005e94:	d0ad      	beq.n	8005df2 <_printf_i+0x15a>
 8005e96:	6823      	ldr	r3, [r4, #0]
 8005e98:	079b      	lsls	r3, r3, #30
 8005e9a:	d413      	bmi.n	8005ec4 <_printf_i+0x22c>
 8005e9c:	68e0      	ldr	r0, [r4, #12]
 8005e9e:	9b03      	ldr	r3, [sp, #12]
 8005ea0:	4298      	cmp	r0, r3
 8005ea2:	bfb8      	it	lt
 8005ea4:	4618      	movlt	r0, r3
 8005ea6:	e7a6      	b.n	8005df6 <_printf_i+0x15e>
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	4632      	mov	r2, r6
 8005eac:	4649      	mov	r1, r9
 8005eae:	4640      	mov	r0, r8
 8005eb0:	47d0      	blx	sl
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	d09d      	beq.n	8005df2 <_printf_i+0x15a>
 8005eb6:	3501      	adds	r5, #1
 8005eb8:	68e3      	ldr	r3, [r4, #12]
 8005eba:	9903      	ldr	r1, [sp, #12]
 8005ebc:	1a5b      	subs	r3, r3, r1
 8005ebe:	42ab      	cmp	r3, r5
 8005ec0:	dcf2      	bgt.n	8005ea8 <_printf_i+0x210>
 8005ec2:	e7eb      	b.n	8005e9c <_printf_i+0x204>
 8005ec4:	2500      	movs	r5, #0
 8005ec6:	f104 0619 	add.w	r6, r4, #25
 8005eca:	e7f5      	b.n	8005eb8 <_printf_i+0x220>
 8005ecc:	0800dc72 	.word	0x0800dc72
 8005ed0:	0800dc83 	.word	0x0800dc83

08005ed4 <_scanf_float>:
 8005ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed8:	b087      	sub	sp, #28
 8005eda:	4691      	mov	r9, r2
 8005edc:	9303      	str	r3, [sp, #12]
 8005ede:	688b      	ldr	r3, [r1, #8]
 8005ee0:	1e5a      	subs	r2, r3, #1
 8005ee2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005ee6:	bf81      	itttt	hi
 8005ee8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005eec:	eb03 0b05 	addhi.w	fp, r3, r5
 8005ef0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005ef4:	608b      	strhi	r3, [r1, #8]
 8005ef6:	680b      	ldr	r3, [r1, #0]
 8005ef8:	460a      	mov	r2, r1
 8005efa:	f04f 0500 	mov.w	r5, #0
 8005efe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005f02:	f842 3b1c 	str.w	r3, [r2], #28
 8005f06:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005f0a:	4680      	mov	r8, r0
 8005f0c:	460c      	mov	r4, r1
 8005f0e:	bf98      	it	ls
 8005f10:	f04f 0b00 	movls.w	fp, #0
 8005f14:	9201      	str	r2, [sp, #4]
 8005f16:	4616      	mov	r6, r2
 8005f18:	46aa      	mov	sl, r5
 8005f1a:	462f      	mov	r7, r5
 8005f1c:	9502      	str	r5, [sp, #8]
 8005f1e:	68a2      	ldr	r2, [r4, #8]
 8005f20:	b15a      	cbz	r2, 8005f3a <_scanf_float+0x66>
 8005f22:	f8d9 3000 	ldr.w	r3, [r9]
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	2b4e      	cmp	r3, #78	@ 0x4e
 8005f2a:	d863      	bhi.n	8005ff4 <_scanf_float+0x120>
 8005f2c:	2b40      	cmp	r3, #64	@ 0x40
 8005f2e:	d83b      	bhi.n	8005fa8 <_scanf_float+0xd4>
 8005f30:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005f34:	b2c8      	uxtb	r0, r1
 8005f36:	280e      	cmp	r0, #14
 8005f38:	d939      	bls.n	8005fae <_scanf_float+0xda>
 8005f3a:	b11f      	cbz	r7, 8005f44 <_scanf_float+0x70>
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f42:	6023      	str	r3, [r4, #0]
 8005f44:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f48:	f1ba 0f01 	cmp.w	sl, #1
 8005f4c:	f200 8114 	bhi.w	8006178 <_scanf_float+0x2a4>
 8005f50:	9b01      	ldr	r3, [sp, #4]
 8005f52:	429e      	cmp	r6, r3
 8005f54:	f200 8105 	bhi.w	8006162 <_scanf_float+0x28e>
 8005f58:	2001      	movs	r0, #1
 8005f5a:	b007      	add	sp, #28
 8005f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f60:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005f64:	2a0d      	cmp	r2, #13
 8005f66:	d8e8      	bhi.n	8005f3a <_scanf_float+0x66>
 8005f68:	a101      	add	r1, pc, #4	@ (adr r1, 8005f70 <_scanf_float+0x9c>)
 8005f6a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005f6e:	bf00      	nop
 8005f70:	080060b9 	.word	0x080060b9
 8005f74:	08005f3b 	.word	0x08005f3b
 8005f78:	08005f3b 	.word	0x08005f3b
 8005f7c:	08005f3b 	.word	0x08005f3b
 8005f80:	08006115 	.word	0x08006115
 8005f84:	080060ef 	.word	0x080060ef
 8005f88:	08005f3b 	.word	0x08005f3b
 8005f8c:	08005f3b 	.word	0x08005f3b
 8005f90:	080060c7 	.word	0x080060c7
 8005f94:	08005f3b 	.word	0x08005f3b
 8005f98:	08005f3b 	.word	0x08005f3b
 8005f9c:	08005f3b 	.word	0x08005f3b
 8005fa0:	08005f3b 	.word	0x08005f3b
 8005fa4:	08006083 	.word	0x08006083
 8005fa8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005fac:	e7da      	b.n	8005f64 <_scanf_float+0x90>
 8005fae:	290e      	cmp	r1, #14
 8005fb0:	d8c3      	bhi.n	8005f3a <_scanf_float+0x66>
 8005fb2:	a001      	add	r0, pc, #4	@ (adr r0, 8005fb8 <_scanf_float+0xe4>)
 8005fb4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005fb8:	08006073 	.word	0x08006073
 8005fbc:	08005f3b 	.word	0x08005f3b
 8005fc0:	08006073 	.word	0x08006073
 8005fc4:	08006103 	.word	0x08006103
 8005fc8:	08005f3b 	.word	0x08005f3b
 8005fcc:	08006015 	.word	0x08006015
 8005fd0:	08006059 	.word	0x08006059
 8005fd4:	08006059 	.word	0x08006059
 8005fd8:	08006059 	.word	0x08006059
 8005fdc:	08006059 	.word	0x08006059
 8005fe0:	08006059 	.word	0x08006059
 8005fe4:	08006059 	.word	0x08006059
 8005fe8:	08006059 	.word	0x08006059
 8005fec:	08006059 	.word	0x08006059
 8005ff0:	08006059 	.word	0x08006059
 8005ff4:	2b6e      	cmp	r3, #110	@ 0x6e
 8005ff6:	d809      	bhi.n	800600c <_scanf_float+0x138>
 8005ff8:	2b60      	cmp	r3, #96	@ 0x60
 8005ffa:	d8b1      	bhi.n	8005f60 <_scanf_float+0x8c>
 8005ffc:	2b54      	cmp	r3, #84	@ 0x54
 8005ffe:	d07b      	beq.n	80060f8 <_scanf_float+0x224>
 8006000:	2b59      	cmp	r3, #89	@ 0x59
 8006002:	d19a      	bne.n	8005f3a <_scanf_float+0x66>
 8006004:	2d07      	cmp	r5, #7
 8006006:	d198      	bne.n	8005f3a <_scanf_float+0x66>
 8006008:	2508      	movs	r5, #8
 800600a:	e02f      	b.n	800606c <_scanf_float+0x198>
 800600c:	2b74      	cmp	r3, #116	@ 0x74
 800600e:	d073      	beq.n	80060f8 <_scanf_float+0x224>
 8006010:	2b79      	cmp	r3, #121	@ 0x79
 8006012:	e7f6      	b.n	8006002 <_scanf_float+0x12e>
 8006014:	6821      	ldr	r1, [r4, #0]
 8006016:	05c8      	lsls	r0, r1, #23
 8006018:	d51e      	bpl.n	8006058 <_scanf_float+0x184>
 800601a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800601e:	6021      	str	r1, [r4, #0]
 8006020:	3701      	adds	r7, #1
 8006022:	f1bb 0f00 	cmp.w	fp, #0
 8006026:	d003      	beq.n	8006030 <_scanf_float+0x15c>
 8006028:	3201      	adds	r2, #1
 800602a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800602e:	60a2      	str	r2, [r4, #8]
 8006030:	68a3      	ldr	r3, [r4, #8]
 8006032:	3b01      	subs	r3, #1
 8006034:	60a3      	str	r3, [r4, #8]
 8006036:	6923      	ldr	r3, [r4, #16]
 8006038:	3301      	adds	r3, #1
 800603a:	6123      	str	r3, [r4, #16]
 800603c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006040:	3b01      	subs	r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	f8c9 3004 	str.w	r3, [r9, #4]
 8006048:	f340 8082 	ble.w	8006150 <_scanf_float+0x27c>
 800604c:	f8d9 3000 	ldr.w	r3, [r9]
 8006050:	3301      	adds	r3, #1
 8006052:	f8c9 3000 	str.w	r3, [r9]
 8006056:	e762      	b.n	8005f1e <_scanf_float+0x4a>
 8006058:	eb1a 0105 	adds.w	r1, sl, r5
 800605c:	f47f af6d 	bne.w	8005f3a <_scanf_float+0x66>
 8006060:	6822      	ldr	r2, [r4, #0]
 8006062:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006066:	6022      	str	r2, [r4, #0]
 8006068:	460d      	mov	r5, r1
 800606a:	468a      	mov	sl, r1
 800606c:	f806 3b01 	strb.w	r3, [r6], #1
 8006070:	e7de      	b.n	8006030 <_scanf_float+0x15c>
 8006072:	6822      	ldr	r2, [r4, #0]
 8006074:	0610      	lsls	r0, r2, #24
 8006076:	f57f af60 	bpl.w	8005f3a <_scanf_float+0x66>
 800607a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800607e:	6022      	str	r2, [r4, #0]
 8006080:	e7f4      	b.n	800606c <_scanf_float+0x198>
 8006082:	f1ba 0f00 	cmp.w	sl, #0
 8006086:	d10c      	bne.n	80060a2 <_scanf_float+0x1ce>
 8006088:	b977      	cbnz	r7, 80060a8 <_scanf_float+0x1d4>
 800608a:	6822      	ldr	r2, [r4, #0]
 800608c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006090:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006094:	d108      	bne.n	80060a8 <_scanf_float+0x1d4>
 8006096:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800609a:	6022      	str	r2, [r4, #0]
 800609c:	f04f 0a01 	mov.w	sl, #1
 80060a0:	e7e4      	b.n	800606c <_scanf_float+0x198>
 80060a2:	f1ba 0f02 	cmp.w	sl, #2
 80060a6:	d050      	beq.n	800614a <_scanf_float+0x276>
 80060a8:	2d01      	cmp	r5, #1
 80060aa:	d002      	beq.n	80060b2 <_scanf_float+0x1de>
 80060ac:	2d04      	cmp	r5, #4
 80060ae:	f47f af44 	bne.w	8005f3a <_scanf_float+0x66>
 80060b2:	3501      	adds	r5, #1
 80060b4:	b2ed      	uxtb	r5, r5
 80060b6:	e7d9      	b.n	800606c <_scanf_float+0x198>
 80060b8:	f1ba 0f01 	cmp.w	sl, #1
 80060bc:	f47f af3d 	bne.w	8005f3a <_scanf_float+0x66>
 80060c0:	f04f 0a02 	mov.w	sl, #2
 80060c4:	e7d2      	b.n	800606c <_scanf_float+0x198>
 80060c6:	b975      	cbnz	r5, 80060e6 <_scanf_float+0x212>
 80060c8:	2f00      	cmp	r7, #0
 80060ca:	f47f af37 	bne.w	8005f3c <_scanf_float+0x68>
 80060ce:	6822      	ldr	r2, [r4, #0]
 80060d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80060d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80060d8:	f040 8103 	bne.w	80062e2 <_scanf_float+0x40e>
 80060dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80060e0:	6022      	str	r2, [r4, #0]
 80060e2:	2501      	movs	r5, #1
 80060e4:	e7c2      	b.n	800606c <_scanf_float+0x198>
 80060e6:	2d03      	cmp	r5, #3
 80060e8:	d0e3      	beq.n	80060b2 <_scanf_float+0x1de>
 80060ea:	2d05      	cmp	r5, #5
 80060ec:	e7df      	b.n	80060ae <_scanf_float+0x1da>
 80060ee:	2d02      	cmp	r5, #2
 80060f0:	f47f af23 	bne.w	8005f3a <_scanf_float+0x66>
 80060f4:	2503      	movs	r5, #3
 80060f6:	e7b9      	b.n	800606c <_scanf_float+0x198>
 80060f8:	2d06      	cmp	r5, #6
 80060fa:	f47f af1e 	bne.w	8005f3a <_scanf_float+0x66>
 80060fe:	2507      	movs	r5, #7
 8006100:	e7b4      	b.n	800606c <_scanf_float+0x198>
 8006102:	6822      	ldr	r2, [r4, #0]
 8006104:	0591      	lsls	r1, r2, #22
 8006106:	f57f af18 	bpl.w	8005f3a <_scanf_float+0x66>
 800610a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800610e:	6022      	str	r2, [r4, #0]
 8006110:	9702      	str	r7, [sp, #8]
 8006112:	e7ab      	b.n	800606c <_scanf_float+0x198>
 8006114:	6822      	ldr	r2, [r4, #0]
 8006116:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800611a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800611e:	d005      	beq.n	800612c <_scanf_float+0x258>
 8006120:	0550      	lsls	r0, r2, #21
 8006122:	f57f af0a 	bpl.w	8005f3a <_scanf_float+0x66>
 8006126:	2f00      	cmp	r7, #0
 8006128:	f000 80db 	beq.w	80062e2 <_scanf_float+0x40e>
 800612c:	0591      	lsls	r1, r2, #22
 800612e:	bf58      	it	pl
 8006130:	9902      	ldrpl	r1, [sp, #8]
 8006132:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006136:	bf58      	it	pl
 8006138:	1a79      	subpl	r1, r7, r1
 800613a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800613e:	bf58      	it	pl
 8006140:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006144:	6022      	str	r2, [r4, #0]
 8006146:	2700      	movs	r7, #0
 8006148:	e790      	b.n	800606c <_scanf_float+0x198>
 800614a:	f04f 0a03 	mov.w	sl, #3
 800614e:	e78d      	b.n	800606c <_scanf_float+0x198>
 8006150:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006154:	4649      	mov	r1, r9
 8006156:	4640      	mov	r0, r8
 8006158:	4798      	blx	r3
 800615a:	2800      	cmp	r0, #0
 800615c:	f43f aedf 	beq.w	8005f1e <_scanf_float+0x4a>
 8006160:	e6eb      	b.n	8005f3a <_scanf_float+0x66>
 8006162:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006166:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800616a:	464a      	mov	r2, r9
 800616c:	4640      	mov	r0, r8
 800616e:	4798      	blx	r3
 8006170:	6923      	ldr	r3, [r4, #16]
 8006172:	3b01      	subs	r3, #1
 8006174:	6123      	str	r3, [r4, #16]
 8006176:	e6eb      	b.n	8005f50 <_scanf_float+0x7c>
 8006178:	1e6b      	subs	r3, r5, #1
 800617a:	2b06      	cmp	r3, #6
 800617c:	d824      	bhi.n	80061c8 <_scanf_float+0x2f4>
 800617e:	2d02      	cmp	r5, #2
 8006180:	d836      	bhi.n	80061f0 <_scanf_float+0x31c>
 8006182:	9b01      	ldr	r3, [sp, #4]
 8006184:	429e      	cmp	r6, r3
 8006186:	f67f aee7 	bls.w	8005f58 <_scanf_float+0x84>
 800618a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800618e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006192:	464a      	mov	r2, r9
 8006194:	4640      	mov	r0, r8
 8006196:	4798      	blx	r3
 8006198:	6923      	ldr	r3, [r4, #16]
 800619a:	3b01      	subs	r3, #1
 800619c:	6123      	str	r3, [r4, #16]
 800619e:	e7f0      	b.n	8006182 <_scanf_float+0x2ae>
 80061a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061a4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80061a8:	464a      	mov	r2, r9
 80061aa:	4640      	mov	r0, r8
 80061ac:	4798      	blx	r3
 80061ae:	6923      	ldr	r3, [r4, #16]
 80061b0:	3b01      	subs	r3, #1
 80061b2:	6123      	str	r3, [r4, #16]
 80061b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061b8:	fa5f fa8a 	uxtb.w	sl, sl
 80061bc:	f1ba 0f02 	cmp.w	sl, #2
 80061c0:	d1ee      	bne.n	80061a0 <_scanf_float+0x2cc>
 80061c2:	3d03      	subs	r5, #3
 80061c4:	b2ed      	uxtb	r5, r5
 80061c6:	1b76      	subs	r6, r6, r5
 80061c8:	6823      	ldr	r3, [r4, #0]
 80061ca:	05da      	lsls	r2, r3, #23
 80061cc:	d530      	bpl.n	8006230 <_scanf_float+0x35c>
 80061ce:	055b      	lsls	r3, r3, #21
 80061d0:	d511      	bpl.n	80061f6 <_scanf_float+0x322>
 80061d2:	9b01      	ldr	r3, [sp, #4]
 80061d4:	429e      	cmp	r6, r3
 80061d6:	f67f aebf 	bls.w	8005f58 <_scanf_float+0x84>
 80061da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80061e2:	464a      	mov	r2, r9
 80061e4:	4640      	mov	r0, r8
 80061e6:	4798      	blx	r3
 80061e8:	6923      	ldr	r3, [r4, #16]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	6123      	str	r3, [r4, #16]
 80061ee:	e7f0      	b.n	80061d2 <_scanf_float+0x2fe>
 80061f0:	46aa      	mov	sl, r5
 80061f2:	46b3      	mov	fp, r6
 80061f4:	e7de      	b.n	80061b4 <_scanf_float+0x2e0>
 80061f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80061fa:	6923      	ldr	r3, [r4, #16]
 80061fc:	2965      	cmp	r1, #101	@ 0x65
 80061fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8006202:	f106 35ff 	add.w	r5, r6, #4294967295
 8006206:	6123      	str	r3, [r4, #16]
 8006208:	d00c      	beq.n	8006224 <_scanf_float+0x350>
 800620a:	2945      	cmp	r1, #69	@ 0x45
 800620c:	d00a      	beq.n	8006224 <_scanf_float+0x350>
 800620e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006212:	464a      	mov	r2, r9
 8006214:	4640      	mov	r0, r8
 8006216:	4798      	blx	r3
 8006218:	6923      	ldr	r3, [r4, #16]
 800621a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800621e:	3b01      	subs	r3, #1
 8006220:	1eb5      	subs	r5, r6, #2
 8006222:	6123      	str	r3, [r4, #16]
 8006224:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006228:	464a      	mov	r2, r9
 800622a:	4640      	mov	r0, r8
 800622c:	4798      	blx	r3
 800622e:	462e      	mov	r6, r5
 8006230:	6822      	ldr	r2, [r4, #0]
 8006232:	f012 0210 	ands.w	r2, r2, #16
 8006236:	d001      	beq.n	800623c <_scanf_float+0x368>
 8006238:	2000      	movs	r0, #0
 800623a:	e68e      	b.n	8005f5a <_scanf_float+0x86>
 800623c:	7032      	strb	r2, [r6, #0]
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006248:	d125      	bne.n	8006296 <_scanf_float+0x3c2>
 800624a:	9b02      	ldr	r3, [sp, #8]
 800624c:	429f      	cmp	r7, r3
 800624e:	d00a      	beq.n	8006266 <_scanf_float+0x392>
 8006250:	1bda      	subs	r2, r3, r7
 8006252:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006256:	429e      	cmp	r6, r3
 8006258:	bf28      	it	cs
 800625a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800625e:	4922      	ldr	r1, [pc, #136]	@ (80062e8 <_scanf_float+0x414>)
 8006260:	4630      	mov	r0, r6
 8006262:	f000 f907 	bl	8006474 <siprintf>
 8006266:	9901      	ldr	r1, [sp, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	4640      	mov	r0, r8
 800626c:	f002 fbf4 	bl	8008a58 <_strtod_r>
 8006270:	9b03      	ldr	r3, [sp, #12]
 8006272:	6821      	ldr	r1, [r4, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f011 0f02 	tst.w	r1, #2
 800627a:	ec57 6b10 	vmov	r6, r7, d0
 800627e:	f103 0204 	add.w	r2, r3, #4
 8006282:	d015      	beq.n	80062b0 <_scanf_float+0x3dc>
 8006284:	9903      	ldr	r1, [sp, #12]
 8006286:	600a      	str	r2, [r1, #0]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	e9c3 6700 	strd	r6, r7, [r3]
 800628e:	68e3      	ldr	r3, [r4, #12]
 8006290:	3301      	adds	r3, #1
 8006292:	60e3      	str	r3, [r4, #12]
 8006294:	e7d0      	b.n	8006238 <_scanf_float+0x364>
 8006296:	9b04      	ldr	r3, [sp, #16]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0e4      	beq.n	8006266 <_scanf_float+0x392>
 800629c:	9905      	ldr	r1, [sp, #20]
 800629e:	230a      	movs	r3, #10
 80062a0:	3101      	adds	r1, #1
 80062a2:	4640      	mov	r0, r8
 80062a4:	f002 fc58 	bl	8008b58 <_strtol_r>
 80062a8:	9b04      	ldr	r3, [sp, #16]
 80062aa:	9e05      	ldr	r6, [sp, #20]
 80062ac:	1ac2      	subs	r2, r0, r3
 80062ae:	e7d0      	b.n	8006252 <_scanf_float+0x37e>
 80062b0:	f011 0f04 	tst.w	r1, #4
 80062b4:	9903      	ldr	r1, [sp, #12]
 80062b6:	600a      	str	r2, [r1, #0]
 80062b8:	d1e6      	bne.n	8006288 <_scanf_float+0x3b4>
 80062ba:	681d      	ldr	r5, [r3, #0]
 80062bc:	4632      	mov	r2, r6
 80062be:	463b      	mov	r3, r7
 80062c0:	4630      	mov	r0, r6
 80062c2:	4639      	mov	r1, r7
 80062c4:	f7fa fc92 	bl	8000bec <__aeabi_dcmpun>
 80062c8:	b128      	cbz	r0, 80062d6 <_scanf_float+0x402>
 80062ca:	4808      	ldr	r0, [pc, #32]	@ (80062ec <_scanf_float+0x418>)
 80062cc:	f000 f9b8 	bl	8006640 <nanf>
 80062d0:	ed85 0a00 	vstr	s0, [r5]
 80062d4:	e7db      	b.n	800628e <_scanf_float+0x3ba>
 80062d6:	4630      	mov	r0, r6
 80062d8:	4639      	mov	r1, r7
 80062da:	f7fa fce5 	bl	8000ca8 <__aeabi_d2f>
 80062de:	6028      	str	r0, [r5, #0]
 80062e0:	e7d5      	b.n	800628e <_scanf_float+0x3ba>
 80062e2:	2700      	movs	r7, #0
 80062e4:	e62e      	b.n	8005f44 <_scanf_float+0x70>
 80062e6:	bf00      	nop
 80062e8:	0800dc94 	.word	0x0800dc94
 80062ec:	0800ddd5 	.word	0x0800ddd5

080062f0 <std>:
 80062f0:	2300      	movs	r3, #0
 80062f2:	b510      	push	{r4, lr}
 80062f4:	4604      	mov	r4, r0
 80062f6:	e9c0 3300 	strd	r3, r3, [r0]
 80062fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062fe:	6083      	str	r3, [r0, #8]
 8006300:	8181      	strh	r1, [r0, #12]
 8006302:	6643      	str	r3, [r0, #100]	@ 0x64
 8006304:	81c2      	strh	r2, [r0, #14]
 8006306:	6183      	str	r3, [r0, #24]
 8006308:	4619      	mov	r1, r3
 800630a:	2208      	movs	r2, #8
 800630c:	305c      	adds	r0, #92	@ 0x5c
 800630e:	f000 f916 	bl	800653e <memset>
 8006312:	4b0d      	ldr	r3, [pc, #52]	@ (8006348 <std+0x58>)
 8006314:	6263      	str	r3, [r4, #36]	@ 0x24
 8006316:	4b0d      	ldr	r3, [pc, #52]	@ (800634c <std+0x5c>)
 8006318:	62a3      	str	r3, [r4, #40]	@ 0x28
 800631a:	4b0d      	ldr	r3, [pc, #52]	@ (8006350 <std+0x60>)
 800631c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800631e:	4b0d      	ldr	r3, [pc, #52]	@ (8006354 <std+0x64>)
 8006320:	6323      	str	r3, [r4, #48]	@ 0x30
 8006322:	4b0d      	ldr	r3, [pc, #52]	@ (8006358 <std+0x68>)
 8006324:	6224      	str	r4, [r4, #32]
 8006326:	429c      	cmp	r4, r3
 8006328:	d006      	beq.n	8006338 <std+0x48>
 800632a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800632e:	4294      	cmp	r4, r2
 8006330:	d002      	beq.n	8006338 <std+0x48>
 8006332:	33d0      	adds	r3, #208	@ 0xd0
 8006334:	429c      	cmp	r4, r3
 8006336:	d105      	bne.n	8006344 <std+0x54>
 8006338:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800633c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006340:	f000 b97a 	b.w	8006638 <__retarget_lock_init_recursive>
 8006344:	bd10      	pop	{r4, pc}
 8006346:	bf00      	nop
 8006348:	080064b9 	.word	0x080064b9
 800634c:	080064db 	.word	0x080064db
 8006350:	08006513 	.word	0x08006513
 8006354:	08006537 	.word	0x08006537
 8006358:	20004770 	.word	0x20004770

0800635c <stdio_exit_handler>:
 800635c:	4a02      	ldr	r2, [pc, #8]	@ (8006368 <stdio_exit_handler+0xc>)
 800635e:	4903      	ldr	r1, [pc, #12]	@ (800636c <stdio_exit_handler+0x10>)
 8006360:	4803      	ldr	r0, [pc, #12]	@ (8006370 <stdio_exit_handler+0x14>)
 8006362:	f000 b869 	b.w	8006438 <_fwalk_sglue>
 8006366:	bf00      	nop
 8006368:	20000010 	.word	0x20000010
 800636c:	08008f15 	.word	0x08008f15
 8006370:	20000020 	.word	0x20000020

08006374 <cleanup_stdio>:
 8006374:	6841      	ldr	r1, [r0, #4]
 8006376:	4b0c      	ldr	r3, [pc, #48]	@ (80063a8 <cleanup_stdio+0x34>)
 8006378:	4299      	cmp	r1, r3
 800637a:	b510      	push	{r4, lr}
 800637c:	4604      	mov	r4, r0
 800637e:	d001      	beq.n	8006384 <cleanup_stdio+0x10>
 8006380:	f002 fdc8 	bl	8008f14 <_fflush_r>
 8006384:	68a1      	ldr	r1, [r4, #8]
 8006386:	4b09      	ldr	r3, [pc, #36]	@ (80063ac <cleanup_stdio+0x38>)
 8006388:	4299      	cmp	r1, r3
 800638a:	d002      	beq.n	8006392 <cleanup_stdio+0x1e>
 800638c:	4620      	mov	r0, r4
 800638e:	f002 fdc1 	bl	8008f14 <_fflush_r>
 8006392:	68e1      	ldr	r1, [r4, #12]
 8006394:	4b06      	ldr	r3, [pc, #24]	@ (80063b0 <cleanup_stdio+0x3c>)
 8006396:	4299      	cmp	r1, r3
 8006398:	d004      	beq.n	80063a4 <cleanup_stdio+0x30>
 800639a:	4620      	mov	r0, r4
 800639c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063a0:	f002 bdb8 	b.w	8008f14 <_fflush_r>
 80063a4:	bd10      	pop	{r4, pc}
 80063a6:	bf00      	nop
 80063a8:	20004770 	.word	0x20004770
 80063ac:	200047d8 	.word	0x200047d8
 80063b0:	20004840 	.word	0x20004840

080063b4 <global_stdio_init.part.0>:
 80063b4:	b510      	push	{r4, lr}
 80063b6:	4b0b      	ldr	r3, [pc, #44]	@ (80063e4 <global_stdio_init.part.0+0x30>)
 80063b8:	4c0b      	ldr	r4, [pc, #44]	@ (80063e8 <global_stdio_init.part.0+0x34>)
 80063ba:	4a0c      	ldr	r2, [pc, #48]	@ (80063ec <global_stdio_init.part.0+0x38>)
 80063bc:	601a      	str	r2, [r3, #0]
 80063be:	4620      	mov	r0, r4
 80063c0:	2200      	movs	r2, #0
 80063c2:	2104      	movs	r1, #4
 80063c4:	f7ff ff94 	bl	80062f0 <std>
 80063c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80063cc:	2201      	movs	r2, #1
 80063ce:	2109      	movs	r1, #9
 80063d0:	f7ff ff8e 	bl	80062f0 <std>
 80063d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80063d8:	2202      	movs	r2, #2
 80063da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063de:	2112      	movs	r1, #18
 80063e0:	f7ff bf86 	b.w	80062f0 <std>
 80063e4:	200048a8 	.word	0x200048a8
 80063e8:	20004770 	.word	0x20004770
 80063ec:	0800635d 	.word	0x0800635d

080063f0 <__sfp_lock_acquire>:
 80063f0:	4801      	ldr	r0, [pc, #4]	@ (80063f8 <__sfp_lock_acquire+0x8>)
 80063f2:	f000 b922 	b.w	800663a <__retarget_lock_acquire_recursive>
 80063f6:	bf00      	nop
 80063f8:	200048b1 	.word	0x200048b1

080063fc <__sfp_lock_release>:
 80063fc:	4801      	ldr	r0, [pc, #4]	@ (8006404 <__sfp_lock_release+0x8>)
 80063fe:	f000 b91d 	b.w	800663c <__retarget_lock_release_recursive>
 8006402:	bf00      	nop
 8006404:	200048b1 	.word	0x200048b1

08006408 <__sinit>:
 8006408:	b510      	push	{r4, lr}
 800640a:	4604      	mov	r4, r0
 800640c:	f7ff fff0 	bl	80063f0 <__sfp_lock_acquire>
 8006410:	6a23      	ldr	r3, [r4, #32]
 8006412:	b11b      	cbz	r3, 800641c <__sinit+0x14>
 8006414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006418:	f7ff bff0 	b.w	80063fc <__sfp_lock_release>
 800641c:	4b04      	ldr	r3, [pc, #16]	@ (8006430 <__sinit+0x28>)
 800641e:	6223      	str	r3, [r4, #32]
 8006420:	4b04      	ldr	r3, [pc, #16]	@ (8006434 <__sinit+0x2c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1f5      	bne.n	8006414 <__sinit+0xc>
 8006428:	f7ff ffc4 	bl	80063b4 <global_stdio_init.part.0>
 800642c:	e7f2      	b.n	8006414 <__sinit+0xc>
 800642e:	bf00      	nop
 8006430:	08006375 	.word	0x08006375
 8006434:	200048a8 	.word	0x200048a8

08006438 <_fwalk_sglue>:
 8006438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800643c:	4607      	mov	r7, r0
 800643e:	4688      	mov	r8, r1
 8006440:	4614      	mov	r4, r2
 8006442:	2600      	movs	r6, #0
 8006444:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006448:	f1b9 0901 	subs.w	r9, r9, #1
 800644c:	d505      	bpl.n	800645a <_fwalk_sglue+0x22>
 800644e:	6824      	ldr	r4, [r4, #0]
 8006450:	2c00      	cmp	r4, #0
 8006452:	d1f7      	bne.n	8006444 <_fwalk_sglue+0xc>
 8006454:	4630      	mov	r0, r6
 8006456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800645a:	89ab      	ldrh	r3, [r5, #12]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d907      	bls.n	8006470 <_fwalk_sglue+0x38>
 8006460:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006464:	3301      	adds	r3, #1
 8006466:	d003      	beq.n	8006470 <_fwalk_sglue+0x38>
 8006468:	4629      	mov	r1, r5
 800646a:	4638      	mov	r0, r7
 800646c:	47c0      	blx	r8
 800646e:	4306      	orrs	r6, r0
 8006470:	3568      	adds	r5, #104	@ 0x68
 8006472:	e7e9      	b.n	8006448 <_fwalk_sglue+0x10>

08006474 <siprintf>:
 8006474:	b40e      	push	{r1, r2, r3}
 8006476:	b510      	push	{r4, lr}
 8006478:	b09d      	sub	sp, #116	@ 0x74
 800647a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800647c:	9002      	str	r0, [sp, #8]
 800647e:	9006      	str	r0, [sp, #24]
 8006480:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006484:	480a      	ldr	r0, [pc, #40]	@ (80064b0 <siprintf+0x3c>)
 8006486:	9107      	str	r1, [sp, #28]
 8006488:	9104      	str	r1, [sp, #16]
 800648a:	490a      	ldr	r1, [pc, #40]	@ (80064b4 <siprintf+0x40>)
 800648c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006490:	9105      	str	r1, [sp, #20]
 8006492:	2400      	movs	r4, #0
 8006494:	a902      	add	r1, sp, #8
 8006496:	6800      	ldr	r0, [r0, #0]
 8006498:	9301      	str	r3, [sp, #4]
 800649a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800649c:	f002 fbba 	bl	8008c14 <_svfiprintf_r>
 80064a0:	9b02      	ldr	r3, [sp, #8]
 80064a2:	701c      	strb	r4, [r3, #0]
 80064a4:	b01d      	add	sp, #116	@ 0x74
 80064a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064aa:	b003      	add	sp, #12
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	2000001c 	.word	0x2000001c
 80064b4:	ffff0208 	.word	0xffff0208

080064b8 <__sread>:
 80064b8:	b510      	push	{r4, lr}
 80064ba:	460c      	mov	r4, r1
 80064bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064c0:	f000 f86c 	bl	800659c <_read_r>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	bfab      	itete	ge
 80064c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064ca:	89a3      	ldrhlt	r3, [r4, #12]
 80064cc:	181b      	addge	r3, r3, r0
 80064ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80064d2:	bfac      	ite	ge
 80064d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80064d6:	81a3      	strhlt	r3, [r4, #12]
 80064d8:	bd10      	pop	{r4, pc}

080064da <__swrite>:
 80064da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064de:	461f      	mov	r7, r3
 80064e0:	898b      	ldrh	r3, [r1, #12]
 80064e2:	05db      	lsls	r3, r3, #23
 80064e4:	4605      	mov	r5, r0
 80064e6:	460c      	mov	r4, r1
 80064e8:	4616      	mov	r6, r2
 80064ea:	d505      	bpl.n	80064f8 <__swrite+0x1e>
 80064ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064f0:	2302      	movs	r3, #2
 80064f2:	2200      	movs	r2, #0
 80064f4:	f000 f840 	bl	8006578 <_lseek_r>
 80064f8:	89a3      	ldrh	r3, [r4, #12]
 80064fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006502:	81a3      	strh	r3, [r4, #12]
 8006504:	4632      	mov	r2, r6
 8006506:	463b      	mov	r3, r7
 8006508:	4628      	mov	r0, r5
 800650a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800650e:	f000 b857 	b.w	80065c0 <_write_r>

08006512 <__sseek>:
 8006512:	b510      	push	{r4, lr}
 8006514:	460c      	mov	r4, r1
 8006516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800651a:	f000 f82d 	bl	8006578 <_lseek_r>
 800651e:	1c43      	adds	r3, r0, #1
 8006520:	89a3      	ldrh	r3, [r4, #12]
 8006522:	bf15      	itete	ne
 8006524:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006526:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800652a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800652e:	81a3      	strheq	r3, [r4, #12]
 8006530:	bf18      	it	ne
 8006532:	81a3      	strhne	r3, [r4, #12]
 8006534:	bd10      	pop	{r4, pc}

08006536 <__sclose>:
 8006536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800653a:	f000 b80d 	b.w	8006558 <_close_r>

0800653e <memset>:
 800653e:	4402      	add	r2, r0
 8006540:	4603      	mov	r3, r0
 8006542:	4293      	cmp	r3, r2
 8006544:	d100      	bne.n	8006548 <memset+0xa>
 8006546:	4770      	bx	lr
 8006548:	f803 1b01 	strb.w	r1, [r3], #1
 800654c:	e7f9      	b.n	8006542 <memset+0x4>
	...

08006550 <_localeconv_r>:
 8006550:	4800      	ldr	r0, [pc, #0]	@ (8006554 <_localeconv_r+0x4>)
 8006552:	4770      	bx	lr
 8006554:	2000015c 	.word	0x2000015c

08006558 <_close_r>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4d06      	ldr	r5, [pc, #24]	@ (8006574 <_close_r+0x1c>)
 800655c:	2300      	movs	r3, #0
 800655e:	4604      	mov	r4, r0
 8006560:	4608      	mov	r0, r1
 8006562:	602b      	str	r3, [r5, #0]
 8006564:	f7fb fae8 	bl	8001b38 <_close>
 8006568:	1c43      	adds	r3, r0, #1
 800656a:	d102      	bne.n	8006572 <_close_r+0x1a>
 800656c:	682b      	ldr	r3, [r5, #0]
 800656e:	b103      	cbz	r3, 8006572 <_close_r+0x1a>
 8006570:	6023      	str	r3, [r4, #0]
 8006572:	bd38      	pop	{r3, r4, r5, pc}
 8006574:	200048ac 	.word	0x200048ac

08006578 <_lseek_r>:
 8006578:	b538      	push	{r3, r4, r5, lr}
 800657a:	4d07      	ldr	r5, [pc, #28]	@ (8006598 <_lseek_r+0x20>)
 800657c:	4604      	mov	r4, r0
 800657e:	4608      	mov	r0, r1
 8006580:	4611      	mov	r1, r2
 8006582:	2200      	movs	r2, #0
 8006584:	602a      	str	r2, [r5, #0]
 8006586:	461a      	mov	r2, r3
 8006588:	f7fb fafd 	bl	8001b86 <_lseek>
 800658c:	1c43      	adds	r3, r0, #1
 800658e:	d102      	bne.n	8006596 <_lseek_r+0x1e>
 8006590:	682b      	ldr	r3, [r5, #0]
 8006592:	b103      	cbz	r3, 8006596 <_lseek_r+0x1e>
 8006594:	6023      	str	r3, [r4, #0]
 8006596:	bd38      	pop	{r3, r4, r5, pc}
 8006598:	200048ac 	.word	0x200048ac

0800659c <_read_r>:
 800659c:	b538      	push	{r3, r4, r5, lr}
 800659e:	4d07      	ldr	r5, [pc, #28]	@ (80065bc <_read_r+0x20>)
 80065a0:	4604      	mov	r4, r0
 80065a2:	4608      	mov	r0, r1
 80065a4:	4611      	mov	r1, r2
 80065a6:	2200      	movs	r2, #0
 80065a8:	602a      	str	r2, [r5, #0]
 80065aa:	461a      	mov	r2, r3
 80065ac:	f7fb fa8b 	bl	8001ac6 <_read>
 80065b0:	1c43      	adds	r3, r0, #1
 80065b2:	d102      	bne.n	80065ba <_read_r+0x1e>
 80065b4:	682b      	ldr	r3, [r5, #0]
 80065b6:	b103      	cbz	r3, 80065ba <_read_r+0x1e>
 80065b8:	6023      	str	r3, [r4, #0]
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	200048ac 	.word	0x200048ac

080065c0 <_write_r>:
 80065c0:	b538      	push	{r3, r4, r5, lr}
 80065c2:	4d07      	ldr	r5, [pc, #28]	@ (80065e0 <_write_r+0x20>)
 80065c4:	4604      	mov	r4, r0
 80065c6:	4608      	mov	r0, r1
 80065c8:	4611      	mov	r1, r2
 80065ca:	2200      	movs	r2, #0
 80065cc:	602a      	str	r2, [r5, #0]
 80065ce:	461a      	mov	r2, r3
 80065d0:	f7fb fa96 	bl	8001b00 <_write>
 80065d4:	1c43      	adds	r3, r0, #1
 80065d6:	d102      	bne.n	80065de <_write_r+0x1e>
 80065d8:	682b      	ldr	r3, [r5, #0]
 80065da:	b103      	cbz	r3, 80065de <_write_r+0x1e>
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	bd38      	pop	{r3, r4, r5, pc}
 80065e0:	200048ac 	.word	0x200048ac

080065e4 <__errno>:
 80065e4:	4b01      	ldr	r3, [pc, #4]	@ (80065ec <__errno+0x8>)
 80065e6:	6818      	ldr	r0, [r3, #0]
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	2000001c 	.word	0x2000001c

080065f0 <__libc_init_array>:
 80065f0:	b570      	push	{r4, r5, r6, lr}
 80065f2:	4d0d      	ldr	r5, [pc, #52]	@ (8006628 <__libc_init_array+0x38>)
 80065f4:	4c0d      	ldr	r4, [pc, #52]	@ (800662c <__libc_init_array+0x3c>)
 80065f6:	1b64      	subs	r4, r4, r5
 80065f8:	10a4      	asrs	r4, r4, #2
 80065fa:	2600      	movs	r6, #0
 80065fc:	42a6      	cmp	r6, r4
 80065fe:	d109      	bne.n	8006614 <__libc_init_array+0x24>
 8006600:	4d0b      	ldr	r5, [pc, #44]	@ (8006630 <__libc_init_array+0x40>)
 8006602:	4c0c      	ldr	r4, [pc, #48]	@ (8006634 <__libc_init_array+0x44>)
 8006604:	f004 fc04 	bl	800ae10 <_init>
 8006608:	1b64      	subs	r4, r4, r5
 800660a:	10a4      	asrs	r4, r4, #2
 800660c:	2600      	movs	r6, #0
 800660e:	42a6      	cmp	r6, r4
 8006610:	d105      	bne.n	800661e <__libc_init_array+0x2e>
 8006612:	bd70      	pop	{r4, r5, r6, pc}
 8006614:	f855 3b04 	ldr.w	r3, [r5], #4
 8006618:	4798      	blx	r3
 800661a:	3601      	adds	r6, #1
 800661c:	e7ee      	b.n	80065fc <__libc_init_array+0xc>
 800661e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006622:	4798      	blx	r3
 8006624:	3601      	adds	r6, #1
 8006626:	e7f2      	b.n	800660e <__libc_init_array+0x1e>
 8006628:	0800e270 	.word	0x0800e270
 800662c:	0800e270 	.word	0x0800e270
 8006630:	0800e270 	.word	0x0800e270
 8006634:	0800e274 	.word	0x0800e274

08006638 <__retarget_lock_init_recursive>:
 8006638:	4770      	bx	lr

0800663a <__retarget_lock_acquire_recursive>:
 800663a:	4770      	bx	lr

0800663c <__retarget_lock_release_recursive>:
 800663c:	4770      	bx	lr
	...

08006640 <nanf>:
 8006640:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006648 <nanf+0x8>
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	7fc00000 	.word	0x7fc00000

0800664c <quorem>:
 800664c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006650:	6903      	ldr	r3, [r0, #16]
 8006652:	690c      	ldr	r4, [r1, #16]
 8006654:	42a3      	cmp	r3, r4
 8006656:	4607      	mov	r7, r0
 8006658:	db7e      	blt.n	8006758 <quorem+0x10c>
 800665a:	3c01      	subs	r4, #1
 800665c:	f101 0814 	add.w	r8, r1, #20
 8006660:	00a3      	lsls	r3, r4, #2
 8006662:	f100 0514 	add.w	r5, r0, #20
 8006666:	9300      	str	r3, [sp, #0]
 8006668:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800666c:	9301      	str	r3, [sp, #4]
 800666e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006672:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006676:	3301      	adds	r3, #1
 8006678:	429a      	cmp	r2, r3
 800667a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800667e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006682:	d32e      	bcc.n	80066e2 <quorem+0x96>
 8006684:	f04f 0a00 	mov.w	sl, #0
 8006688:	46c4      	mov	ip, r8
 800668a:	46ae      	mov	lr, r5
 800668c:	46d3      	mov	fp, sl
 800668e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006692:	b298      	uxth	r0, r3
 8006694:	fb06 a000 	mla	r0, r6, r0, sl
 8006698:	0c02      	lsrs	r2, r0, #16
 800669a:	0c1b      	lsrs	r3, r3, #16
 800669c:	fb06 2303 	mla	r3, r6, r3, r2
 80066a0:	f8de 2000 	ldr.w	r2, [lr]
 80066a4:	b280      	uxth	r0, r0
 80066a6:	b292      	uxth	r2, r2
 80066a8:	1a12      	subs	r2, r2, r0
 80066aa:	445a      	add	r2, fp
 80066ac:	f8de 0000 	ldr.w	r0, [lr]
 80066b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80066ba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80066be:	b292      	uxth	r2, r2
 80066c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066c4:	45e1      	cmp	r9, ip
 80066c6:	f84e 2b04 	str.w	r2, [lr], #4
 80066ca:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80066ce:	d2de      	bcs.n	800668e <quorem+0x42>
 80066d0:	9b00      	ldr	r3, [sp, #0]
 80066d2:	58eb      	ldr	r3, [r5, r3]
 80066d4:	b92b      	cbnz	r3, 80066e2 <quorem+0x96>
 80066d6:	9b01      	ldr	r3, [sp, #4]
 80066d8:	3b04      	subs	r3, #4
 80066da:	429d      	cmp	r5, r3
 80066dc:	461a      	mov	r2, r3
 80066de:	d32f      	bcc.n	8006740 <quorem+0xf4>
 80066e0:	613c      	str	r4, [r7, #16]
 80066e2:	4638      	mov	r0, r7
 80066e4:	f001 f9c8 	bl	8007a78 <__mcmp>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	db25      	blt.n	8006738 <quorem+0xec>
 80066ec:	4629      	mov	r1, r5
 80066ee:	2000      	movs	r0, #0
 80066f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80066f4:	f8d1 c000 	ldr.w	ip, [r1]
 80066f8:	fa1f fe82 	uxth.w	lr, r2
 80066fc:	fa1f f38c 	uxth.w	r3, ip
 8006700:	eba3 030e 	sub.w	r3, r3, lr
 8006704:	4403      	add	r3, r0
 8006706:	0c12      	lsrs	r2, r2, #16
 8006708:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800670c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006710:	b29b      	uxth	r3, r3
 8006712:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006716:	45c1      	cmp	r9, r8
 8006718:	f841 3b04 	str.w	r3, [r1], #4
 800671c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006720:	d2e6      	bcs.n	80066f0 <quorem+0xa4>
 8006722:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006726:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800672a:	b922      	cbnz	r2, 8006736 <quorem+0xea>
 800672c:	3b04      	subs	r3, #4
 800672e:	429d      	cmp	r5, r3
 8006730:	461a      	mov	r2, r3
 8006732:	d30b      	bcc.n	800674c <quorem+0x100>
 8006734:	613c      	str	r4, [r7, #16]
 8006736:	3601      	adds	r6, #1
 8006738:	4630      	mov	r0, r6
 800673a:	b003      	add	sp, #12
 800673c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006740:	6812      	ldr	r2, [r2, #0]
 8006742:	3b04      	subs	r3, #4
 8006744:	2a00      	cmp	r2, #0
 8006746:	d1cb      	bne.n	80066e0 <quorem+0x94>
 8006748:	3c01      	subs	r4, #1
 800674a:	e7c6      	b.n	80066da <quorem+0x8e>
 800674c:	6812      	ldr	r2, [r2, #0]
 800674e:	3b04      	subs	r3, #4
 8006750:	2a00      	cmp	r2, #0
 8006752:	d1ef      	bne.n	8006734 <quorem+0xe8>
 8006754:	3c01      	subs	r4, #1
 8006756:	e7ea      	b.n	800672e <quorem+0xe2>
 8006758:	2000      	movs	r0, #0
 800675a:	e7ee      	b.n	800673a <quorem+0xee>
 800675c:	0000      	movs	r0, r0
	...

08006760 <_dtoa_r>:
 8006760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006764:	69c7      	ldr	r7, [r0, #28]
 8006766:	b097      	sub	sp, #92	@ 0x5c
 8006768:	ed8d 0b04 	vstr	d0, [sp, #16]
 800676c:	ec55 4b10 	vmov	r4, r5, d0
 8006770:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006772:	9107      	str	r1, [sp, #28]
 8006774:	4681      	mov	r9, r0
 8006776:	920c      	str	r2, [sp, #48]	@ 0x30
 8006778:	9311      	str	r3, [sp, #68]	@ 0x44
 800677a:	b97f      	cbnz	r7, 800679c <_dtoa_r+0x3c>
 800677c:	2010      	movs	r0, #16
 800677e:	f000 fe09 	bl	8007394 <malloc>
 8006782:	4602      	mov	r2, r0
 8006784:	f8c9 001c 	str.w	r0, [r9, #28]
 8006788:	b920      	cbnz	r0, 8006794 <_dtoa_r+0x34>
 800678a:	4ba9      	ldr	r3, [pc, #676]	@ (8006a30 <_dtoa_r+0x2d0>)
 800678c:	21ef      	movs	r1, #239	@ 0xef
 800678e:	48a9      	ldr	r0, [pc, #676]	@ (8006a34 <_dtoa_r+0x2d4>)
 8006790:	f002 fc3a 	bl	8009008 <__assert_func>
 8006794:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006798:	6007      	str	r7, [r0, #0]
 800679a:	60c7      	str	r7, [r0, #12]
 800679c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80067a0:	6819      	ldr	r1, [r3, #0]
 80067a2:	b159      	cbz	r1, 80067bc <_dtoa_r+0x5c>
 80067a4:	685a      	ldr	r2, [r3, #4]
 80067a6:	604a      	str	r2, [r1, #4]
 80067a8:	2301      	movs	r3, #1
 80067aa:	4093      	lsls	r3, r2
 80067ac:	608b      	str	r3, [r1, #8]
 80067ae:	4648      	mov	r0, r9
 80067b0:	f000 fee6 	bl	8007580 <_Bfree>
 80067b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]
 80067bc:	1e2b      	subs	r3, r5, #0
 80067be:	bfb9      	ittee	lt
 80067c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80067c4:	9305      	strlt	r3, [sp, #20]
 80067c6:	2300      	movge	r3, #0
 80067c8:	6033      	strge	r3, [r6, #0]
 80067ca:	9f05      	ldr	r7, [sp, #20]
 80067cc:	4b9a      	ldr	r3, [pc, #616]	@ (8006a38 <_dtoa_r+0x2d8>)
 80067ce:	bfbc      	itt	lt
 80067d0:	2201      	movlt	r2, #1
 80067d2:	6032      	strlt	r2, [r6, #0]
 80067d4:	43bb      	bics	r3, r7
 80067d6:	d112      	bne.n	80067fe <_dtoa_r+0x9e>
 80067d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80067da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067de:	6013      	str	r3, [r2, #0]
 80067e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067e4:	4323      	orrs	r3, r4
 80067e6:	f000 855a 	beq.w	800729e <_dtoa_r+0xb3e>
 80067ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006a4c <_dtoa_r+0x2ec>
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 855c 	beq.w	80072ae <_dtoa_r+0xb4e>
 80067f6:	f10a 0303 	add.w	r3, sl, #3
 80067fa:	f000 bd56 	b.w	80072aa <_dtoa_r+0xb4a>
 80067fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006802:	2200      	movs	r2, #0
 8006804:	ec51 0b17 	vmov	r0, r1, d7
 8006808:	2300      	movs	r3, #0
 800680a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800680e:	f7fa f9bb 	bl	8000b88 <__aeabi_dcmpeq>
 8006812:	4680      	mov	r8, r0
 8006814:	b158      	cbz	r0, 800682e <_dtoa_r+0xce>
 8006816:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006818:	2301      	movs	r3, #1
 800681a:	6013      	str	r3, [r2, #0]
 800681c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800681e:	b113      	cbz	r3, 8006826 <_dtoa_r+0xc6>
 8006820:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006822:	4b86      	ldr	r3, [pc, #536]	@ (8006a3c <_dtoa_r+0x2dc>)
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006a50 <_dtoa_r+0x2f0>
 800682a:	f000 bd40 	b.w	80072ae <_dtoa_r+0xb4e>
 800682e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006832:	aa14      	add	r2, sp, #80	@ 0x50
 8006834:	a915      	add	r1, sp, #84	@ 0x54
 8006836:	4648      	mov	r0, r9
 8006838:	f001 fa3e 	bl	8007cb8 <__d2b>
 800683c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006840:	9002      	str	r0, [sp, #8]
 8006842:	2e00      	cmp	r6, #0
 8006844:	d078      	beq.n	8006938 <_dtoa_r+0x1d8>
 8006846:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006848:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800684c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006850:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006854:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006858:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800685c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006860:	4619      	mov	r1, r3
 8006862:	2200      	movs	r2, #0
 8006864:	4b76      	ldr	r3, [pc, #472]	@ (8006a40 <_dtoa_r+0x2e0>)
 8006866:	f7f9 fd6f 	bl	8000348 <__aeabi_dsub>
 800686a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006a18 <_dtoa_r+0x2b8>)
 800686c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006870:	f7f9 ff22 	bl	80006b8 <__aeabi_dmul>
 8006874:	a36a      	add	r3, pc, #424	@ (adr r3, 8006a20 <_dtoa_r+0x2c0>)
 8006876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687a:	f7f9 fd67 	bl	800034c <__adddf3>
 800687e:	4604      	mov	r4, r0
 8006880:	4630      	mov	r0, r6
 8006882:	460d      	mov	r5, r1
 8006884:	f7f9 feae 	bl	80005e4 <__aeabi_i2d>
 8006888:	a367      	add	r3, pc, #412	@ (adr r3, 8006a28 <_dtoa_r+0x2c8>)
 800688a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688e:	f7f9 ff13 	bl	80006b8 <__aeabi_dmul>
 8006892:	4602      	mov	r2, r0
 8006894:	460b      	mov	r3, r1
 8006896:	4620      	mov	r0, r4
 8006898:	4629      	mov	r1, r5
 800689a:	f7f9 fd57 	bl	800034c <__adddf3>
 800689e:	4604      	mov	r4, r0
 80068a0:	460d      	mov	r5, r1
 80068a2:	f7fa f9b9 	bl	8000c18 <__aeabi_d2iz>
 80068a6:	2200      	movs	r2, #0
 80068a8:	4607      	mov	r7, r0
 80068aa:	2300      	movs	r3, #0
 80068ac:	4620      	mov	r0, r4
 80068ae:	4629      	mov	r1, r5
 80068b0:	f7fa f974 	bl	8000b9c <__aeabi_dcmplt>
 80068b4:	b140      	cbz	r0, 80068c8 <_dtoa_r+0x168>
 80068b6:	4638      	mov	r0, r7
 80068b8:	f7f9 fe94 	bl	80005e4 <__aeabi_i2d>
 80068bc:	4622      	mov	r2, r4
 80068be:	462b      	mov	r3, r5
 80068c0:	f7fa f962 	bl	8000b88 <__aeabi_dcmpeq>
 80068c4:	b900      	cbnz	r0, 80068c8 <_dtoa_r+0x168>
 80068c6:	3f01      	subs	r7, #1
 80068c8:	2f16      	cmp	r7, #22
 80068ca:	d852      	bhi.n	8006972 <_dtoa_r+0x212>
 80068cc:	4b5d      	ldr	r3, [pc, #372]	@ (8006a44 <_dtoa_r+0x2e4>)
 80068ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068da:	f7fa f95f 	bl	8000b9c <__aeabi_dcmplt>
 80068de:	2800      	cmp	r0, #0
 80068e0:	d049      	beq.n	8006976 <_dtoa_r+0x216>
 80068e2:	3f01      	subs	r7, #1
 80068e4:	2300      	movs	r3, #0
 80068e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80068e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068ea:	1b9b      	subs	r3, r3, r6
 80068ec:	1e5a      	subs	r2, r3, #1
 80068ee:	bf45      	ittet	mi
 80068f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80068f4:	9300      	strmi	r3, [sp, #0]
 80068f6:	2300      	movpl	r3, #0
 80068f8:	2300      	movmi	r3, #0
 80068fa:	9206      	str	r2, [sp, #24]
 80068fc:	bf54      	ite	pl
 80068fe:	9300      	strpl	r3, [sp, #0]
 8006900:	9306      	strmi	r3, [sp, #24]
 8006902:	2f00      	cmp	r7, #0
 8006904:	db39      	blt.n	800697a <_dtoa_r+0x21a>
 8006906:	9b06      	ldr	r3, [sp, #24]
 8006908:	970d      	str	r7, [sp, #52]	@ 0x34
 800690a:	443b      	add	r3, r7
 800690c:	9306      	str	r3, [sp, #24]
 800690e:	2300      	movs	r3, #0
 8006910:	9308      	str	r3, [sp, #32]
 8006912:	9b07      	ldr	r3, [sp, #28]
 8006914:	2b09      	cmp	r3, #9
 8006916:	d863      	bhi.n	80069e0 <_dtoa_r+0x280>
 8006918:	2b05      	cmp	r3, #5
 800691a:	bfc4      	itt	gt
 800691c:	3b04      	subgt	r3, #4
 800691e:	9307      	strgt	r3, [sp, #28]
 8006920:	9b07      	ldr	r3, [sp, #28]
 8006922:	f1a3 0302 	sub.w	r3, r3, #2
 8006926:	bfcc      	ite	gt
 8006928:	2400      	movgt	r4, #0
 800692a:	2401      	movle	r4, #1
 800692c:	2b03      	cmp	r3, #3
 800692e:	d863      	bhi.n	80069f8 <_dtoa_r+0x298>
 8006930:	e8df f003 	tbb	[pc, r3]
 8006934:	2b375452 	.word	0x2b375452
 8006938:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800693c:	441e      	add	r6, r3
 800693e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006942:	2b20      	cmp	r3, #32
 8006944:	bfc1      	itttt	gt
 8006946:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800694a:	409f      	lslgt	r7, r3
 800694c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006950:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006954:	bfd6      	itet	le
 8006956:	f1c3 0320 	rsble	r3, r3, #32
 800695a:	ea47 0003 	orrgt.w	r0, r7, r3
 800695e:	fa04 f003 	lslle.w	r0, r4, r3
 8006962:	f7f9 fe2f 	bl	80005c4 <__aeabi_ui2d>
 8006966:	2201      	movs	r2, #1
 8006968:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800696c:	3e01      	subs	r6, #1
 800696e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006970:	e776      	b.n	8006860 <_dtoa_r+0x100>
 8006972:	2301      	movs	r3, #1
 8006974:	e7b7      	b.n	80068e6 <_dtoa_r+0x186>
 8006976:	9010      	str	r0, [sp, #64]	@ 0x40
 8006978:	e7b6      	b.n	80068e8 <_dtoa_r+0x188>
 800697a:	9b00      	ldr	r3, [sp, #0]
 800697c:	1bdb      	subs	r3, r3, r7
 800697e:	9300      	str	r3, [sp, #0]
 8006980:	427b      	negs	r3, r7
 8006982:	9308      	str	r3, [sp, #32]
 8006984:	2300      	movs	r3, #0
 8006986:	930d      	str	r3, [sp, #52]	@ 0x34
 8006988:	e7c3      	b.n	8006912 <_dtoa_r+0x1b2>
 800698a:	2301      	movs	r3, #1
 800698c:	9309      	str	r3, [sp, #36]	@ 0x24
 800698e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006990:	eb07 0b03 	add.w	fp, r7, r3
 8006994:	f10b 0301 	add.w	r3, fp, #1
 8006998:	2b01      	cmp	r3, #1
 800699a:	9303      	str	r3, [sp, #12]
 800699c:	bfb8      	it	lt
 800699e:	2301      	movlt	r3, #1
 80069a0:	e006      	b.n	80069b0 <_dtoa_r+0x250>
 80069a2:	2301      	movs	r3, #1
 80069a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	dd28      	ble.n	80069fe <_dtoa_r+0x29e>
 80069ac:	469b      	mov	fp, r3
 80069ae:	9303      	str	r3, [sp, #12]
 80069b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80069b4:	2100      	movs	r1, #0
 80069b6:	2204      	movs	r2, #4
 80069b8:	f102 0514 	add.w	r5, r2, #20
 80069bc:	429d      	cmp	r5, r3
 80069be:	d926      	bls.n	8006a0e <_dtoa_r+0x2ae>
 80069c0:	6041      	str	r1, [r0, #4]
 80069c2:	4648      	mov	r0, r9
 80069c4:	f000 fd9c 	bl	8007500 <_Balloc>
 80069c8:	4682      	mov	sl, r0
 80069ca:	2800      	cmp	r0, #0
 80069cc:	d142      	bne.n	8006a54 <_dtoa_r+0x2f4>
 80069ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006a48 <_dtoa_r+0x2e8>)
 80069d0:	4602      	mov	r2, r0
 80069d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80069d6:	e6da      	b.n	800678e <_dtoa_r+0x2e>
 80069d8:	2300      	movs	r3, #0
 80069da:	e7e3      	b.n	80069a4 <_dtoa_r+0x244>
 80069dc:	2300      	movs	r3, #0
 80069de:	e7d5      	b.n	800698c <_dtoa_r+0x22c>
 80069e0:	2401      	movs	r4, #1
 80069e2:	2300      	movs	r3, #0
 80069e4:	9307      	str	r3, [sp, #28]
 80069e6:	9409      	str	r4, [sp, #36]	@ 0x24
 80069e8:	f04f 3bff 	mov.w	fp, #4294967295
 80069ec:	2200      	movs	r2, #0
 80069ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80069f2:	2312      	movs	r3, #18
 80069f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80069f6:	e7db      	b.n	80069b0 <_dtoa_r+0x250>
 80069f8:	2301      	movs	r3, #1
 80069fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80069fc:	e7f4      	b.n	80069e8 <_dtoa_r+0x288>
 80069fe:	f04f 0b01 	mov.w	fp, #1
 8006a02:	f8cd b00c 	str.w	fp, [sp, #12]
 8006a06:	465b      	mov	r3, fp
 8006a08:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006a0c:	e7d0      	b.n	80069b0 <_dtoa_r+0x250>
 8006a0e:	3101      	adds	r1, #1
 8006a10:	0052      	lsls	r2, r2, #1
 8006a12:	e7d1      	b.n	80069b8 <_dtoa_r+0x258>
 8006a14:	f3af 8000 	nop.w
 8006a18:	636f4361 	.word	0x636f4361
 8006a1c:	3fd287a7 	.word	0x3fd287a7
 8006a20:	8b60c8b3 	.word	0x8b60c8b3
 8006a24:	3fc68a28 	.word	0x3fc68a28
 8006a28:	509f79fb 	.word	0x509f79fb
 8006a2c:	3fd34413 	.word	0x3fd34413
 8006a30:	0800dca6 	.word	0x0800dca6
 8006a34:	0800dcbd 	.word	0x0800dcbd
 8006a38:	7ff00000 	.word	0x7ff00000
 8006a3c:	0800dc71 	.word	0x0800dc71
 8006a40:	3ff80000 	.word	0x3ff80000
 8006a44:	0800de70 	.word	0x0800de70
 8006a48:	0800dd15 	.word	0x0800dd15
 8006a4c:	0800dca2 	.word	0x0800dca2
 8006a50:	0800dc70 	.word	0x0800dc70
 8006a54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a58:	6018      	str	r0, [r3, #0]
 8006a5a:	9b03      	ldr	r3, [sp, #12]
 8006a5c:	2b0e      	cmp	r3, #14
 8006a5e:	f200 80a1 	bhi.w	8006ba4 <_dtoa_r+0x444>
 8006a62:	2c00      	cmp	r4, #0
 8006a64:	f000 809e 	beq.w	8006ba4 <_dtoa_r+0x444>
 8006a68:	2f00      	cmp	r7, #0
 8006a6a:	dd33      	ble.n	8006ad4 <_dtoa_r+0x374>
 8006a6c:	4b9c      	ldr	r3, [pc, #624]	@ (8006ce0 <_dtoa_r+0x580>)
 8006a6e:	f007 020f 	and.w	r2, r7, #15
 8006a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a76:	ed93 7b00 	vldr	d7, [r3]
 8006a7a:	05f8      	lsls	r0, r7, #23
 8006a7c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006a80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006a84:	d516      	bpl.n	8006ab4 <_dtoa_r+0x354>
 8006a86:	4b97      	ldr	r3, [pc, #604]	@ (8006ce4 <_dtoa_r+0x584>)
 8006a88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a90:	f7f9 ff3c 	bl	800090c <__aeabi_ddiv>
 8006a94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a98:	f004 040f 	and.w	r4, r4, #15
 8006a9c:	2603      	movs	r6, #3
 8006a9e:	4d91      	ldr	r5, [pc, #580]	@ (8006ce4 <_dtoa_r+0x584>)
 8006aa0:	b954      	cbnz	r4, 8006ab8 <_dtoa_r+0x358>
 8006aa2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006aa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006aaa:	f7f9 ff2f 	bl	800090c <__aeabi_ddiv>
 8006aae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ab2:	e028      	b.n	8006b06 <_dtoa_r+0x3a6>
 8006ab4:	2602      	movs	r6, #2
 8006ab6:	e7f2      	b.n	8006a9e <_dtoa_r+0x33e>
 8006ab8:	07e1      	lsls	r1, r4, #31
 8006aba:	d508      	bpl.n	8006ace <_dtoa_r+0x36e>
 8006abc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ac0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ac4:	f7f9 fdf8 	bl	80006b8 <__aeabi_dmul>
 8006ac8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006acc:	3601      	adds	r6, #1
 8006ace:	1064      	asrs	r4, r4, #1
 8006ad0:	3508      	adds	r5, #8
 8006ad2:	e7e5      	b.n	8006aa0 <_dtoa_r+0x340>
 8006ad4:	f000 80af 	beq.w	8006c36 <_dtoa_r+0x4d6>
 8006ad8:	427c      	negs	r4, r7
 8006ada:	4b81      	ldr	r3, [pc, #516]	@ (8006ce0 <_dtoa_r+0x580>)
 8006adc:	4d81      	ldr	r5, [pc, #516]	@ (8006ce4 <_dtoa_r+0x584>)
 8006ade:	f004 020f 	and.w	r2, r4, #15
 8006ae2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006aee:	f7f9 fde3 	bl	80006b8 <__aeabi_dmul>
 8006af2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006af6:	1124      	asrs	r4, r4, #4
 8006af8:	2300      	movs	r3, #0
 8006afa:	2602      	movs	r6, #2
 8006afc:	2c00      	cmp	r4, #0
 8006afe:	f040 808f 	bne.w	8006c20 <_dtoa_r+0x4c0>
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1d3      	bne.n	8006aae <_dtoa_r+0x34e>
 8006b06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 8094 	beq.w	8006c3a <_dtoa_r+0x4da>
 8006b12:	4b75      	ldr	r3, [pc, #468]	@ (8006ce8 <_dtoa_r+0x588>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	4620      	mov	r0, r4
 8006b18:	4629      	mov	r1, r5
 8006b1a:	f7fa f83f 	bl	8000b9c <__aeabi_dcmplt>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	f000 808b 	beq.w	8006c3a <_dtoa_r+0x4da>
 8006b24:	9b03      	ldr	r3, [sp, #12]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f000 8087 	beq.w	8006c3a <_dtoa_r+0x4da>
 8006b2c:	f1bb 0f00 	cmp.w	fp, #0
 8006b30:	dd34      	ble.n	8006b9c <_dtoa_r+0x43c>
 8006b32:	4620      	mov	r0, r4
 8006b34:	4b6d      	ldr	r3, [pc, #436]	@ (8006cec <_dtoa_r+0x58c>)
 8006b36:	2200      	movs	r2, #0
 8006b38:	4629      	mov	r1, r5
 8006b3a:	f7f9 fdbd 	bl	80006b8 <__aeabi_dmul>
 8006b3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b42:	f107 38ff 	add.w	r8, r7, #4294967295
 8006b46:	3601      	adds	r6, #1
 8006b48:	465c      	mov	r4, fp
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	f7f9 fd4a 	bl	80005e4 <__aeabi_i2d>
 8006b50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b54:	f7f9 fdb0 	bl	80006b8 <__aeabi_dmul>
 8006b58:	4b65      	ldr	r3, [pc, #404]	@ (8006cf0 <_dtoa_r+0x590>)
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f7f9 fbf6 	bl	800034c <__adddf3>
 8006b60:	4605      	mov	r5, r0
 8006b62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b66:	2c00      	cmp	r4, #0
 8006b68:	d16a      	bne.n	8006c40 <_dtoa_r+0x4e0>
 8006b6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b6e:	4b61      	ldr	r3, [pc, #388]	@ (8006cf4 <_dtoa_r+0x594>)
 8006b70:	2200      	movs	r2, #0
 8006b72:	f7f9 fbe9 	bl	8000348 <__aeabi_dsub>
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b7e:	462a      	mov	r2, r5
 8006b80:	4633      	mov	r3, r6
 8006b82:	f7fa f829 	bl	8000bd8 <__aeabi_dcmpgt>
 8006b86:	2800      	cmp	r0, #0
 8006b88:	f040 8298 	bne.w	80070bc <_dtoa_r+0x95c>
 8006b8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b90:	462a      	mov	r2, r5
 8006b92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b96:	f7fa f801 	bl	8000b9c <__aeabi_dcmplt>
 8006b9a:	bb38      	cbnz	r0, 8006bec <_dtoa_r+0x48c>
 8006b9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006ba0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006ba4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f2c0 8157 	blt.w	8006e5a <_dtoa_r+0x6fa>
 8006bac:	2f0e      	cmp	r7, #14
 8006bae:	f300 8154 	bgt.w	8006e5a <_dtoa_r+0x6fa>
 8006bb2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ce0 <_dtoa_r+0x580>)
 8006bb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bb8:	ed93 7b00 	vldr	d7, [r3]
 8006bbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	ed8d 7b00 	vstr	d7, [sp]
 8006bc4:	f280 80e5 	bge.w	8006d92 <_dtoa_r+0x632>
 8006bc8:	9b03      	ldr	r3, [sp, #12]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	f300 80e1 	bgt.w	8006d92 <_dtoa_r+0x632>
 8006bd0:	d10c      	bne.n	8006bec <_dtoa_r+0x48c>
 8006bd2:	4b48      	ldr	r3, [pc, #288]	@ (8006cf4 <_dtoa_r+0x594>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	ec51 0b17 	vmov	r0, r1, d7
 8006bda:	f7f9 fd6d 	bl	80006b8 <__aeabi_dmul>
 8006bde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006be2:	f7f9 ffef 	bl	8000bc4 <__aeabi_dcmpge>
 8006be6:	2800      	cmp	r0, #0
 8006be8:	f000 8266 	beq.w	80070b8 <_dtoa_r+0x958>
 8006bec:	2400      	movs	r4, #0
 8006bee:	4625      	mov	r5, r4
 8006bf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bf2:	4656      	mov	r6, sl
 8006bf4:	ea6f 0803 	mvn.w	r8, r3
 8006bf8:	2700      	movs	r7, #0
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	4648      	mov	r0, r9
 8006bfe:	f000 fcbf 	bl	8007580 <_Bfree>
 8006c02:	2d00      	cmp	r5, #0
 8006c04:	f000 80bd 	beq.w	8006d82 <_dtoa_r+0x622>
 8006c08:	b12f      	cbz	r7, 8006c16 <_dtoa_r+0x4b6>
 8006c0a:	42af      	cmp	r7, r5
 8006c0c:	d003      	beq.n	8006c16 <_dtoa_r+0x4b6>
 8006c0e:	4639      	mov	r1, r7
 8006c10:	4648      	mov	r0, r9
 8006c12:	f000 fcb5 	bl	8007580 <_Bfree>
 8006c16:	4629      	mov	r1, r5
 8006c18:	4648      	mov	r0, r9
 8006c1a:	f000 fcb1 	bl	8007580 <_Bfree>
 8006c1e:	e0b0      	b.n	8006d82 <_dtoa_r+0x622>
 8006c20:	07e2      	lsls	r2, r4, #31
 8006c22:	d505      	bpl.n	8006c30 <_dtoa_r+0x4d0>
 8006c24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c28:	f7f9 fd46 	bl	80006b8 <__aeabi_dmul>
 8006c2c:	3601      	adds	r6, #1
 8006c2e:	2301      	movs	r3, #1
 8006c30:	1064      	asrs	r4, r4, #1
 8006c32:	3508      	adds	r5, #8
 8006c34:	e762      	b.n	8006afc <_dtoa_r+0x39c>
 8006c36:	2602      	movs	r6, #2
 8006c38:	e765      	b.n	8006b06 <_dtoa_r+0x3a6>
 8006c3a:	9c03      	ldr	r4, [sp, #12]
 8006c3c:	46b8      	mov	r8, r7
 8006c3e:	e784      	b.n	8006b4a <_dtoa_r+0x3ea>
 8006c40:	4b27      	ldr	r3, [pc, #156]	@ (8006ce0 <_dtoa_r+0x580>)
 8006c42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c4c:	4454      	add	r4, sl
 8006c4e:	2900      	cmp	r1, #0
 8006c50:	d054      	beq.n	8006cfc <_dtoa_r+0x59c>
 8006c52:	4929      	ldr	r1, [pc, #164]	@ (8006cf8 <_dtoa_r+0x598>)
 8006c54:	2000      	movs	r0, #0
 8006c56:	f7f9 fe59 	bl	800090c <__aeabi_ddiv>
 8006c5a:	4633      	mov	r3, r6
 8006c5c:	462a      	mov	r2, r5
 8006c5e:	f7f9 fb73 	bl	8000348 <__aeabi_dsub>
 8006c62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c66:	4656      	mov	r6, sl
 8006c68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c6c:	f7f9 ffd4 	bl	8000c18 <__aeabi_d2iz>
 8006c70:	4605      	mov	r5, r0
 8006c72:	f7f9 fcb7 	bl	80005e4 <__aeabi_i2d>
 8006c76:	4602      	mov	r2, r0
 8006c78:	460b      	mov	r3, r1
 8006c7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c7e:	f7f9 fb63 	bl	8000348 <__aeabi_dsub>
 8006c82:	3530      	adds	r5, #48	@ 0x30
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c8c:	f806 5b01 	strb.w	r5, [r6], #1
 8006c90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c94:	f7f9 ff82 	bl	8000b9c <__aeabi_dcmplt>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	d172      	bne.n	8006d82 <_dtoa_r+0x622>
 8006c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ca0:	4911      	ldr	r1, [pc, #68]	@ (8006ce8 <_dtoa_r+0x588>)
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	f7f9 fb50 	bl	8000348 <__aeabi_dsub>
 8006ca8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cac:	f7f9 ff76 	bl	8000b9c <__aeabi_dcmplt>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	f040 80b4 	bne.w	8006e1e <_dtoa_r+0x6be>
 8006cb6:	42a6      	cmp	r6, r4
 8006cb8:	f43f af70 	beq.w	8006b9c <_dtoa_r+0x43c>
 8006cbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8006cec <_dtoa_r+0x58c>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f7f9 fcf8 	bl	80006b8 <__aeabi_dmul>
 8006cc8:	4b08      	ldr	r3, [pc, #32]	@ (8006cec <_dtoa_r+0x58c>)
 8006cca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cce:	2200      	movs	r2, #0
 8006cd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cd4:	f7f9 fcf0 	bl	80006b8 <__aeabi_dmul>
 8006cd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cdc:	e7c4      	b.n	8006c68 <_dtoa_r+0x508>
 8006cde:	bf00      	nop
 8006ce0:	0800de70 	.word	0x0800de70
 8006ce4:	0800de48 	.word	0x0800de48
 8006ce8:	3ff00000 	.word	0x3ff00000
 8006cec:	40240000 	.word	0x40240000
 8006cf0:	401c0000 	.word	0x401c0000
 8006cf4:	40140000 	.word	0x40140000
 8006cf8:	3fe00000 	.word	0x3fe00000
 8006cfc:	4631      	mov	r1, r6
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f7f9 fcda 	bl	80006b8 <__aeabi_dmul>
 8006d04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d08:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006d0a:	4656      	mov	r6, sl
 8006d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d10:	f7f9 ff82 	bl	8000c18 <__aeabi_d2iz>
 8006d14:	4605      	mov	r5, r0
 8006d16:	f7f9 fc65 	bl	80005e4 <__aeabi_i2d>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d22:	f7f9 fb11 	bl	8000348 <__aeabi_dsub>
 8006d26:	3530      	adds	r5, #48	@ 0x30
 8006d28:	f806 5b01 	strb.w	r5, [r6], #1
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	42a6      	cmp	r6, r4
 8006d32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d36:	f04f 0200 	mov.w	r2, #0
 8006d3a:	d124      	bne.n	8006d86 <_dtoa_r+0x626>
 8006d3c:	4baf      	ldr	r3, [pc, #700]	@ (8006ffc <_dtoa_r+0x89c>)
 8006d3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d42:	f7f9 fb03 	bl	800034c <__adddf3>
 8006d46:	4602      	mov	r2, r0
 8006d48:	460b      	mov	r3, r1
 8006d4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d4e:	f7f9 ff43 	bl	8000bd8 <__aeabi_dcmpgt>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	d163      	bne.n	8006e1e <_dtoa_r+0x6be>
 8006d56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d5a:	49a8      	ldr	r1, [pc, #672]	@ (8006ffc <_dtoa_r+0x89c>)
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	f7f9 faf3 	bl	8000348 <__aeabi_dsub>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d6a:	f7f9 ff17 	bl	8000b9c <__aeabi_dcmplt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	f43f af14 	beq.w	8006b9c <_dtoa_r+0x43c>
 8006d74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006d76:	1e73      	subs	r3, r6, #1
 8006d78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d7e:	2b30      	cmp	r3, #48	@ 0x30
 8006d80:	d0f8      	beq.n	8006d74 <_dtoa_r+0x614>
 8006d82:	4647      	mov	r7, r8
 8006d84:	e03b      	b.n	8006dfe <_dtoa_r+0x69e>
 8006d86:	4b9e      	ldr	r3, [pc, #632]	@ (8007000 <_dtoa_r+0x8a0>)
 8006d88:	f7f9 fc96 	bl	80006b8 <__aeabi_dmul>
 8006d8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d90:	e7bc      	b.n	8006d0c <_dtoa_r+0x5ac>
 8006d92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d96:	4656      	mov	r6, sl
 8006d98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	4629      	mov	r1, r5
 8006da0:	f7f9 fdb4 	bl	800090c <__aeabi_ddiv>
 8006da4:	f7f9 ff38 	bl	8000c18 <__aeabi_d2iz>
 8006da8:	4680      	mov	r8, r0
 8006daa:	f7f9 fc1b 	bl	80005e4 <__aeabi_i2d>
 8006dae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006db2:	f7f9 fc81 	bl	80006b8 <__aeabi_dmul>
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4620      	mov	r0, r4
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006dc2:	f7f9 fac1 	bl	8000348 <__aeabi_dsub>
 8006dc6:	f806 4b01 	strb.w	r4, [r6], #1
 8006dca:	9d03      	ldr	r5, [sp, #12]
 8006dcc:	eba6 040a 	sub.w	r4, r6, sl
 8006dd0:	42a5      	cmp	r5, r4
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	d133      	bne.n	8006e40 <_dtoa_r+0x6e0>
 8006dd8:	f7f9 fab8 	bl	800034c <__adddf3>
 8006ddc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006de0:	4604      	mov	r4, r0
 8006de2:	460d      	mov	r5, r1
 8006de4:	f7f9 fef8 	bl	8000bd8 <__aeabi_dcmpgt>
 8006de8:	b9c0      	cbnz	r0, 8006e1c <_dtoa_r+0x6bc>
 8006dea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dee:	4620      	mov	r0, r4
 8006df0:	4629      	mov	r1, r5
 8006df2:	f7f9 fec9 	bl	8000b88 <__aeabi_dcmpeq>
 8006df6:	b110      	cbz	r0, 8006dfe <_dtoa_r+0x69e>
 8006df8:	f018 0f01 	tst.w	r8, #1
 8006dfc:	d10e      	bne.n	8006e1c <_dtoa_r+0x6bc>
 8006dfe:	9902      	ldr	r1, [sp, #8]
 8006e00:	4648      	mov	r0, r9
 8006e02:	f000 fbbd 	bl	8007580 <_Bfree>
 8006e06:	2300      	movs	r3, #0
 8006e08:	7033      	strb	r3, [r6, #0]
 8006e0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006e0c:	3701      	adds	r7, #1
 8006e0e:	601f      	str	r7, [r3, #0]
 8006e10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f000 824b 	beq.w	80072ae <_dtoa_r+0xb4e>
 8006e18:	601e      	str	r6, [r3, #0]
 8006e1a:	e248      	b.n	80072ae <_dtoa_r+0xb4e>
 8006e1c:	46b8      	mov	r8, r7
 8006e1e:	4633      	mov	r3, r6
 8006e20:	461e      	mov	r6, r3
 8006e22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e26:	2a39      	cmp	r2, #57	@ 0x39
 8006e28:	d106      	bne.n	8006e38 <_dtoa_r+0x6d8>
 8006e2a:	459a      	cmp	sl, r3
 8006e2c:	d1f8      	bne.n	8006e20 <_dtoa_r+0x6c0>
 8006e2e:	2230      	movs	r2, #48	@ 0x30
 8006e30:	f108 0801 	add.w	r8, r8, #1
 8006e34:	f88a 2000 	strb.w	r2, [sl]
 8006e38:	781a      	ldrb	r2, [r3, #0]
 8006e3a:	3201      	adds	r2, #1
 8006e3c:	701a      	strb	r2, [r3, #0]
 8006e3e:	e7a0      	b.n	8006d82 <_dtoa_r+0x622>
 8006e40:	4b6f      	ldr	r3, [pc, #444]	@ (8007000 <_dtoa_r+0x8a0>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	f7f9 fc38 	bl	80006b8 <__aeabi_dmul>
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	460d      	mov	r5, r1
 8006e50:	f7f9 fe9a 	bl	8000b88 <__aeabi_dcmpeq>
 8006e54:	2800      	cmp	r0, #0
 8006e56:	d09f      	beq.n	8006d98 <_dtoa_r+0x638>
 8006e58:	e7d1      	b.n	8006dfe <_dtoa_r+0x69e>
 8006e5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e5c:	2a00      	cmp	r2, #0
 8006e5e:	f000 80ea 	beq.w	8007036 <_dtoa_r+0x8d6>
 8006e62:	9a07      	ldr	r2, [sp, #28]
 8006e64:	2a01      	cmp	r2, #1
 8006e66:	f300 80cd 	bgt.w	8007004 <_dtoa_r+0x8a4>
 8006e6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006e6c:	2a00      	cmp	r2, #0
 8006e6e:	f000 80c1 	beq.w	8006ff4 <_dtoa_r+0x894>
 8006e72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e76:	9c08      	ldr	r4, [sp, #32]
 8006e78:	9e00      	ldr	r6, [sp, #0]
 8006e7a:	9a00      	ldr	r2, [sp, #0]
 8006e7c:	441a      	add	r2, r3
 8006e7e:	9200      	str	r2, [sp, #0]
 8006e80:	9a06      	ldr	r2, [sp, #24]
 8006e82:	2101      	movs	r1, #1
 8006e84:	441a      	add	r2, r3
 8006e86:	4648      	mov	r0, r9
 8006e88:	9206      	str	r2, [sp, #24]
 8006e8a:	f000 fc77 	bl	800777c <__i2b>
 8006e8e:	4605      	mov	r5, r0
 8006e90:	b166      	cbz	r6, 8006eac <_dtoa_r+0x74c>
 8006e92:	9b06      	ldr	r3, [sp, #24]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	dd09      	ble.n	8006eac <_dtoa_r+0x74c>
 8006e98:	42b3      	cmp	r3, r6
 8006e9a:	9a00      	ldr	r2, [sp, #0]
 8006e9c:	bfa8      	it	ge
 8006e9e:	4633      	movge	r3, r6
 8006ea0:	1ad2      	subs	r2, r2, r3
 8006ea2:	9200      	str	r2, [sp, #0]
 8006ea4:	9a06      	ldr	r2, [sp, #24]
 8006ea6:	1af6      	subs	r6, r6, r3
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	9306      	str	r3, [sp, #24]
 8006eac:	9b08      	ldr	r3, [sp, #32]
 8006eae:	b30b      	cbz	r3, 8006ef4 <_dtoa_r+0x794>
 8006eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 80c6 	beq.w	8007044 <_dtoa_r+0x8e4>
 8006eb8:	2c00      	cmp	r4, #0
 8006eba:	f000 80c0 	beq.w	800703e <_dtoa_r+0x8de>
 8006ebe:	4629      	mov	r1, r5
 8006ec0:	4622      	mov	r2, r4
 8006ec2:	4648      	mov	r0, r9
 8006ec4:	f000 fd12 	bl	80078ec <__pow5mult>
 8006ec8:	9a02      	ldr	r2, [sp, #8]
 8006eca:	4601      	mov	r1, r0
 8006ecc:	4605      	mov	r5, r0
 8006ece:	4648      	mov	r0, r9
 8006ed0:	f000 fc6a 	bl	80077a8 <__multiply>
 8006ed4:	9902      	ldr	r1, [sp, #8]
 8006ed6:	4680      	mov	r8, r0
 8006ed8:	4648      	mov	r0, r9
 8006eda:	f000 fb51 	bl	8007580 <_Bfree>
 8006ede:	9b08      	ldr	r3, [sp, #32]
 8006ee0:	1b1b      	subs	r3, r3, r4
 8006ee2:	9308      	str	r3, [sp, #32]
 8006ee4:	f000 80b1 	beq.w	800704a <_dtoa_r+0x8ea>
 8006ee8:	9a08      	ldr	r2, [sp, #32]
 8006eea:	4641      	mov	r1, r8
 8006eec:	4648      	mov	r0, r9
 8006eee:	f000 fcfd 	bl	80078ec <__pow5mult>
 8006ef2:	9002      	str	r0, [sp, #8]
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	4648      	mov	r0, r9
 8006ef8:	f000 fc40 	bl	800777c <__i2b>
 8006efc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006efe:	4604      	mov	r4, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 81d8 	beq.w	80072b6 <_dtoa_r+0xb56>
 8006f06:	461a      	mov	r2, r3
 8006f08:	4601      	mov	r1, r0
 8006f0a:	4648      	mov	r0, r9
 8006f0c:	f000 fcee 	bl	80078ec <__pow5mult>
 8006f10:	9b07      	ldr	r3, [sp, #28]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	4604      	mov	r4, r0
 8006f16:	f300 809f 	bgt.w	8007058 <_dtoa_r+0x8f8>
 8006f1a:	9b04      	ldr	r3, [sp, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f040 8097 	bne.w	8007050 <_dtoa_r+0x8f0>
 8006f22:	9b05      	ldr	r3, [sp, #20]
 8006f24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f040 8093 	bne.w	8007054 <_dtoa_r+0x8f4>
 8006f2e:	9b05      	ldr	r3, [sp, #20]
 8006f30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f34:	0d1b      	lsrs	r3, r3, #20
 8006f36:	051b      	lsls	r3, r3, #20
 8006f38:	b133      	cbz	r3, 8006f48 <_dtoa_r+0x7e8>
 8006f3a:	9b00      	ldr	r3, [sp, #0]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	9b06      	ldr	r3, [sp, #24]
 8006f42:	3301      	adds	r3, #1
 8006f44:	9306      	str	r3, [sp, #24]
 8006f46:	2301      	movs	r3, #1
 8006f48:	9308      	str	r3, [sp, #32]
 8006f4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 81b8 	beq.w	80072c2 <_dtoa_r+0xb62>
 8006f52:	6923      	ldr	r3, [r4, #16]
 8006f54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f58:	6918      	ldr	r0, [r3, #16]
 8006f5a:	f000 fbc3 	bl	80076e4 <__hi0bits>
 8006f5e:	f1c0 0020 	rsb	r0, r0, #32
 8006f62:	9b06      	ldr	r3, [sp, #24]
 8006f64:	4418      	add	r0, r3
 8006f66:	f010 001f 	ands.w	r0, r0, #31
 8006f6a:	f000 8082 	beq.w	8007072 <_dtoa_r+0x912>
 8006f6e:	f1c0 0320 	rsb	r3, r0, #32
 8006f72:	2b04      	cmp	r3, #4
 8006f74:	dd73      	ble.n	800705e <_dtoa_r+0x8fe>
 8006f76:	9b00      	ldr	r3, [sp, #0]
 8006f78:	f1c0 001c 	rsb	r0, r0, #28
 8006f7c:	4403      	add	r3, r0
 8006f7e:	9300      	str	r3, [sp, #0]
 8006f80:	9b06      	ldr	r3, [sp, #24]
 8006f82:	4403      	add	r3, r0
 8006f84:	4406      	add	r6, r0
 8006f86:	9306      	str	r3, [sp, #24]
 8006f88:	9b00      	ldr	r3, [sp, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	dd05      	ble.n	8006f9a <_dtoa_r+0x83a>
 8006f8e:	9902      	ldr	r1, [sp, #8]
 8006f90:	461a      	mov	r2, r3
 8006f92:	4648      	mov	r0, r9
 8006f94:	f000 fd04 	bl	80079a0 <__lshift>
 8006f98:	9002      	str	r0, [sp, #8]
 8006f9a:	9b06      	ldr	r3, [sp, #24]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	dd05      	ble.n	8006fac <_dtoa_r+0x84c>
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	4648      	mov	r0, r9
 8006fa6:	f000 fcfb 	bl	80079a0 <__lshift>
 8006faa:	4604      	mov	r4, r0
 8006fac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d061      	beq.n	8007076 <_dtoa_r+0x916>
 8006fb2:	9802      	ldr	r0, [sp, #8]
 8006fb4:	4621      	mov	r1, r4
 8006fb6:	f000 fd5f 	bl	8007a78 <__mcmp>
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	da5b      	bge.n	8007076 <_dtoa_r+0x916>
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	9902      	ldr	r1, [sp, #8]
 8006fc2:	220a      	movs	r2, #10
 8006fc4:	4648      	mov	r0, r9
 8006fc6:	f000 fafd 	bl	80075c4 <__multadd>
 8006fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fcc:	9002      	str	r0, [sp, #8]
 8006fce:	f107 38ff 	add.w	r8, r7, #4294967295
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 8177 	beq.w	80072c6 <_dtoa_r+0xb66>
 8006fd8:	4629      	mov	r1, r5
 8006fda:	2300      	movs	r3, #0
 8006fdc:	220a      	movs	r2, #10
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f000 faf0 	bl	80075c4 <__multadd>
 8006fe4:	f1bb 0f00 	cmp.w	fp, #0
 8006fe8:	4605      	mov	r5, r0
 8006fea:	dc6f      	bgt.n	80070cc <_dtoa_r+0x96c>
 8006fec:	9b07      	ldr	r3, [sp, #28]
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	dc49      	bgt.n	8007086 <_dtoa_r+0x926>
 8006ff2:	e06b      	b.n	80070cc <_dtoa_r+0x96c>
 8006ff4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ff6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006ffa:	e73c      	b.n	8006e76 <_dtoa_r+0x716>
 8006ffc:	3fe00000 	.word	0x3fe00000
 8007000:	40240000 	.word	0x40240000
 8007004:	9b03      	ldr	r3, [sp, #12]
 8007006:	1e5c      	subs	r4, r3, #1
 8007008:	9b08      	ldr	r3, [sp, #32]
 800700a:	42a3      	cmp	r3, r4
 800700c:	db09      	blt.n	8007022 <_dtoa_r+0x8c2>
 800700e:	1b1c      	subs	r4, r3, r4
 8007010:	9b03      	ldr	r3, [sp, #12]
 8007012:	2b00      	cmp	r3, #0
 8007014:	f6bf af30 	bge.w	8006e78 <_dtoa_r+0x718>
 8007018:	9b00      	ldr	r3, [sp, #0]
 800701a:	9a03      	ldr	r2, [sp, #12]
 800701c:	1a9e      	subs	r6, r3, r2
 800701e:	2300      	movs	r3, #0
 8007020:	e72b      	b.n	8006e7a <_dtoa_r+0x71a>
 8007022:	9b08      	ldr	r3, [sp, #32]
 8007024:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007026:	9408      	str	r4, [sp, #32]
 8007028:	1ae3      	subs	r3, r4, r3
 800702a:	441a      	add	r2, r3
 800702c:	9e00      	ldr	r6, [sp, #0]
 800702e:	9b03      	ldr	r3, [sp, #12]
 8007030:	920d      	str	r2, [sp, #52]	@ 0x34
 8007032:	2400      	movs	r4, #0
 8007034:	e721      	b.n	8006e7a <_dtoa_r+0x71a>
 8007036:	9c08      	ldr	r4, [sp, #32]
 8007038:	9e00      	ldr	r6, [sp, #0]
 800703a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800703c:	e728      	b.n	8006e90 <_dtoa_r+0x730>
 800703e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007042:	e751      	b.n	8006ee8 <_dtoa_r+0x788>
 8007044:	9a08      	ldr	r2, [sp, #32]
 8007046:	9902      	ldr	r1, [sp, #8]
 8007048:	e750      	b.n	8006eec <_dtoa_r+0x78c>
 800704a:	f8cd 8008 	str.w	r8, [sp, #8]
 800704e:	e751      	b.n	8006ef4 <_dtoa_r+0x794>
 8007050:	2300      	movs	r3, #0
 8007052:	e779      	b.n	8006f48 <_dtoa_r+0x7e8>
 8007054:	9b04      	ldr	r3, [sp, #16]
 8007056:	e777      	b.n	8006f48 <_dtoa_r+0x7e8>
 8007058:	2300      	movs	r3, #0
 800705a:	9308      	str	r3, [sp, #32]
 800705c:	e779      	b.n	8006f52 <_dtoa_r+0x7f2>
 800705e:	d093      	beq.n	8006f88 <_dtoa_r+0x828>
 8007060:	9a00      	ldr	r2, [sp, #0]
 8007062:	331c      	adds	r3, #28
 8007064:	441a      	add	r2, r3
 8007066:	9200      	str	r2, [sp, #0]
 8007068:	9a06      	ldr	r2, [sp, #24]
 800706a:	441a      	add	r2, r3
 800706c:	441e      	add	r6, r3
 800706e:	9206      	str	r2, [sp, #24]
 8007070:	e78a      	b.n	8006f88 <_dtoa_r+0x828>
 8007072:	4603      	mov	r3, r0
 8007074:	e7f4      	b.n	8007060 <_dtoa_r+0x900>
 8007076:	9b03      	ldr	r3, [sp, #12]
 8007078:	2b00      	cmp	r3, #0
 800707a:	46b8      	mov	r8, r7
 800707c:	dc20      	bgt.n	80070c0 <_dtoa_r+0x960>
 800707e:	469b      	mov	fp, r3
 8007080:	9b07      	ldr	r3, [sp, #28]
 8007082:	2b02      	cmp	r3, #2
 8007084:	dd1e      	ble.n	80070c4 <_dtoa_r+0x964>
 8007086:	f1bb 0f00 	cmp.w	fp, #0
 800708a:	f47f adb1 	bne.w	8006bf0 <_dtoa_r+0x490>
 800708e:	4621      	mov	r1, r4
 8007090:	465b      	mov	r3, fp
 8007092:	2205      	movs	r2, #5
 8007094:	4648      	mov	r0, r9
 8007096:	f000 fa95 	bl	80075c4 <__multadd>
 800709a:	4601      	mov	r1, r0
 800709c:	4604      	mov	r4, r0
 800709e:	9802      	ldr	r0, [sp, #8]
 80070a0:	f000 fcea 	bl	8007a78 <__mcmp>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	f77f ada3 	ble.w	8006bf0 <_dtoa_r+0x490>
 80070aa:	4656      	mov	r6, sl
 80070ac:	2331      	movs	r3, #49	@ 0x31
 80070ae:	f806 3b01 	strb.w	r3, [r6], #1
 80070b2:	f108 0801 	add.w	r8, r8, #1
 80070b6:	e59f      	b.n	8006bf8 <_dtoa_r+0x498>
 80070b8:	9c03      	ldr	r4, [sp, #12]
 80070ba:	46b8      	mov	r8, r7
 80070bc:	4625      	mov	r5, r4
 80070be:	e7f4      	b.n	80070aa <_dtoa_r+0x94a>
 80070c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80070c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 8101 	beq.w	80072ce <_dtoa_r+0xb6e>
 80070cc:	2e00      	cmp	r6, #0
 80070ce:	dd05      	ble.n	80070dc <_dtoa_r+0x97c>
 80070d0:	4629      	mov	r1, r5
 80070d2:	4632      	mov	r2, r6
 80070d4:	4648      	mov	r0, r9
 80070d6:	f000 fc63 	bl	80079a0 <__lshift>
 80070da:	4605      	mov	r5, r0
 80070dc:	9b08      	ldr	r3, [sp, #32]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d05c      	beq.n	800719c <_dtoa_r+0xa3c>
 80070e2:	6869      	ldr	r1, [r5, #4]
 80070e4:	4648      	mov	r0, r9
 80070e6:	f000 fa0b 	bl	8007500 <_Balloc>
 80070ea:	4606      	mov	r6, r0
 80070ec:	b928      	cbnz	r0, 80070fa <_dtoa_r+0x99a>
 80070ee:	4b82      	ldr	r3, [pc, #520]	@ (80072f8 <_dtoa_r+0xb98>)
 80070f0:	4602      	mov	r2, r0
 80070f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80070f6:	f7ff bb4a 	b.w	800678e <_dtoa_r+0x2e>
 80070fa:	692a      	ldr	r2, [r5, #16]
 80070fc:	3202      	adds	r2, #2
 80070fe:	0092      	lsls	r2, r2, #2
 8007100:	f105 010c 	add.w	r1, r5, #12
 8007104:	300c      	adds	r0, #12
 8007106:	f001 ff69 	bl	8008fdc <memcpy>
 800710a:	2201      	movs	r2, #1
 800710c:	4631      	mov	r1, r6
 800710e:	4648      	mov	r0, r9
 8007110:	f000 fc46 	bl	80079a0 <__lshift>
 8007114:	f10a 0301 	add.w	r3, sl, #1
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	eb0a 030b 	add.w	r3, sl, fp
 800711e:	9308      	str	r3, [sp, #32]
 8007120:	9b04      	ldr	r3, [sp, #16]
 8007122:	f003 0301 	and.w	r3, r3, #1
 8007126:	462f      	mov	r7, r5
 8007128:	9306      	str	r3, [sp, #24]
 800712a:	4605      	mov	r5, r0
 800712c:	9b00      	ldr	r3, [sp, #0]
 800712e:	9802      	ldr	r0, [sp, #8]
 8007130:	4621      	mov	r1, r4
 8007132:	f103 3bff 	add.w	fp, r3, #4294967295
 8007136:	f7ff fa89 	bl	800664c <quorem>
 800713a:	4603      	mov	r3, r0
 800713c:	3330      	adds	r3, #48	@ 0x30
 800713e:	9003      	str	r0, [sp, #12]
 8007140:	4639      	mov	r1, r7
 8007142:	9802      	ldr	r0, [sp, #8]
 8007144:	9309      	str	r3, [sp, #36]	@ 0x24
 8007146:	f000 fc97 	bl	8007a78 <__mcmp>
 800714a:	462a      	mov	r2, r5
 800714c:	9004      	str	r0, [sp, #16]
 800714e:	4621      	mov	r1, r4
 8007150:	4648      	mov	r0, r9
 8007152:	f000 fcad 	bl	8007ab0 <__mdiff>
 8007156:	68c2      	ldr	r2, [r0, #12]
 8007158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800715a:	4606      	mov	r6, r0
 800715c:	bb02      	cbnz	r2, 80071a0 <_dtoa_r+0xa40>
 800715e:	4601      	mov	r1, r0
 8007160:	9802      	ldr	r0, [sp, #8]
 8007162:	f000 fc89 	bl	8007a78 <__mcmp>
 8007166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007168:	4602      	mov	r2, r0
 800716a:	4631      	mov	r1, r6
 800716c:	4648      	mov	r0, r9
 800716e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007170:	9309      	str	r3, [sp, #36]	@ 0x24
 8007172:	f000 fa05 	bl	8007580 <_Bfree>
 8007176:	9b07      	ldr	r3, [sp, #28]
 8007178:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800717a:	9e00      	ldr	r6, [sp, #0]
 800717c:	ea42 0103 	orr.w	r1, r2, r3
 8007180:	9b06      	ldr	r3, [sp, #24]
 8007182:	4319      	orrs	r1, r3
 8007184:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007186:	d10d      	bne.n	80071a4 <_dtoa_r+0xa44>
 8007188:	2b39      	cmp	r3, #57	@ 0x39
 800718a:	d027      	beq.n	80071dc <_dtoa_r+0xa7c>
 800718c:	9a04      	ldr	r2, [sp, #16]
 800718e:	2a00      	cmp	r2, #0
 8007190:	dd01      	ble.n	8007196 <_dtoa_r+0xa36>
 8007192:	9b03      	ldr	r3, [sp, #12]
 8007194:	3331      	adds	r3, #49	@ 0x31
 8007196:	f88b 3000 	strb.w	r3, [fp]
 800719a:	e52e      	b.n	8006bfa <_dtoa_r+0x49a>
 800719c:	4628      	mov	r0, r5
 800719e:	e7b9      	b.n	8007114 <_dtoa_r+0x9b4>
 80071a0:	2201      	movs	r2, #1
 80071a2:	e7e2      	b.n	800716a <_dtoa_r+0xa0a>
 80071a4:	9904      	ldr	r1, [sp, #16]
 80071a6:	2900      	cmp	r1, #0
 80071a8:	db04      	blt.n	80071b4 <_dtoa_r+0xa54>
 80071aa:	9807      	ldr	r0, [sp, #28]
 80071ac:	4301      	orrs	r1, r0
 80071ae:	9806      	ldr	r0, [sp, #24]
 80071b0:	4301      	orrs	r1, r0
 80071b2:	d120      	bne.n	80071f6 <_dtoa_r+0xa96>
 80071b4:	2a00      	cmp	r2, #0
 80071b6:	ddee      	ble.n	8007196 <_dtoa_r+0xa36>
 80071b8:	9902      	ldr	r1, [sp, #8]
 80071ba:	9300      	str	r3, [sp, #0]
 80071bc:	2201      	movs	r2, #1
 80071be:	4648      	mov	r0, r9
 80071c0:	f000 fbee 	bl	80079a0 <__lshift>
 80071c4:	4621      	mov	r1, r4
 80071c6:	9002      	str	r0, [sp, #8]
 80071c8:	f000 fc56 	bl	8007a78 <__mcmp>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	9b00      	ldr	r3, [sp, #0]
 80071d0:	dc02      	bgt.n	80071d8 <_dtoa_r+0xa78>
 80071d2:	d1e0      	bne.n	8007196 <_dtoa_r+0xa36>
 80071d4:	07da      	lsls	r2, r3, #31
 80071d6:	d5de      	bpl.n	8007196 <_dtoa_r+0xa36>
 80071d8:	2b39      	cmp	r3, #57	@ 0x39
 80071da:	d1da      	bne.n	8007192 <_dtoa_r+0xa32>
 80071dc:	2339      	movs	r3, #57	@ 0x39
 80071de:	f88b 3000 	strb.w	r3, [fp]
 80071e2:	4633      	mov	r3, r6
 80071e4:	461e      	mov	r6, r3
 80071e6:	3b01      	subs	r3, #1
 80071e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80071ec:	2a39      	cmp	r2, #57	@ 0x39
 80071ee:	d04e      	beq.n	800728e <_dtoa_r+0xb2e>
 80071f0:	3201      	adds	r2, #1
 80071f2:	701a      	strb	r2, [r3, #0]
 80071f4:	e501      	b.n	8006bfa <_dtoa_r+0x49a>
 80071f6:	2a00      	cmp	r2, #0
 80071f8:	dd03      	ble.n	8007202 <_dtoa_r+0xaa2>
 80071fa:	2b39      	cmp	r3, #57	@ 0x39
 80071fc:	d0ee      	beq.n	80071dc <_dtoa_r+0xa7c>
 80071fe:	3301      	adds	r3, #1
 8007200:	e7c9      	b.n	8007196 <_dtoa_r+0xa36>
 8007202:	9a00      	ldr	r2, [sp, #0]
 8007204:	9908      	ldr	r1, [sp, #32]
 8007206:	f802 3c01 	strb.w	r3, [r2, #-1]
 800720a:	428a      	cmp	r2, r1
 800720c:	d028      	beq.n	8007260 <_dtoa_r+0xb00>
 800720e:	9902      	ldr	r1, [sp, #8]
 8007210:	2300      	movs	r3, #0
 8007212:	220a      	movs	r2, #10
 8007214:	4648      	mov	r0, r9
 8007216:	f000 f9d5 	bl	80075c4 <__multadd>
 800721a:	42af      	cmp	r7, r5
 800721c:	9002      	str	r0, [sp, #8]
 800721e:	f04f 0300 	mov.w	r3, #0
 8007222:	f04f 020a 	mov.w	r2, #10
 8007226:	4639      	mov	r1, r7
 8007228:	4648      	mov	r0, r9
 800722a:	d107      	bne.n	800723c <_dtoa_r+0xadc>
 800722c:	f000 f9ca 	bl	80075c4 <__multadd>
 8007230:	4607      	mov	r7, r0
 8007232:	4605      	mov	r5, r0
 8007234:	9b00      	ldr	r3, [sp, #0]
 8007236:	3301      	adds	r3, #1
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	e777      	b.n	800712c <_dtoa_r+0x9cc>
 800723c:	f000 f9c2 	bl	80075c4 <__multadd>
 8007240:	4629      	mov	r1, r5
 8007242:	4607      	mov	r7, r0
 8007244:	2300      	movs	r3, #0
 8007246:	220a      	movs	r2, #10
 8007248:	4648      	mov	r0, r9
 800724a:	f000 f9bb 	bl	80075c4 <__multadd>
 800724e:	4605      	mov	r5, r0
 8007250:	e7f0      	b.n	8007234 <_dtoa_r+0xad4>
 8007252:	f1bb 0f00 	cmp.w	fp, #0
 8007256:	bfcc      	ite	gt
 8007258:	465e      	movgt	r6, fp
 800725a:	2601      	movle	r6, #1
 800725c:	4456      	add	r6, sl
 800725e:	2700      	movs	r7, #0
 8007260:	9902      	ldr	r1, [sp, #8]
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	2201      	movs	r2, #1
 8007266:	4648      	mov	r0, r9
 8007268:	f000 fb9a 	bl	80079a0 <__lshift>
 800726c:	4621      	mov	r1, r4
 800726e:	9002      	str	r0, [sp, #8]
 8007270:	f000 fc02 	bl	8007a78 <__mcmp>
 8007274:	2800      	cmp	r0, #0
 8007276:	dcb4      	bgt.n	80071e2 <_dtoa_r+0xa82>
 8007278:	d102      	bne.n	8007280 <_dtoa_r+0xb20>
 800727a:	9b00      	ldr	r3, [sp, #0]
 800727c:	07db      	lsls	r3, r3, #31
 800727e:	d4b0      	bmi.n	80071e2 <_dtoa_r+0xa82>
 8007280:	4633      	mov	r3, r6
 8007282:	461e      	mov	r6, r3
 8007284:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007288:	2a30      	cmp	r2, #48	@ 0x30
 800728a:	d0fa      	beq.n	8007282 <_dtoa_r+0xb22>
 800728c:	e4b5      	b.n	8006bfa <_dtoa_r+0x49a>
 800728e:	459a      	cmp	sl, r3
 8007290:	d1a8      	bne.n	80071e4 <_dtoa_r+0xa84>
 8007292:	2331      	movs	r3, #49	@ 0x31
 8007294:	f108 0801 	add.w	r8, r8, #1
 8007298:	f88a 3000 	strb.w	r3, [sl]
 800729c:	e4ad      	b.n	8006bfa <_dtoa_r+0x49a>
 800729e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80072fc <_dtoa_r+0xb9c>
 80072a4:	b11b      	cbz	r3, 80072ae <_dtoa_r+0xb4e>
 80072a6:	f10a 0308 	add.w	r3, sl, #8
 80072aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80072ac:	6013      	str	r3, [r2, #0]
 80072ae:	4650      	mov	r0, sl
 80072b0:	b017      	add	sp, #92	@ 0x5c
 80072b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b6:	9b07      	ldr	r3, [sp, #28]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	f77f ae2e 	ble.w	8006f1a <_dtoa_r+0x7ba>
 80072be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072c0:	9308      	str	r3, [sp, #32]
 80072c2:	2001      	movs	r0, #1
 80072c4:	e64d      	b.n	8006f62 <_dtoa_r+0x802>
 80072c6:	f1bb 0f00 	cmp.w	fp, #0
 80072ca:	f77f aed9 	ble.w	8007080 <_dtoa_r+0x920>
 80072ce:	4656      	mov	r6, sl
 80072d0:	9802      	ldr	r0, [sp, #8]
 80072d2:	4621      	mov	r1, r4
 80072d4:	f7ff f9ba 	bl	800664c <quorem>
 80072d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80072dc:	f806 3b01 	strb.w	r3, [r6], #1
 80072e0:	eba6 020a 	sub.w	r2, r6, sl
 80072e4:	4593      	cmp	fp, r2
 80072e6:	ddb4      	ble.n	8007252 <_dtoa_r+0xaf2>
 80072e8:	9902      	ldr	r1, [sp, #8]
 80072ea:	2300      	movs	r3, #0
 80072ec:	220a      	movs	r2, #10
 80072ee:	4648      	mov	r0, r9
 80072f0:	f000 f968 	bl	80075c4 <__multadd>
 80072f4:	9002      	str	r0, [sp, #8]
 80072f6:	e7eb      	b.n	80072d0 <_dtoa_r+0xb70>
 80072f8:	0800dd15 	.word	0x0800dd15
 80072fc:	0800dc99 	.word	0x0800dc99

08007300 <_free_r>:
 8007300:	b538      	push	{r3, r4, r5, lr}
 8007302:	4605      	mov	r5, r0
 8007304:	2900      	cmp	r1, #0
 8007306:	d041      	beq.n	800738c <_free_r+0x8c>
 8007308:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800730c:	1f0c      	subs	r4, r1, #4
 800730e:	2b00      	cmp	r3, #0
 8007310:	bfb8      	it	lt
 8007312:	18e4      	addlt	r4, r4, r3
 8007314:	f000 f8e8 	bl	80074e8 <__malloc_lock>
 8007318:	4a1d      	ldr	r2, [pc, #116]	@ (8007390 <_free_r+0x90>)
 800731a:	6813      	ldr	r3, [r2, #0]
 800731c:	b933      	cbnz	r3, 800732c <_free_r+0x2c>
 800731e:	6063      	str	r3, [r4, #4]
 8007320:	6014      	str	r4, [r2, #0]
 8007322:	4628      	mov	r0, r5
 8007324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007328:	f000 b8e4 	b.w	80074f4 <__malloc_unlock>
 800732c:	42a3      	cmp	r3, r4
 800732e:	d908      	bls.n	8007342 <_free_r+0x42>
 8007330:	6820      	ldr	r0, [r4, #0]
 8007332:	1821      	adds	r1, r4, r0
 8007334:	428b      	cmp	r3, r1
 8007336:	bf01      	itttt	eq
 8007338:	6819      	ldreq	r1, [r3, #0]
 800733a:	685b      	ldreq	r3, [r3, #4]
 800733c:	1809      	addeq	r1, r1, r0
 800733e:	6021      	streq	r1, [r4, #0]
 8007340:	e7ed      	b.n	800731e <_free_r+0x1e>
 8007342:	461a      	mov	r2, r3
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	b10b      	cbz	r3, 800734c <_free_r+0x4c>
 8007348:	42a3      	cmp	r3, r4
 800734a:	d9fa      	bls.n	8007342 <_free_r+0x42>
 800734c:	6811      	ldr	r1, [r2, #0]
 800734e:	1850      	adds	r0, r2, r1
 8007350:	42a0      	cmp	r0, r4
 8007352:	d10b      	bne.n	800736c <_free_r+0x6c>
 8007354:	6820      	ldr	r0, [r4, #0]
 8007356:	4401      	add	r1, r0
 8007358:	1850      	adds	r0, r2, r1
 800735a:	4283      	cmp	r3, r0
 800735c:	6011      	str	r1, [r2, #0]
 800735e:	d1e0      	bne.n	8007322 <_free_r+0x22>
 8007360:	6818      	ldr	r0, [r3, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	6053      	str	r3, [r2, #4]
 8007366:	4408      	add	r0, r1
 8007368:	6010      	str	r0, [r2, #0]
 800736a:	e7da      	b.n	8007322 <_free_r+0x22>
 800736c:	d902      	bls.n	8007374 <_free_r+0x74>
 800736e:	230c      	movs	r3, #12
 8007370:	602b      	str	r3, [r5, #0]
 8007372:	e7d6      	b.n	8007322 <_free_r+0x22>
 8007374:	6820      	ldr	r0, [r4, #0]
 8007376:	1821      	adds	r1, r4, r0
 8007378:	428b      	cmp	r3, r1
 800737a:	bf04      	itt	eq
 800737c:	6819      	ldreq	r1, [r3, #0]
 800737e:	685b      	ldreq	r3, [r3, #4]
 8007380:	6063      	str	r3, [r4, #4]
 8007382:	bf04      	itt	eq
 8007384:	1809      	addeq	r1, r1, r0
 8007386:	6021      	streq	r1, [r4, #0]
 8007388:	6054      	str	r4, [r2, #4]
 800738a:	e7ca      	b.n	8007322 <_free_r+0x22>
 800738c:	bd38      	pop	{r3, r4, r5, pc}
 800738e:	bf00      	nop
 8007390:	200048b8 	.word	0x200048b8

08007394 <malloc>:
 8007394:	4b02      	ldr	r3, [pc, #8]	@ (80073a0 <malloc+0xc>)
 8007396:	4601      	mov	r1, r0
 8007398:	6818      	ldr	r0, [r3, #0]
 800739a:	f000 b825 	b.w	80073e8 <_malloc_r>
 800739e:	bf00      	nop
 80073a0:	2000001c 	.word	0x2000001c

080073a4 <sbrk_aligned>:
 80073a4:	b570      	push	{r4, r5, r6, lr}
 80073a6:	4e0f      	ldr	r6, [pc, #60]	@ (80073e4 <sbrk_aligned+0x40>)
 80073a8:	460c      	mov	r4, r1
 80073aa:	6831      	ldr	r1, [r6, #0]
 80073ac:	4605      	mov	r5, r0
 80073ae:	b911      	cbnz	r1, 80073b6 <sbrk_aligned+0x12>
 80073b0:	f001 fe04 	bl	8008fbc <_sbrk_r>
 80073b4:	6030      	str	r0, [r6, #0]
 80073b6:	4621      	mov	r1, r4
 80073b8:	4628      	mov	r0, r5
 80073ba:	f001 fdff 	bl	8008fbc <_sbrk_r>
 80073be:	1c43      	adds	r3, r0, #1
 80073c0:	d103      	bne.n	80073ca <sbrk_aligned+0x26>
 80073c2:	f04f 34ff 	mov.w	r4, #4294967295
 80073c6:	4620      	mov	r0, r4
 80073c8:	bd70      	pop	{r4, r5, r6, pc}
 80073ca:	1cc4      	adds	r4, r0, #3
 80073cc:	f024 0403 	bic.w	r4, r4, #3
 80073d0:	42a0      	cmp	r0, r4
 80073d2:	d0f8      	beq.n	80073c6 <sbrk_aligned+0x22>
 80073d4:	1a21      	subs	r1, r4, r0
 80073d6:	4628      	mov	r0, r5
 80073d8:	f001 fdf0 	bl	8008fbc <_sbrk_r>
 80073dc:	3001      	adds	r0, #1
 80073de:	d1f2      	bne.n	80073c6 <sbrk_aligned+0x22>
 80073e0:	e7ef      	b.n	80073c2 <sbrk_aligned+0x1e>
 80073e2:	bf00      	nop
 80073e4:	200048b4 	.word	0x200048b4

080073e8 <_malloc_r>:
 80073e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073ec:	1ccd      	adds	r5, r1, #3
 80073ee:	f025 0503 	bic.w	r5, r5, #3
 80073f2:	3508      	adds	r5, #8
 80073f4:	2d0c      	cmp	r5, #12
 80073f6:	bf38      	it	cc
 80073f8:	250c      	movcc	r5, #12
 80073fa:	2d00      	cmp	r5, #0
 80073fc:	4606      	mov	r6, r0
 80073fe:	db01      	blt.n	8007404 <_malloc_r+0x1c>
 8007400:	42a9      	cmp	r1, r5
 8007402:	d904      	bls.n	800740e <_malloc_r+0x26>
 8007404:	230c      	movs	r3, #12
 8007406:	6033      	str	r3, [r6, #0]
 8007408:	2000      	movs	r0, #0
 800740a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800740e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074e4 <_malloc_r+0xfc>
 8007412:	f000 f869 	bl	80074e8 <__malloc_lock>
 8007416:	f8d8 3000 	ldr.w	r3, [r8]
 800741a:	461c      	mov	r4, r3
 800741c:	bb44      	cbnz	r4, 8007470 <_malloc_r+0x88>
 800741e:	4629      	mov	r1, r5
 8007420:	4630      	mov	r0, r6
 8007422:	f7ff ffbf 	bl	80073a4 <sbrk_aligned>
 8007426:	1c43      	adds	r3, r0, #1
 8007428:	4604      	mov	r4, r0
 800742a:	d158      	bne.n	80074de <_malloc_r+0xf6>
 800742c:	f8d8 4000 	ldr.w	r4, [r8]
 8007430:	4627      	mov	r7, r4
 8007432:	2f00      	cmp	r7, #0
 8007434:	d143      	bne.n	80074be <_malloc_r+0xd6>
 8007436:	2c00      	cmp	r4, #0
 8007438:	d04b      	beq.n	80074d2 <_malloc_r+0xea>
 800743a:	6823      	ldr	r3, [r4, #0]
 800743c:	4639      	mov	r1, r7
 800743e:	4630      	mov	r0, r6
 8007440:	eb04 0903 	add.w	r9, r4, r3
 8007444:	f001 fdba 	bl	8008fbc <_sbrk_r>
 8007448:	4581      	cmp	r9, r0
 800744a:	d142      	bne.n	80074d2 <_malloc_r+0xea>
 800744c:	6821      	ldr	r1, [r4, #0]
 800744e:	1a6d      	subs	r5, r5, r1
 8007450:	4629      	mov	r1, r5
 8007452:	4630      	mov	r0, r6
 8007454:	f7ff ffa6 	bl	80073a4 <sbrk_aligned>
 8007458:	3001      	adds	r0, #1
 800745a:	d03a      	beq.n	80074d2 <_malloc_r+0xea>
 800745c:	6823      	ldr	r3, [r4, #0]
 800745e:	442b      	add	r3, r5
 8007460:	6023      	str	r3, [r4, #0]
 8007462:	f8d8 3000 	ldr.w	r3, [r8]
 8007466:	685a      	ldr	r2, [r3, #4]
 8007468:	bb62      	cbnz	r2, 80074c4 <_malloc_r+0xdc>
 800746a:	f8c8 7000 	str.w	r7, [r8]
 800746e:	e00f      	b.n	8007490 <_malloc_r+0xa8>
 8007470:	6822      	ldr	r2, [r4, #0]
 8007472:	1b52      	subs	r2, r2, r5
 8007474:	d420      	bmi.n	80074b8 <_malloc_r+0xd0>
 8007476:	2a0b      	cmp	r2, #11
 8007478:	d917      	bls.n	80074aa <_malloc_r+0xc2>
 800747a:	1961      	adds	r1, r4, r5
 800747c:	42a3      	cmp	r3, r4
 800747e:	6025      	str	r5, [r4, #0]
 8007480:	bf18      	it	ne
 8007482:	6059      	strne	r1, [r3, #4]
 8007484:	6863      	ldr	r3, [r4, #4]
 8007486:	bf08      	it	eq
 8007488:	f8c8 1000 	streq.w	r1, [r8]
 800748c:	5162      	str	r2, [r4, r5]
 800748e:	604b      	str	r3, [r1, #4]
 8007490:	4630      	mov	r0, r6
 8007492:	f000 f82f 	bl	80074f4 <__malloc_unlock>
 8007496:	f104 000b 	add.w	r0, r4, #11
 800749a:	1d23      	adds	r3, r4, #4
 800749c:	f020 0007 	bic.w	r0, r0, #7
 80074a0:	1ac2      	subs	r2, r0, r3
 80074a2:	bf1c      	itt	ne
 80074a4:	1a1b      	subne	r3, r3, r0
 80074a6:	50a3      	strne	r3, [r4, r2]
 80074a8:	e7af      	b.n	800740a <_malloc_r+0x22>
 80074aa:	6862      	ldr	r2, [r4, #4]
 80074ac:	42a3      	cmp	r3, r4
 80074ae:	bf0c      	ite	eq
 80074b0:	f8c8 2000 	streq.w	r2, [r8]
 80074b4:	605a      	strne	r2, [r3, #4]
 80074b6:	e7eb      	b.n	8007490 <_malloc_r+0xa8>
 80074b8:	4623      	mov	r3, r4
 80074ba:	6864      	ldr	r4, [r4, #4]
 80074bc:	e7ae      	b.n	800741c <_malloc_r+0x34>
 80074be:	463c      	mov	r4, r7
 80074c0:	687f      	ldr	r7, [r7, #4]
 80074c2:	e7b6      	b.n	8007432 <_malloc_r+0x4a>
 80074c4:	461a      	mov	r2, r3
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	42a3      	cmp	r3, r4
 80074ca:	d1fb      	bne.n	80074c4 <_malloc_r+0xdc>
 80074cc:	2300      	movs	r3, #0
 80074ce:	6053      	str	r3, [r2, #4]
 80074d0:	e7de      	b.n	8007490 <_malloc_r+0xa8>
 80074d2:	230c      	movs	r3, #12
 80074d4:	6033      	str	r3, [r6, #0]
 80074d6:	4630      	mov	r0, r6
 80074d8:	f000 f80c 	bl	80074f4 <__malloc_unlock>
 80074dc:	e794      	b.n	8007408 <_malloc_r+0x20>
 80074de:	6005      	str	r5, [r0, #0]
 80074e0:	e7d6      	b.n	8007490 <_malloc_r+0xa8>
 80074e2:	bf00      	nop
 80074e4:	200048b8 	.word	0x200048b8

080074e8 <__malloc_lock>:
 80074e8:	4801      	ldr	r0, [pc, #4]	@ (80074f0 <__malloc_lock+0x8>)
 80074ea:	f7ff b8a6 	b.w	800663a <__retarget_lock_acquire_recursive>
 80074ee:	bf00      	nop
 80074f0:	200048b0 	.word	0x200048b0

080074f4 <__malloc_unlock>:
 80074f4:	4801      	ldr	r0, [pc, #4]	@ (80074fc <__malloc_unlock+0x8>)
 80074f6:	f7ff b8a1 	b.w	800663c <__retarget_lock_release_recursive>
 80074fa:	bf00      	nop
 80074fc:	200048b0 	.word	0x200048b0

08007500 <_Balloc>:
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	69c6      	ldr	r6, [r0, #28]
 8007504:	4604      	mov	r4, r0
 8007506:	460d      	mov	r5, r1
 8007508:	b976      	cbnz	r6, 8007528 <_Balloc+0x28>
 800750a:	2010      	movs	r0, #16
 800750c:	f7ff ff42 	bl	8007394 <malloc>
 8007510:	4602      	mov	r2, r0
 8007512:	61e0      	str	r0, [r4, #28]
 8007514:	b920      	cbnz	r0, 8007520 <_Balloc+0x20>
 8007516:	4b18      	ldr	r3, [pc, #96]	@ (8007578 <_Balloc+0x78>)
 8007518:	4818      	ldr	r0, [pc, #96]	@ (800757c <_Balloc+0x7c>)
 800751a:	216b      	movs	r1, #107	@ 0x6b
 800751c:	f001 fd74 	bl	8009008 <__assert_func>
 8007520:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007524:	6006      	str	r6, [r0, #0]
 8007526:	60c6      	str	r6, [r0, #12]
 8007528:	69e6      	ldr	r6, [r4, #28]
 800752a:	68f3      	ldr	r3, [r6, #12]
 800752c:	b183      	cbz	r3, 8007550 <_Balloc+0x50>
 800752e:	69e3      	ldr	r3, [r4, #28]
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007536:	b9b8      	cbnz	r0, 8007568 <_Balloc+0x68>
 8007538:	2101      	movs	r1, #1
 800753a:	fa01 f605 	lsl.w	r6, r1, r5
 800753e:	1d72      	adds	r2, r6, #5
 8007540:	0092      	lsls	r2, r2, #2
 8007542:	4620      	mov	r0, r4
 8007544:	f001 fd7e 	bl	8009044 <_calloc_r>
 8007548:	b160      	cbz	r0, 8007564 <_Balloc+0x64>
 800754a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800754e:	e00e      	b.n	800756e <_Balloc+0x6e>
 8007550:	2221      	movs	r2, #33	@ 0x21
 8007552:	2104      	movs	r1, #4
 8007554:	4620      	mov	r0, r4
 8007556:	f001 fd75 	bl	8009044 <_calloc_r>
 800755a:	69e3      	ldr	r3, [r4, #28]
 800755c:	60f0      	str	r0, [r6, #12]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d1e4      	bne.n	800752e <_Balloc+0x2e>
 8007564:	2000      	movs	r0, #0
 8007566:	bd70      	pop	{r4, r5, r6, pc}
 8007568:	6802      	ldr	r2, [r0, #0]
 800756a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800756e:	2300      	movs	r3, #0
 8007570:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007574:	e7f7      	b.n	8007566 <_Balloc+0x66>
 8007576:	bf00      	nop
 8007578:	0800dca6 	.word	0x0800dca6
 800757c:	0800dd26 	.word	0x0800dd26

08007580 <_Bfree>:
 8007580:	b570      	push	{r4, r5, r6, lr}
 8007582:	69c6      	ldr	r6, [r0, #28]
 8007584:	4605      	mov	r5, r0
 8007586:	460c      	mov	r4, r1
 8007588:	b976      	cbnz	r6, 80075a8 <_Bfree+0x28>
 800758a:	2010      	movs	r0, #16
 800758c:	f7ff ff02 	bl	8007394 <malloc>
 8007590:	4602      	mov	r2, r0
 8007592:	61e8      	str	r0, [r5, #28]
 8007594:	b920      	cbnz	r0, 80075a0 <_Bfree+0x20>
 8007596:	4b09      	ldr	r3, [pc, #36]	@ (80075bc <_Bfree+0x3c>)
 8007598:	4809      	ldr	r0, [pc, #36]	@ (80075c0 <_Bfree+0x40>)
 800759a:	218f      	movs	r1, #143	@ 0x8f
 800759c:	f001 fd34 	bl	8009008 <__assert_func>
 80075a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075a4:	6006      	str	r6, [r0, #0]
 80075a6:	60c6      	str	r6, [r0, #12]
 80075a8:	b13c      	cbz	r4, 80075ba <_Bfree+0x3a>
 80075aa:	69eb      	ldr	r3, [r5, #28]
 80075ac:	6862      	ldr	r2, [r4, #4]
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075b4:	6021      	str	r1, [r4, #0]
 80075b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075ba:	bd70      	pop	{r4, r5, r6, pc}
 80075bc:	0800dca6 	.word	0x0800dca6
 80075c0:	0800dd26 	.word	0x0800dd26

080075c4 <__multadd>:
 80075c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c8:	690d      	ldr	r5, [r1, #16]
 80075ca:	4607      	mov	r7, r0
 80075cc:	460c      	mov	r4, r1
 80075ce:	461e      	mov	r6, r3
 80075d0:	f101 0c14 	add.w	ip, r1, #20
 80075d4:	2000      	movs	r0, #0
 80075d6:	f8dc 3000 	ldr.w	r3, [ip]
 80075da:	b299      	uxth	r1, r3
 80075dc:	fb02 6101 	mla	r1, r2, r1, r6
 80075e0:	0c1e      	lsrs	r6, r3, #16
 80075e2:	0c0b      	lsrs	r3, r1, #16
 80075e4:	fb02 3306 	mla	r3, r2, r6, r3
 80075e8:	b289      	uxth	r1, r1
 80075ea:	3001      	adds	r0, #1
 80075ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075f0:	4285      	cmp	r5, r0
 80075f2:	f84c 1b04 	str.w	r1, [ip], #4
 80075f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075fa:	dcec      	bgt.n	80075d6 <__multadd+0x12>
 80075fc:	b30e      	cbz	r6, 8007642 <__multadd+0x7e>
 80075fe:	68a3      	ldr	r3, [r4, #8]
 8007600:	42ab      	cmp	r3, r5
 8007602:	dc19      	bgt.n	8007638 <__multadd+0x74>
 8007604:	6861      	ldr	r1, [r4, #4]
 8007606:	4638      	mov	r0, r7
 8007608:	3101      	adds	r1, #1
 800760a:	f7ff ff79 	bl	8007500 <_Balloc>
 800760e:	4680      	mov	r8, r0
 8007610:	b928      	cbnz	r0, 800761e <__multadd+0x5a>
 8007612:	4602      	mov	r2, r0
 8007614:	4b0c      	ldr	r3, [pc, #48]	@ (8007648 <__multadd+0x84>)
 8007616:	480d      	ldr	r0, [pc, #52]	@ (800764c <__multadd+0x88>)
 8007618:	21ba      	movs	r1, #186	@ 0xba
 800761a:	f001 fcf5 	bl	8009008 <__assert_func>
 800761e:	6922      	ldr	r2, [r4, #16]
 8007620:	3202      	adds	r2, #2
 8007622:	f104 010c 	add.w	r1, r4, #12
 8007626:	0092      	lsls	r2, r2, #2
 8007628:	300c      	adds	r0, #12
 800762a:	f001 fcd7 	bl	8008fdc <memcpy>
 800762e:	4621      	mov	r1, r4
 8007630:	4638      	mov	r0, r7
 8007632:	f7ff ffa5 	bl	8007580 <_Bfree>
 8007636:	4644      	mov	r4, r8
 8007638:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800763c:	3501      	adds	r5, #1
 800763e:	615e      	str	r6, [r3, #20]
 8007640:	6125      	str	r5, [r4, #16]
 8007642:	4620      	mov	r0, r4
 8007644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007648:	0800dd15 	.word	0x0800dd15
 800764c:	0800dd26 	.word	0x0800dd26

08007650 <__s2b>:
 8007650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007654:	460c      	mov	r4, r1
 8007656:	4615      	mov	r5, r2
 8007658:	461f      	mov	r7, r3
 800765a:	2209      	movs	r2, #9
 800765c:	3308      	adds	r3, #8
 800765e:	4606      	mov	r6, r0
 8007660:	fb93 f3f2 	sdiv	r3, r3, r2
 8007664:	2100      	movs	r1, #0
 8007666:	2201      	movs	r2, #1
 8007668:	429a      	cmp	r2, r3
 800766a:	db09      	blt.n	8007680 <__s2b+0x30>
 800766c:	4630      	mov	r0, r6
 800766e:	f7ff ff47 	bl	8007500 <_Balloc>
 8007672:	b940      	cbnz	r0, 8007686 <__s2b+0x36>
 8007674:	4602      	mov	r2, r0
 8007676:	4b19      	ldr	r3, [pc, #100]	@ (80076dc <__s2b+0x8c>)
 8007678:	4819      	ldr	r0, [pc, #100]	@ (80076e0 <__s2b+0x90>)
 800767a:	21d3      	movs	r1, #211	@ 0xd3
 800767c:	f001 fcc4 	bl	8009008 <__assert_func>
 8007680:	0052      	lsls	r2, r2, #1
 8007682:	3101      	adds	r1, #1
 8007684:	e7f0      	b.n	8007668 <__s2b+0x18>
 8007686:	9b08      	ldr	r3, [sp, #32]
 8007688:	6143      	str	r3, [r0, #20]
 800768a:	2d09      	cmp	r5, #9
 800768c:	f04f 0301 	mov.w	r3, #1
 8007690:	6103      	str	r3, [r0, #16]
 8007692:	dd16      	ble.n	80076c2 <__s2b+0x72>
 8007694:	f104 0909 	add.w	r9, r4, #9
 8007698:	46c8      	mov	r8, r9
 800769a:	442c      	add	r4, r5
 800769c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80076a0:	4601      	mov	r1, r0
 80076a2:	3b30      	subs	r3, #48	@ 0x30
 80076a4:	220a      	movs	r2, #10
 80076a6:	4630      	mov	r0, r6
 80076a8:	f7ff ff8c 	bl	80075c4 <__multadd>
 80076ac:	45a0      	cmp	r8, r4
 80076ae:	d1f5      	bne.n	800769c <__s2b+0x4c>
 80076b0:	f1a5 0408 	sub.w	r4, r5, #8
 80076b4:	444c      	add	r4, r9
 80076b6:	1b2d      	subs	r5, r5, r4
 80076b8:	1963      	adds	r3, r4, r5
 80076ba:	42bb      	cmp	r3, r7
 80076bc:	db04      	blt.n	80076c8 <__s2b+0x78>
 80076be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076c2:	340a      	adds	r4, #10
 80076c4:	2509      	movs	r5, #9
 80076c6:	e7f6      	b.n	80076b6 <__s2b+0x66>
 80076c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076cc:	4601      	mov	r1, r0
 80076ce:	3b30      	subs	r3, #48	@ 0x30
 80076d0:	220a      	movs	r2, #10
 80076d2:	4630      	mov	r0, r6
 80076d4:	f7ff ff76 	bl	80075c4 <__multadd>
 80076d8:	e7ee      	b.n	80076b8 <__s2b+0x68>
 80076da:	bf00      	nop
 80076dc:	0800dd15 	.word	0x0800dd15
 80076e0:	0800dd26 	.word	0x0800dd26

080076e4 <__hi0bits>:
 80076e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80076e8:	4603      	mov	r3, r0
 80076ea:	bf36      	itet	cc
 80076ec:	0403      	lslcc	r3, r0, #16
 80076ee:	2000      	movcs	r0, #0
 80076f0:	2010      	movcc	r0, #16
 80076f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076f6:	bf3c      	itt	cc
 80076f8:	021b      	lslcc	r3, r3, #8
 80076fa:	3008      	addcc	r0, #8
 80076fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007700:	bf3c      	itt	cc
 8007702:	011b      	lslcc	r3, r3, #4
 8007704:	3004      	addcc	r0, #4
 8007706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800770a:	bf3c      	itt	cc
 800770c:	009b      	lslcc	r3, r3, #2
 800770e:	3002      	addcc	r0, #2
 8007710:	2b00      	cmp	r3, #0
 8007712:	db05      	blt.n	8007720 <__hi0bits+0x3c>
 8007714:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007718:	f100 0001 	add.w	r0, r0, #1
 800771c:	bf08      	it	eq
 800771e:	2020      	moveq	r0, #32
 8007720:	4770      	bx	lr

08007722 <__lo0bits>:
 8007722:	6803      	ldr	r3, [r0, #0]
 8007724:	4602      	mov	r2, r0
 8007726:	f013 0007 	ands.w	r0, r3, #7
 800772a:	d00b      	beq.n	8007744 <__lo0bits+0x22>
 800772c:	07d9      	lsls	r1, r3, #31
 800772e:	d421      	bmi.n	8007774 <__lo0bits+0x52>
 8007730:	0798      	lsls	r0, r3, #30
 8007732:	bf49      	itett	mi
 8007734:	085b      	lsrmi	r3, r3, #1
 8007736:	089b      	lsrpl	r3, r3, #2
 8007738:	2001      	movmi	r0, #1
 800773a:	6013      	strmi	r3, [r2, #0]
 800773c:	bf5c      	itt	pl
 800773e:	6013      	strpl	r3, [r2, #0]
 8007740:	2002      	movpl	r0, #2
 8007742:	4770      	bx	lr
 8007744:	b299      	uxth	r1, r3
 8007746:	b909      	cbnz	r1, 800774c <__lo0bits+0x2a>
 8007748:	0c1b      	lsrs	r3, r3, #16
 800774a:	2010      	movs	r0, #16
 800774c:	b2d9      	uxtb	r1, r3
 800774e:	b909      	cbnz	r1, 8007754 <__lo0bits+0x32>
 8007750:	3008      	adds	r0, #8
 8007752:	0a1b      	lsrs	r3, r3, #8
 8007754:	0719      	lsls	r1, r3, #28
 8007756:	bf04      	itt	eq
 8007758:	091b      	lsreq	r3, r3, #4
 800775a:	3004      	addeq	r0, #4
 800775c:	0799      	lsls	r1, r3, #30
 800775e:	bf04      	itt	eq
 8007760:	089b      	lsreq	r3, r3, #2
 8007762:	3002      	addeq	r0, #2
 8007764:	07d9      	lsls	r1, r3, #31
 8007766:	d403      	bmi.n	8007770 <__lo0bits+0x4e>
 8007768:	085b      	lsrs	r3, r3, #1
 800776a:	f100 0001 	add.w	r0, r0, #1
 800776e:	d003      	beq.n	8007778 <__lo0bits+0x56>
 8007770:	6013      	str	r3, [r2, #0]
 8007772:	4770      	bx	lr
 8007774:	2000      	movs	r0, #0
 8007776:	4770      	bx	lr
 8007778:	2020      	movs	r0, #32
 800777a:	4770      	bx	lr

0800777c <__i2b>:
 800777c:	b510      	push	{r4, lr}
 800777e:	460c      	mov	r4, r1
 8007780:	2101      	movs	r1, #1
 8007782:	f7ff febd 	bl	8007500 <_Balloc>
 8007786:	4602      	mov	r2, r0
 8007788:	b928      	cbnz	r0, 8007796 <__i2b+0x1a>
 800778a:	4b05      	ldr	r3, [pc, #20]	@ (80077a0 <__i2b+0x24>)
 800778c:	4805      	ldr	r0, [pc, #20]	@ (80077a4 <__i2b+0x28>)
 800778e:	f240 1145 	movw	r1, #325	@ 0x145
 8007792:	f001 fc39 	bl	8009008 <__assert_func>
 8007796:	2301      	movs	r3, #1
 8007798:	6144      	str	r4, [r0, #20]
 800779a:	6103      	str	r3, [r0, #16]
 800779c:	bd10      	pop	{r4, pc}
 800779e:	bf00      	nop
 80077a0:	0800dd15 	.word	0x0800dd15
 80077a4:	0800dd26 	.word	0x0800dd26

080077a8 <__multiply>:
 80077a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ac:	4617      	mov	r7, r2
 80077ae:	690a      	ldr	r2, [r1, #16]
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	bfa8      	it	ge
 80077b6:	463b      	movge	r3, r7
 80077b8:	4689      	mov	r9, r1
 80077ba:	bfa4      	itt	ge
 80077bc:	460f      	movge	r7, r1
 80077be:	4699      	movge	r9, r3
 80077c0:	693d      	ldr	r5, [r7, #16]
 80077c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	6879      	ldr	r1, [r7, #4]
 80077ca:	eb05 060a 	add.w	r6, r5, sl
 80077ce:	42b3      	cmp	r3, r6
 80077d0:	b085      	sub	sp, #20
 80077d2:	bfb8      	it	lt
 80077d4:	3101      	addlt	r1, #1
 80077d6:	f7ff fe93 	bl	8007500 <_Balloc>
 80077da:	b930      	cbnz	r0, 80077ea <__multiply+0x42>
 80077dc:	4602      	mov	r2, r0
 80077de:	4b41      	ldr	r3, [pc, #260]	@ (80078e4 <__multiply+0x13c>)
 80077e0:	4841      	ldr	r0, [pc, #260]	@ (80078e8 <__multiply+0x140>)
 80077e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80077e6:	f001 fc0f 	bl	8009008 <__assert_func>
 80077ea:	f100 0414 	add.w	r4, r0, #20
 80077ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80077f2:	4623      	mov	r3, r4
 80077f4:	2200      	movs	r2, #0
 80077f6:	4573      	cmp	r3, lr
 80077f8:	d320      	bcc.n	800783c <__multiply+0x94>
 80077fa:	f107 0814 	add.w	r8, r7, #20
 80077fe:	f109 0114 	add.w	r1, r9, #20
 8007802:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007806:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800780a:	9302      	str	r3, [sp, #8]
 800780c:	1beb      	subs	r3, r5, r7
 800780e:	3b15      	subs	r3, #21
 8007810:	f023 0303 	bic.w	r3, r3, #3
 8007814:	3304      	adds	r3, #4
 8007816:	3715      	adds	r7, #21
 8007818:	42bd      	cmp	r5, r7
 800781a:	bf38      	it	cc
 800781c:	2304      	movcc	r3, #4
 800781e:	9301      	str	r3, [sp, #4]
 8007820:	9b02      	ldr	r3, [sp, #8]
 8007822:	9103      	str	r1, [sp, #12]
 8007824:	428b      	cmp	r3, r1
 8007826:	d80c      	bhi.n	8007842 <__multiply+0x9a>
 8007828:	2e00      	cmp	r6, #0
 800782a:	dd03      	ble.n	8007834 <__multiply+0x8c>
 800782c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007830:	2b00      	cmp	r3, #0
 8007832:	d055      	beq.n	80078e0 <__multiply+0x138>
 8007834:	6106      	str	r6, [r0, #16]
 8007836:	b005      	add	sp, #20
 8007838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783c:	f843 2b04 	str.w	r2, [r3], #4
 8007840:	e7d9      	b.n	80077f6 <__multiply+0x4e>
 8007842:	f8b1 a000 	ldrh.w	sl, [r1]
 8007846:	f1ba 0f00 	cmp.w	sl, #0
 800784a:	d01f      	beq.n	800788c <__multiply+0xe4>
 800784c:	46c4      	mov	ip, r8
 800784e:	46a1      	mov	r9, r4
 8007850:	2700      	movs	r7, #0
 8007852:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007856:	f8d9 3000 	ldr.w	r3, [r9]
 800785a:	fa1f fb82 	uxth.w	fp, r2
 800785e:	b29b      	uxth	r3, r3
 8007860:	fb0a 330b 	mla	r3, sl, fp, r3
 8007864:	443b      	add	r3, r7
 8007866:	f8d9 7000 	ldr.w	r7, [r9]
 800786a:	0c12      	lsrs	r2, r2, #16
 800786c:	0c3f      	lsrs	r7, r7, #16
 800786e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007872:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007876:	b29b      	uxth	r3, r3
 8007878:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800787c:	4565      	cmp	r5, ip
 800787e:	f849 3b04 	str.w	r3, [r9], #4
 8007882:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007886:	d8e4      	bhi.n	8007852 <__multiply+0xaa>
 8007888:	9b01      	ldr	r3, [sp, #4]
 800788a:	50e7      	str	r7, [r4, r3]
 800788c:	9b03      	ldr	r3, [sp, #12]
 800788e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007892:	3104      	adds	r1, #4
 8007894:	f1b9 0f00 	cmp.w	r9, #0
 8007898:	d020      	beq.n	80078dc <__multiply+0x134>
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	4647      	mov	r7, r8
 800789e:	46a4      	mov	ip, r4
 80078a0:	f04f 0a00 	mov.w	sl, #0
 80078a4:	f8b7 b000 	ldrh.w	fp, [r7]
 80078a8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80078ac:	fb09 220b 	mla	r2, r9, fp, r2
 80078b0:	4452      	add	r2, sl
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078b8:	f84c 3b04 	str.w	r3, [ip], #4
 80078bc:	f857 3b04 	ldr.w	r3, [r7], #4
 80078c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078c4:	f8bc 3000 	ldrh.w	r3, [ip]
 80078c8:	fb09 330a 	mla	r3, r9, sl, r3
 80078cc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80078d0:	42bd      	cmp	r5, r7
 80078d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078d6:	d8e5      	bhi.n	80078a4 <__multiply+0xfc>
 80078d8:	9a01      	ldr	r2, [sp, #4]
 80078da:	50a3      	str	r3, [r4, r2]
 80078dc:	3404      	adds	r4, #4
 80078de:	e79f      	b.n	8007820 <__multiply+0x78>
 80078e0:	3e01      	subs	r6, #1
 80078e2:	e7a1      	b.n	8007828 <__multiply+0x80>
 80078e4:	0800dd15 	.word	0x0800dd15
 80078e8:	0800dd26 	.word	0x0800dd26

080078ec <__pow5mult>:
 80078ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078f0:	4615      	mov	r5, r2
 80078f2:	f012 0203 	ands.w	r2, r2, #3
 80078f6:	4607      	mov	r7, r0
 80078f8:	460e      	mov	r6, r1
 80078fa:	d007      	beq.n	800790c <__pow5mult+0x20>
 80078fc:	4c25      	ldr	r4, [pc, #148]	@ (8007994 <__pow5mult+0xa8>)
 80078fe:	3a01      	subs	r2, #1
 8007900:	2300      	movs	r3, #0
 8007902:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007906:	f7ff fe5d 	bl	80075c4 <__multadd>
 800790a:	4606      	mov	r6, r0
 800790c:	10ad      	asrs	r5, r5, #2
 800790e:	d03d      	beq.n	800798c <__pow5mult+0xa0>
 8007910:	69fc      	ldr	r4, [r7, #28]
 8007912:	b97c      	cbnz	r4, 8007934 <__pow5mult+0x48>
 8007914:	2010      	movs	r0, #16
 8007916:	f7ff fd3d 	bl	8007394 <malloc>
 800791a:	4602      	mov	r2, r0
 800791c:	61f8      	str	r0, [r7, #28]
 800791e:	b928      	cbnz	r0, 800792c <__pow5mult+0x40>
 8007920:	4b1d      	ldr	r3, [pc, #116]	@ (8007998 <__pow5mult+0xac>)
 8007922:	481e      	ldr	r0, [pc, #120]	@ (800799c <__pow5mult+0xb0>)
 8007924:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007928:	f001 fb6e 	bl	8009008 <__assert_func>
 800792c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007930:	6004      	str	r4, [r0, #0]
 8007932:	60c4      	str	r4, [r0, #12]
 8007934:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007938:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800793c:	b94c      	cbnz	r4, 8007952 <__pow5mult+0x66>
 800793e:	f240 2171 	movw	r1, #625	@ 0x271
 8007942:	4638      	mov	r0, r7
 8007944:	f7ff ff1a 	bl	800777c <__i2b>
 8007948:	2300      	movs	r3, #0
 800794a:	f8c8 0008 	str.w	r0, [r8, #8]
 800794e:	4604      	mov	r4, r0
 8007950:	6003      	str	r3, [r0, #0]
 8007952:	f04f 0900 	mov.w	r9, #0
 8007956:	07eb      	lsls	r3, r5, #31
 8007958:	d50a      	bpl.n	8007970 <__pow5mult+0x84>
 800795a:	4631      	mov	r1, r6
 800795c:	4622      	mov	r2, r4
 800795e:	4638      	mov	r0, r7
 8007960:	f7ff ff22 	bl	80077a8 <__multiply>
 8007964:	4631      	mov	r1, r6
 8007966:	4680      	mov	r8, r0
 8007968:	4638      	mov	r0, r7
 800796a:	f7ff fe09 	bl	8007580 <_Bfree>
 800796e:	4646      	mov	r6, r8
 8007970:	106d      	asrs	r5, r5, #1
 8007972:	d00b      	beq.n	800798c <__pow5mult+0xa0>
 8007974:	6820      	ldr	r0, [r4, #0]
 8007976:	b938      	cbnz	r0, 8007988 <__pow5mult+0x9c>
 8007978:	4622      	mov	r2, r4
 800797a:	4621      	mov	r1, r4
 800797c:	4638      	mov	r0, r7
 800797e:	f7ff ff13 	bl	80077a8 <__multiply>
 8007982:	6020      	str	r0, [r4, #0]
 8007984:	f8c0 9000 	str.w	r9, [r0]
 8007988:	4604      	mov	r4, r0
 800798a:	e7e4      	b.n	8007956 <__pow5mult+0x6a>
 800798c:	4630      	mov	r0, r6
 800798e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007992:	bf00      	nop
 8007994:	0800de38 	.word	0x0800de38
 8007998:	0800dca6 	.word	0x0800dca6
 800799c:	0800dd26 	.word	0x0800dd26

080079a0 <__lshift>:
 80079a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079a4:	460c      	mov	r4, r1
 80079a6:	6849      	ldr	r1, [r1, #4]
 80079a8:	6923      	ldr	r3, [r4, #16]
 80079aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079ae:	68a3      	ldr	r3, [r4, #8]
 80079b0:	4607      	mov	r7, r0
 80079b2:	4691      	mov	r9, r2
 80079b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079b8:	f108 0601 	add.w	r6, r8, #1
 80079bc:	42b3      	cmp	r3, r6
 80079be:	db0b      	blt.n	80079d8 <__lshift+0x38>
 80079c0:	4638      	mov	r0, r7
 80079c2:	f7ff fd9d 	bl	8007500 <_Balloc>
 80079c6:	4605      	mov	r5, r0
 80079c8:	b948      	cbnz	r0, 80079de <__lshift+0x3e>
 80079ca:	4602      	mov	r2, r0
 80079cc:	4b28      	ldr	r3, [pc, #160]	@ (8007a70 <__lshift+0xd0>)
 80079ce:	4829      	ldr	r0, [pc, #164]	@ (8007a74 <__lshift+0xd4>)
 80079d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80079d4:	f001 fb18 	bl	8009008 <__assert_func>
 80079d8:	3101      	adds	r1, #1
 80079da:	005b      	lsls	r3, r3, #1
 80079dc:	e7ee      	b.n	80079bc <__lshift+0x1c>
 80079de:	2300      	movs	r3, #0
 80079e0:	f100 0114 	add.w	r1, r0, #20
 80079e4:	f100 0210 	add.w	r2, r0, #16
 80079e8:	4618      	mov	r0, r3
 80079ea:	4553      	cmp	r3, sl
 80079ec:	db33      	blt.n	8007a56 <__lshift+0xb6>
 80079ee:	6920      	ldr	r0, [r4, #16]
 80079f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80079f4:	f104 0314 	add.w	r3, r4, #20
 80079f8:	f019 091f 	ands.w	r9, r9, #31
 80079fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a04:	d02b      	beq.n	8007a5e <__lshift+0xbe>
 8007a06:	f1c9 0e20 	rsb	lr, r9, #32
 8007a0a:	468a      	mov	sl, r1
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	6818      	ldr	r0, [r3, #0]
 8007a10:	fa00 f009 	lsl.w	r0, r0, r9
 8007a14:	4310      	orrs	r0, r2
 8007a16:	f84a 0b04 	str.w	r0, [sl], #4
 8007a1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a1e:	459c      	cmp	ip, r3
 8007a20:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a24:	d8f3      	bhi.n	8007a0e <__lshift+0x6e>
 8007a26:	ebac 0304 	sub.w	r3, ip, r4
 8007a2a:	3b15      	subs	r3, #21
 8007a2c:	f023 0303 	bic.w	r3, r3, #3
 8007a30:	3304      	adds	r3, #4
 8007a32:	f104 0015 	add.w	r0, r4, #21
 8007a36:	4560      	cmp	r0, ip
 8007a38:	bf88      	it	hi
 8007a3a:	2304      	movhi	r3, #4
 8007a3c:	50ca      	str	r2, [r1, r3]
 8007a3e:	b10a      	cbz	r2, 8007a44 <__lshift+0xa4>
 8007a40:	f108 0602 	add.w	r6, r8, #2
 8007a44:	3e01      	subs	r6, #1
 8007a46:	4638      	mov	r0, r7
 8007a48:	612e      	str	r6, [r5, #16]
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	f7ff fd98 	bl	8007580 <_Bfree>
 8007a50:	4628      	mov	r0, r5
 8007a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a56:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	e7c5      	b.n	80079ea <__lshift+0x4a>
 8007a5e:	3904      	subs	r1, #4
 8007a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a64:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a68:	459c      	cmp	ip, r3
 8007a6a:	d8f9      	bhi.n	8007a60 <__lshift+0xc0>
 8007a6c:	e7ea      	b.n	8007a44 <__lshift+0xa4>
 8007a6e:	bf00      	nop
 8007a70:	0800dd15 	.word	0x0800dd15
 8007a74:	0800dd26 	.word	0x0800dd26

08007a78 <__mcmp>:
 8007a78:	690a      	ldr	r2, [r1, #16]
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	6900      	ldr	r0, [r0, #16]
 8007a7e:	1a80      	subs	r0, r0, r2
 8007a80:	b530      	push	{r4, r5, lr}
 8007a82:	d10e      	bne.n	8007aa2 <__mcmp+0x2a>
 8007a84:	3314      	adds	r3, #20
 8007a86:	3114      	adds	r1, #20
 8007a88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007a8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007a90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a98:	4295      	cmp	r5, r2
 8007a9a:	d003      	beq.n	8007aa4 <__mcmp+0x2c>
 8007a9c:	d205      	bcs.n	8007aaa <__mcmp+0x32>
 8007a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa2:	bd30      	pop	{r4, r5, pc}
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	d3f3      	bcc.n	8007a90 <__mcmp+0x18>
 8007aa8:	e7fb      	b.n	8007aa2 <__mcmp+0x2a>
 8007aaa:	2001      	movs	r0, #1
 8007aac:	e7f9      	b.n	8007aa2 <__mcmp+0x2a>
	...

08007ab0 <__mdiff>:
 8007ab0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab4:	4689      	mov	r9, r1
 8007ab6:	4606      	mov	r6, r0
 8007ab8:	4611      	mov	r1, r2
 8007aba:	4648      	mov	r0, r9
 8007abc:	4614      	mov	r4, r2
 8007abe:	f7ff ffdb 	bl	8007a78 <__mcmp>
 8007ac2:	1e05      	subs	r5, r0, #0
 8007ac4:	d112      	bne.n	8007aec <__mdiff+0x3c>
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	4630      	mov	r0, r6
 8007aca:	f7ff fd19 	bl	8007500 <_Balloc>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	b928      	cbnz	r0, 8007ade <__mdiff+0x2e>
 8007ad2:	4b3f      	ldr	r3, [pc, #252]	@ (8007bd0 <__mdiff+0x120>)
 8007ad4:	f240 2137 	movw	r1, #567	@ 0x237
 8007ad8:	483e      	ldr	r0, [pc, #248]	@ (8007bd4 <__mdiff+0x124>)
 8007ada:	f001 fa95 	bl	8009008 <__assert_func>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ae4:	4610      	mov	r0, r2
 8007ae6:	b003      	add	sp, #12
 8007ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aec:	bfbc      	itt	lt
 8007aee:	464b      	movlt	r3, r9
 8007af0:	46a1      	movlt	r9, r4
 8007af2:	4630      	mov	r0, r6
 8007af4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007af8:	bfba      	itte	lt
 8007afa:	461c      	movlt	r4, r3
 8007afc:	2501      	movlt	r5, #1
 8007afe:	2500      	movge	r5, #0
 8007b00:	f7ff fcfe 	bl	8007500 <_Balloc>
 8007b04:	4602      	mov	r2, r0
 8007b06:	b918      	cbnz	r0, 8007b10 <__mdiff+0x60>
 8007b08:	4b31      	ldr	r3, [pc, #196]	@ (8007bd0 <__mdiff+0x120>)
 8007b0a:	f240 2145 	movw	r1, #581	@ 0x245
 8007b0e:	e7e3      	b.n	8007ad8 <__mdiff+0x28>
 8007b10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b14:	6926      	ldr	r6, [r4, #16]
 8007b16:	60c5      	str	r5, [r0, #12]
 8007b18:	f109 0310 	add.w	r3, r9, #16
 8007b1c:	f109 0514 	add.w	r5, r9, #20
 8007b20:	f104 0e14 	add.w	lr, r4, #20
 8007b24:	f100 0b14 	add.w	fp, r0, #20
 8007b28:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b2c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b30:	9301      	str	r3, [sp, #4]
 8007b32:	46d9      	mov	r9, fp
 8007b34:	f04f 0c00 	mov.w	ip, #0
 8007b38:	9b01      	ldr	r3, [sp, #4]
 8007b3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b42:	9301      	str	r3, [sp, #4]
 8007b44:	fa1f f38a 	uxth.w	r3, sl
 8007b48:	4619      	mov	r1, r3
 8007b4a:	b283      	uxth	r3, r0
 8007b4c:	1acb      	subs	r3, r1, r3
 8007b4e:	0c00      	lsrs	r0, r0, #16
 8007b50:	4463      	add	r3, ip
 8007b52:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007b56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b60:	4576      	cmp	r6, lr
 8007b62:	f849 3b04 	str.w	r3, [r9], #4
 8007b66:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b6a:	d8e5      	bhi.n	8007b38 <__mdiff+0x88>
 8007b6c:	1b33      	subs	r3, r6, r4
 8007b6e:	3b15      	subs	r3, #21
 8007b70:	f023 0303 	bic.w	r3, r3, #3
 8007b74:	3415      	adds	r4, #21
 8007b76:	3304      	adds	r3, #4
 8007b78:	42a6      	cmp	r6, r4
 8007b7a:	bf38      	it	cc
 8007b7c:	2304      	movcc	r3, #4
 8007b7e:	441d      	add	r5, r3
 8007b80:	445b      	add	r3, fp
 8007b82:	461e      	mov	r6, r3
 8007b84:	462c      	mov	r4, r5
 8007b86:	4544      	cmp	r4, r8
 8007b88:	d30e      	bcc.n	8007ba8 <__mdiff+0xf8>
 8007b8a:	f108 0103 	add.w	r1, r8, #3
 8007b8e:	1b49      	subs	r1, r1, r5
 8007b90:	f021 0103 	bic.w	r1, r1, #3
 8007b94:	3d03      	subs	r5, #3
 8007b96:	45a8      	cmp	r8, r5
 8007b98:	bf38      	it	cc
 8007b9a:	2100      	movcc	r1, #0
 8007b9c:	440b      	add	r3, r1
 8007b9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ba2:	b191      	cbz	r1, 8007bca <__mdiff+0x11a>
 8007ba4:	6117      	str	r7, [r2, #16]
 8007ba6:	e79d      	b.n	8007ae4 <__mdiff+0x34>
 8007ba8:	f854 1b04 	ldr.w	r1, [r4], #4
 8007bac:	46e6      	mov	lr, ip
 8007bae:	0c08      	lsrs	r0, r1, #16
 8007bb0:	fa1c fc81 	uxtah	ip, ip, r1
 8007bb4:	4471      	add	r1, lr
 8007bb6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007bba:	b289      	uxth	r1, r1
 8007bbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007bc0:	f846 1b04 	str.w	r1, [r6], #4
 8007bc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007bc8:	e7dd      	b.n	8007b86 <__mdiff+0xd6>
 8007bca:	3f01      	subs	r7, #1
 8007bcc:	e7e7      	b.n	8007b9e <__mdiff+0xee>
 8007bce:	bf00      	nop
 8007bd0:	0800dd15 	.word	0x0800dd15
 8007bd4:	0800dd26 	.word	0x0800dd26

08007bd8 <__ulp>:
 8007bd8:	b082      	sub	sp, #8
 8007bda:	ed8d 0b00 	vstr	d0, [sp]
 8007bde:	9a01      	ldr	r2, [sp, #4]
 8007be0:	4b0f      	ldr	r3, [pc, #60]	@ (8007c20 <__ulp+0x48>)
 8007be2:	4013      	ands	r3, r2
 8007be4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	dc08      	bgt.n	8007bfe <__ulp+0x26>
 8007bec:	425b      	negs	r3, r3
 8007bee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007bf2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007bf6:	da04      	bge.n	8007c02 <__ulp+0x2a>
 8007bf8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007bfc:	4113      	asrs	r3, r2
 8007bfe:	2200      	movs	r2, #0
 8007c00:	e008      	b.n	8007c14 <__ulp+0x3c>
 8007c02:	f1a2 0314 	sub.w	r3, r2, #20
 8007c06:	2b1e      	cmp	r3, #30
 8007c08:	bfda      	itte	le
 8007c0a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007c0e:	40da      	lsrle	r2, r3
 8007c10:	2201      	movgt	r2, #1
 8007c12:	2300      	movs	r3, #0
 8007c14:	4619      	mov	r1, r3
 8007c16:	4610      	mov	r0, r2
 8007c18:	ec41 0b10 	vmov	d0, r0, r1
 8007c1c:	b002      	add	sp, #8
 8007c1e:	4770      	bx	lr
 8007c20:	7ff00000 	.word	0x7ff00000

08007c24 <__b2d>:
 8007c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c28:	6906      	ldr	r6, [r0, #16]
 8007c2a:	f100 0814 	add.w	r8, r0, #20
 8007c2e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007c32:	1f37      	subs	r7, r6, #4
 8007c34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007c38:	4610      	mov	r0, r2
 8007c3a:	f7ff fd53 	bl	80076e4 <__hi0bits>
 8007c3e:	f1c0 0320 	rsb	r3, r0, #32
 8007c42:	280a      	cmp	r0, #10
 8007c44:	600b      	str	r3, [r1, #0]
 8007c46:	491b      	ldr	r1, [pc, #108]	@ (8007cb4 <__b2d+0x90>)
 8007c48:	dc15      	bgt.n	8007c76 <__b2d+0x52>
 8007c4a:	f1c0 0c0b 	rsb	ip, r0, #11
 8007c4e:	fa22 f30c 	lsr.w	r3, r2, ip
 8007c52:	45b8      	cmp	r8, r7
 8007c54:	ea43 0501 	orr.w	r5, r3, r1
 8007c58:	bf34      	ite	cc
 8007c5a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007c5e:	2300      	movcs	r3, #0
 8007c60:	3015      	adds	r0, #21
 8007c62:	fa02 f000 	lsl.w	r0, r2, r0
 8007c66:	fa23 f30c 	lsr.w	r3, r3, ip
 8007c6a:	4303      	orrs	r3, r0
 8007c6c:	461c      	mov	r4, r3
 8007c6e:	ec45 4b10 	vmov	d0, r4, r5
 8007c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c76:	45b8      	cmp	r8, r7
 8007c78:	bf3a      	itte	cc
 8007c7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007c7e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007c82:	2300      	movcs	r3, #0
 8007c84:	380b      	subs	r0, #11
 8007c86:	d012      	beq.n	8007cae <__b2d+0x8a>
 8007c88:	f1c0 0120 	rsb	r1, r0, #32
 8007c8c:	fa23 f401 	lsr.w	r4, r3, r1
 8007c90:	4082      	lsls	r2, r0
 8007c92:	4322      	orrs	r2, r4
 8007c94:	4547      	cmp	r7, r8
 8007c96:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007c9a:	bf8c      	ite	hi
 8007c9c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007ca0:	2200      	movls	r2, #0
 8007ca2:	4083      	lsls	r3, r0
 8007ca4:	40ca      	lsrs	r2, r1
 8007ca6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007caa:	4313      	orrs	r3, r2
 8007cac:	e7de      	b.n	8007c6c <__b2d+0x48>
 8007cae:	ea42 0501 	orr.w	r5, r2, r1
 8007cb2:	e7db      	b.n	8007c6c <__b2d+0x48>
 8007cb4:	3ff00000 	.word	0x3ff00000

08007cb8 <__d2b>:
 8007cb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007cbc:	460f      	mov	r7, r1
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	ec59 8b10 	vmov	r8, r9, d0
 8007cc4:	4616      	mov	r6, r2
 8007cc6:	f7ff fc1b 	bl	8007500 <_Balloc>
 8007cca:	4604      	mov	r4, r0
 8007ccc:	b930      	cbnz	r0, 8007cdc <__d2b+0x24>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	4b23      	ldr	r3, [pc, #140]	@ (8007d60 <__d2b+0xa8>)
 8007cd2:	4824      	ldr	r0, [pc, #144]	@ (8007d64 <__d2b+0xac>)
 8007cd4:	f240 310f 	movw	r1, #783	@ 0x30f
 8007cd8:	f001 f996 	bl	8009008 <__assert_func>
 8007cdc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ce0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ce4:	b10d      	cbz	r5, 8007cea <__d2b+0x32>
 8007ce6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cea:	9301      	str	r3, [sp, #4]
 8007cec:	f1b8 0300 	subs.w	r3, r8, #0
 8007cf0:	d023      	beq.n	8007d3a <__d2b+0x82>
 8007cf2:	4668      	mov	r0, sp
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	f7ff fd14 	bl	8007722 <__lo0bits>
 8007cfa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007cfe:	b1d0      	cbz	r0, 8007d36 <__d2b+0x7e>
 8007d00:	f1c0 0320 	rsb	r3, r0, #32
 8007d04:	fa02 f303 	lsl.w	r3, r2, r3
 8007d08:	430b      	orrs	r3, r1
 8007d0a:	40c2      	lsrs	r2, r0
 8007d0c:	6163      	str	r3, [r4, #20]
 8007d0e:	9201      	str	r2, [sp, #4]
 8007d10:	9b01      	ldr	r3, [sp, #4]
 8007d12:	61a3      	str	r3, [r4, #24]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	bf0c      	ite	eq
 8007d18:	2201      	moveq	r2, #1
 8007d1a:	2202      	movne	r2, #2
 8007d1c:	6122      	str	r2, [r4, #16]
 8007d1e:	b1a5      	cbz	r5, 8007d4a <__d2b+0x92>
 8007d20:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007d24:	4405      	add	r5, r0
 8007d26:	603d      	str	r5, [r7, #0]
 8007d28:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007d2c:	6030      	str	r0, [r6, #0]
 8007d2e:	4620      	mov	r0, r4
 8007d30:	b003      	add	sp, #12
 8007d32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d36:	6161      	str	r1, [r4, #20]
 8007d38:	e7ea      	b.n	8007d10 <__d2b+0x58>
 8007d3a:	a801      	add	r0, sp, #4
 8007d3c:	f7ff fcf1 	bl	8007722 <__lo0bits>
 8007d40:	9b01      	ldr	r3, [sp, #4]
 8007d42:	6163      	str	r3, [r4, #20]
 8007d44:	3020      	adds	r0, #32
 8007d46:	2201      	movs	r2, #1
 8007d48:	e7e8      	b.n	8007d1c <__d2b+0x64>
 8007d4a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d4e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007d52:	6038      	str	r0, [r7, #0]
 8007d54:	6918      	ldr	r0, [r3, #16]
 8007d56:	f7ff fcc5 	bl	80076e4 <__hi0bits>
 8007d5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d5e:	e7e5      	b.n	8007d2c <__d2b+0x74>
 8007d60:	0800dd15 	.word	0x0800dd15
 8007d64:	0800dd26 	.word	0x0800dd26

08007d68 <__ratio>:
 8007d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d6c:	b085      	sub	sp, #20
 8007d6e:	e9cd 1000 	strd	r1, r0, [sp]
 8007d72:	a902      	add	r1, sp, #8
 8007d74:	f7ff ff56 	bl	8007c24 <__b2d>
 8007d78:	9800      	ldr	r0, [sp, #0]
 8007d7a:	a903      	add	r1, sp, #12
 8007d7c:	ec55 4b10 	vmov	r4, r5, d0
 8007d80:	f7ff ff50 	bl	8007c24 <__b2d>
 8007d84:	9b01      	ldr	r3, [sp, #4]
 8007d86:	6919      	ldr	r1, [r3, #16]
 8007d88:	9b00      	ldr	r3, [sp, #0]
 8007d8a:	691b      	ldr	r3, [r3, #16]
 8007d8c:	1ac9      	subs	r1, r1, r3
 8007d8e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007d92:	1a9b      	subs	r3, r3, r2
 8007d94:	ec5b ab10 	vmov	sl, fp, d0
 8007d98:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	bfce      	itee	gt
 8007da0:	462a      	movgt	r2, r5
 8007da2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007da6:	465a      	movle	r2, fp
 8007da8:	462f      	mov	r7, r5
 8007daa:	46d9      	mov	r9, fp
 8007dac:	bfcc      	ite	gt
 8007dae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007db2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007db6:	464b      	mov	r3, r9
 8007db8:	4652      	mov	r2, sl
 8007dba:	4620      	mov	r0, r4
 8007dbc:	4639      	mov	r1, r7
 8007dbe:	f7f8 fda5 	bl	800090c <__aeabi_ddiv>
 8007dc2:	ec41 0b10 	vmov	d0, r0, r1
 8007dc6:	b005      	add	sp, #20
 8007dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007dcc <__copybits>:
 8007dcc:	3901      	subs	r1, #1
 8007dce:	b570      	push	{r4, r5, r6, lr}
 8007dd0:	1149      	asrs	r1, r1, #5
 8007dd2:	6914      	ldr	r4, [r2, #16]
 8007dd4:	3101      	adds	r1, #1
 8007dd6:	f102 0314 	add.w	r3, r2, #20
 8007dda:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007dde:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007de2:	1f05      	subs	r5, r0, #4
 8007de4:	42a3      	cmp	r3, r4
 8007de6:	d30c      	bcc.n	8007e02 <__copybits+0x36>
 8007de8:	1aa3      	subs	r3, r4, r2
 8007dea:	3b11      	subs	r3, #17
 8007dec:	f023 0303 	bic.w	r3, r3, #3
 8007df0:	3211      	adds	r2, #17
 8007df2:	42a2      	cmp	r2, r4
 8007df4:	bf88      	it	hi
 8007df6:	2300      	movhi	r3, #0
 8007df8:	4418      	add	r0, r3
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	4288      	cmp	r0, r1
 8007dfe:	d305      	bcc.n	8007e0c <__copybits+0x40>
 8007e00:	bd70      	pop	{r4, r5, r6, pc}
 8007e02:	f853 6b04 	ldr.w	r6, [r3], #4
 8007e06:	f845 6f04 	str.w	r6, [r5, #4]!
 8007e0a:	e7eb      	b.n	8007de4 <__copybits+0x18>
 8007e0c:	f840 3b04 	str.w	r3, [r0], #4
 8007e10:	e7f4      	b.n	8007dfc <__copybits+0x30>

08007e12 <__any_on>:
 8007e12:	f100 0214 	add.w	r2, r0, #20
 8007e16:	6900      	ldr	r0, [r0, #16]
 8007e18:	114b      	asrs	r3, r1, #5
 8007e1a:	4298      	cmp	r0, r3
 8007e1c:	b510      	push	{r4, lr}
 8007e1e:	db11      	blt.n	8007e44 <__any_on+0x32>
 8007e20:	dd0a      	ble.n	8007e38 <__any_on+0x26>
 8007e22:	f011 011f 	ands.w	r1, r1, #31
 8007e26:	d007      	beq.n	8007e38 <__any_on+0x26>
 8007e28:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007e2c:	fa24 f001 	lsr.w	r0, r4, r1
 8007e30:	fa00 f101 	lsl.w	r1, r0, r1
 8007e34:	428c      	cmp	r4, r1
 8007e36:	d10b      	bne.n	8007e50 <__any_on+0x3e>
 8007e38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d803      	bhi.n	8007e48 <__any_on+0x36>
 8007e40:	2000      	movs	r0, #0
 8007e42:	bd10      	pop	{r4, pc}
 8007e44:	4603      	mov	r3, r0
 8007e46:	e7f7      	b.n	8007e38 <__any_on+0x26>
 8007e48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e4c:	2900      	cmp	r1, #0
 8007e4e:	d0f5      	beq.n	8007e3c <__any_on+0x2a>
 8007e50:	2001      	movs	r0, #1
 8007e52:	e7f6      	b.n	8007e42 <__any_on+0x30>

08007e54 <sulp>:
 8007e54:	b570      	push	{r4, r5, r6, lr}
 8007e56:	4604      	mov	r4, r0
 8007e58:	460d      	mov	r5, r1
 8007e5a:	ec45 4b10 	vmov	d0, r4, r5
 8007e5e:	4616      	mov	r6, r2
 8007e60:	f7ff feba 	bl	8007bd8 <__ulp>
 8007e64:	ec51 0b10 	vmov	r0, r1, d0
 8007e68:	b17e      	cbz	r6, 8007e8a <sulp+0x36>
 8007e6a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007e6e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	dd09      	ble.n	8007e8a <sulp+0x36>
 8007e76:	051b      	lsls	r3, r3, #20
 8007e78:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007e7c:	2400      	movs	r4, #0
 8007e7e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007e82:	4622      	mov	r2, r4
 8007e84:	462b      	mov	r3, r5
 8007e86:	f7f8 fc17 	bl	80006b8 <__aeabi_dmul>
 8007e8a:	ec41 0b10 	vmov	d0, r0, r1
 8007e8e:	bd70      	pop	{r4, r5, r6, pc}

08007e90 <_strtod_l>:
 8007e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e94:	b09f      	sub	sp, #124	@ 0x7c
 8007e96:	460c      	mov	r4, r1
 8007e98:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	921a      	str	r2, [sp, #104]	@ 0x68
 8007e9e:	9005      	str	r0, [sp, #20]
 8007ea0:	f04f 0a00 	mov.w	sl, #0
 8007ea4:	f04f 0b00 	mov.w	fp, #0
 8007ea8:	460a      	mov	r2, r1
 8007eaa:	9219      	str	r2, [sp, #100]	@ 0x64
 8007eac:	7811      	ldrb	r1, [r2, #0]
 8007eae:	292b      	cmp	r1, #43	@ 0x2b
 8007eb0:	d04a      	beq.n	8007f48 <_strtod_l+0xb8>
 8007eb2:	d838      	bhi.n	8007f26 <_strtod_l+0x96>
 8007eb4:	290d      	cmp	r1, #13
 8007eb6:	d832      	bhi.n	8007f1e <_strtod_l+0x8e>
 8007eb8:	2908      	cmp	r1, #8
 8007eba:	d832      	bhi.n	8007f22 <_strtod_l+0x92>
 8007ebc:	2900      	cmp	r1, #0
 8007ebe:	d03b      	beq.n	8007f38 <_strtod_l+0xa8>
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	920e      	str	r2, [sp, #56]	@ 0x38
 8007ec4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007ec6:	782a      	ldrb	r2, [r5, #0]
 8007ec8:	2a30      	cmp	r2, #48	@ 0x30
 8007eca:	f040 80b2 	bne.w	8008032 <_strtod_l+0x1a2>
 8007ece:	786a      	ldrb	r2, [r5, #1]
 8007ed0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007ed4:	2a58      	cmp	r2, #88	@ 0x58
 8007ed6:	d16e      	bne.n	8007fb6 <_strtod_l+0x126>
 8007ed8:	9302      	str	r3, [sp, #8]
 8007eda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007edc:	9301      	str	r3, [sp, #4]
 8007ede:	ab1a      	add	r3, sp, #104	@ 0x68
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	4a8f      	ldr	r2, [pc, #572]	@ (8008120 <_strtod_l+0x290>)
 8007ee4:	9805      	ldr	r0, [sp, #20]
 8007ee6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007ee8:	a919      	add	r1, sp, #100	@ 0x64
 8007eea:	f001 f927 	bl	800913c <__gethex>
 8007eee:	f010 060f 	ands.w	r6, r0, #15
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	d005      	beq.n	8007f02 <_strtod_l+0x72>
 8007ef6:	2e06      	cmp	r6, #6
 8007ef8:	d128      	bne.n	8007f4c <_strtod_l+0xbc>
 8007efa:	3501      	adds	r5, #1
 8007efc:	2300      	movs	r3, #0
 8007efe:	9519      	str	r5, [sp, #100]	@ 0x64
 8007f00:	930e      	str	r3, [sp, #56]	@ 0x38
 8007f02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f040 858e 	bne.w	8008a26 <_strtod_l+0xb96>
 8007f0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f0c:	b1cb      	cbz	r3, 8007f42 <_strtod_l+0xb2>
 8007f0e:	4652      	mov	r2, sl
 8007f10:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007f14:	ec43 2b10 	vmov	d0, r2, r3
 8007f18:	b01f      	add	sp, #124	@ 0x7c
 8007f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f1e:	2920      	cmp	r1, #32
 8007f20:	d1ce      	bne.n	8007ec0 <_strtod_l+0x30>
 8007f22:	3201      	adds	r2, #1
 8007f24:	e7c1      	b.n	8007eaa <_strtod_l+0x1a>
 8007f26:	292d      	cmp	r1, #45	@ 0x2d
 8007f28:	d1ca      	bne.n	8007ec0 <_strtod_l+0x30>
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	910e      	str	r1, [sp, #56]	@ 0x38
 8007f2e:	1c51      	adds	r1, r2, #1
 8007f30:	9119      	str	r1, [sp, #100]	@ 0x64
 8007f32:	7852      	ldrb	r2, [r2, #1]
 8007f34:	2a00      	cmp	r2, #0
 8007f36:	d1c5      	bne.n	8007ec4 <_strtod_l+0x34>
 8007f38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007f3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f040 8570 	bne.w	8008a22 <_strtod_l+0xb92>
 8007f42:	4652      	mov	r2, sl
 8007f44:	465b      	mov	r3, fp
 8007f46:	e7e5      	b.n	8007f14 <_strtod_l+0x84>
 8007f48:	2100      	movs	r1, #0
 8007f4a:	e7ef      	b.n	8007f2c <_strtod_l+0x9c>
 8007f4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007f4e:	b13a      	cbz	r2, 8007f60 <_strtod_l+0xd0>
 8007f50:	2135      	movs	r1, #53	@ 0x35
 8007f52:	a81c      	add	r0, sp, #112	@ 0x70
 8007f54:	f7ff ff3a 	bl	8007dcc <__copybits>
 8007f58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f5a:	9805      	ldr	r0, [sp, #20]
 8007f5c:	f7ff fb10 	bl	8007580 <_Bfree>
 8007f60:	3e01      	subs	r6, #1
 8007f62:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007f64:	2e04      	cmp	r6, #4
 8007f66:	d806      	bhi.n	8007f76 <_strtod_l+0xe6>
 8007f68:	e8df f006 	tbb	[pc, r6]
 8007f6c:	201d0314 	.word	0x201d0314
 8007f70:	14          	.byte	0x14
 8007f71:	00          	.byte	0x00
 8007f72:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007f76:	05e1      	lsls	r1, r4, #23
 8007f78:	bf48      	it	mi
 8007f7a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007f7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f82:	0d1b      	lsrs	r3, r3, #20
 8007f84:	051b      	lsls	r3, r3, #20
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d1bb      	bne.n	8007f02 <_strtod_l+0x72>
 8007f8a:	f7fe fb2b 	bl	80065e4 <__errno>
 8007f8e:	2322      	movs	r3, #34	@ 0x22
 8007f90:	6003      	str	r3, [r0, #0]
 8007f92:	e7b6      	b.n	8007f02 <_strtod_l+0x72>
 8007f94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007f98:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007f9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007fa0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007fa4:	e7e7      	b.n	8007f76 <_strtod_l+0xe6>
 8007fa6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008128 <_strtod_l+0x298>
 8007faa:	e7e4      	b.n	8007f76 <_strtod_l+0xe6>
 8007fac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007fb0:	f04f 3aff 	mov.w	sl, #4294967295
 8007fb4:	e7df      	b.n	8007f76 <_strtod_l+0xe6>
 8007fb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007fb8:	1c5a      	adds	r2, r3, #1
 8007fba:	9219      	str	r2, [sp, #100]	@ 0x64
 8007fbc:	785b      	ldrb	r3, [r3, #1]
 8007fbe:	2b30      	cmp	r3, #48	@ 0x30
 8007fc0:	d0f9      	beq.n	8007fb6 <_strtod_l+0x126>
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d09d      	beq.n	8007f02 <_strtod_l+0x72>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	2700      	movs	r7, #0
 8007fca:	9308      	str	r3, [sp, #32]
 8007fcc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007fce:	930c      	str	r3, [sp, #48]	@ 0x30
 8007fd0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007fd2:	46b9      	mov	r9, r7
 8007fd4:	220a      	movs	r2, #10
 8007fd6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007fd8:	7805      	ldrb	r5, [r0, #0]
 8007fda:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007fde:	b2d9      	uxtb	r1, r3
 8007fe0:	2909      	cmp	r1, #9
 8007fe2:	d928      	bls.n	8008036 <_strtod_l+0x1a6>
 8007fe4:	494f      	ldr	r1, [pc, #316]	@ (8008124 <_strtod_l+0x294>)
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f000 ffd6 	bl	8008f98 <strncmp>
 8007fec:	2800      	cmp	r0, #0
 8007fee:	d032      	beq.n	8008056 <_strtod_l+0x1c6>
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	462a      	mov	r2, r5
 8007ff4:	900a      	str	r0, [sp, #40]	@ 0x28
 8007ff6:	464d      	mov	r5, r9
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	2a65      	cmp	r2, #101	@ 0x65
 8007ffc:	d001      	beq.n	8008002 <_strtod_l+0x172>
 8007ffe:	2a45      	cmp	r2, #69	@ 0x45
 8008000:	d114      	bne.n	800802c <_strtod_l+0x19c>
 8008002:	b91d      	cbnz	r5, 800800c <_strtod_l+0x17c>
 8008004:	9a08      	ldr	r2, [sp, #32]
 8008006:	4302      	orrs	r2, r0
 8008008:	d096      	beq.n	8007f38 <_strtod_l+0xa8>
 800800a:	2500      	movs	r5, #0
 800800c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800800e:	1c62      	adds	r2, r4, #1
 8008010:	9219      	str	r2, [sp, #100]	@ 0x64
 8008012:	7862      	ldrb	r2, [r4, #1]
 8008014:	2a2b      	cmp	r2, #43	@ 0x2b
 8008016:	d07a      	beq.n	800810e <_strtod_l+0x27e>
 8008018:	2a2d      	cmp	r2, #45	@ 0x2d
 800801a:	d07e      	beq.n	800811a <_strtod_l+0x28a>
 800801c:	f04f 0c00 	mov.w	ip, #0
 8008020:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008024:	2909      	cmp	r1, #9
 8008026:	f240 8085 	bls.w	8008134 <_strtod_l+0x2a4>
 800802a:	9419      	str	r4, [sp, #100]	@ 0x64
 800802c:	f04f 0800 	mov.w	r8, #0
 8008030:	e0a5      	b.n	800817e <_strtod_l+0x2ee>
 8008032:	2300      	movs	r3, #0
 8008034:	e7c8      	b.n	8007fc8 <_strtod_l+0x138>
 8008036:	f1b9 0f08 	cmp.w	r9, #8
 800803a:	bfd8      	it	le
 800803c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800803e:	f100 0001 	add.w	r0, r0, #1
 8008042:	bfda      	itte	le
 8008044:	fb02 3301 	mlale	r3, r2, r1, r3
 8008048:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800804a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800804e:	f109 0901 	add.w	r9, r9, #1
 8008052:	9019      	str	r0, [sp, #100]	@ 0x64
 8008054:	e7bf      	b.n	8007fd6 <_strtod_l+0x146>
 8008056:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	9219      	str	r2, [sp, #100]	@ 0x64
 800805c:	785a      	ldrb	r2, [r3, #1]
 800805e:	f1b9 0f00 	cmp.w	r9, #0
 8008062:	d03b      	beq.n	80080dc <_strtod_l+0x24c>
 8008064:	900a      	str	r0, [sp, #40]	@ 0x28
 8008066:	464d      	mov	r5, r9
 8008068:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800806c:	2b09      	cmp	r3, #9
 800806e:	d912      	bls.n	8008096 <_strtod_l+0x206>
 8008070:	2301      	movs	r3, #1
 8008072:	e7c2      	b.n	8007ffa <_strtod_l+0x16a>
 8008074:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008076:	1c5a      	adds	r2, r3, #1
 8008078:	9219      	str	r2, [sp, #100]	@ 0x64
 800807a:	785a      	ldrb	r2, [r3, #1]
 800807c:	3001      	adds	r0, #1
 800807e:	2a30      	cmp	r2, #48	@ 0x30
 8008080:	d0f8      	beq.n	8008074 <_strtod_l+0x1e4>
 8008082:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008086:	2b08      	cmp	r3, #8
 8008088:	f200 84d2 	bhi.w	8008a30 <_strtod_l+0xba0>
 800808c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800808e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008090:	2000      	movs	r0, #0
 8008092:	930c      	str	r3, [sp, #48]	@ 0x30
 8008094:	4605      	mov	r5, r0
 8008096:	3a30      	subs	r2, #48	@ 0x30
 8008098:	f100 0301 	add.w	r3, r0, #1
 800809c:	d018      	beq.n	80080d0 <_strtod_l+0x240>
 800809e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80080a0:	4419      	add	r1, r3
 80080a2:	910a      	str	r1, [sp, #40]	@ 0x28
 80080a4:	462e      	mov	r6, r5
 80080a6:	f04f 0e0a 	mov.w	lr, #10
 80080aa:	1c71      	adds	r1, r6, #1
 80080ac:	eba1 0c05 	sub.w	ip, r1, r5
 80080b0:	4563      	cmp	r3, ip
 80080b2:	dc15      	bgt.n	80080e0 <_strtod_l+0x250>
 80080b4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80080b8:	182b      	adds	r3, r5, r0
 80080ba:	2b08      	cmp	r3, #8
 80080bc:	f105 0501 	add.w	r5, r5, #1
 80080c0:	4405      	add	r5, r0
 80080c2:	dc1a      	bgt.n	80080fa <_strtod_l+0x26a>
 80080c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080c6:	230a      	movs	r3, #10
 80080c8:	fb03 2301 	mla	r3, r3, r1, r2
 80080cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80080ce:	2300      	movs	r3, #0
 80080d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80080d2:	1c51      	adds	r1, r2, #1
 80080d4:	9119      	str	r1, [sp, #100]	@ 0x64
 80080d6:	7852      	ldrb	r2, [r2, #1]
 80080d8:	4618      	mov	r0, r3
 80080da:	e7c5      	b.n	8008068 <_strtod_l+0x1d8>
 80080dc:	4648      	mov	r0, r9
 80080de:	e7ce      	b.n	800807e <_strtod_l+0x1ee>
 80080e0:	2e08      	cmp	r6, #8
 80080e2:	dc05      	bgt.n	80080f0 <_strtod_l+0x260>
 80080e4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80080e6:	fb0e f606 	mul.w	r6, lr, r6
 80080ea:	960b      	str	r6, [sp, #44]	@ 0x2c
 80080ec:	460e      	mov	r6, r1
 80080ee:	e7dc      	b.n	80080aa <_strtod_l+0x21a>
 80080f0:	2910      	cmp	r1, #16
 80080f2:	bfd8      	it	le
 80080f4:	fb0e f707 	mulle.w	r7, lr, r7
 80080f8:	e7f8      	b.n	80080ec <_strtod_l+0x25c>
 80080fa:	2b0f      	cmp	r3, #15
 80080fc:	bfdc      	itt	le
 80080fe:	230a      	movle	r3, #10
 8008100:	fb03 2707 	mlale	r7, r3, r7, r2
 8008104:	e7e3      	b.n	80080ce <_strtod_l+0x23e>
 8008106:	2300      	movs	r3, #0
 8008108:	930a      	str	r3, [sp, #40]	@ 0x28
 800810a:	2301      	movs	r3, #1
 800810c:	e77a      	b.n	8008004 <_strtod_l+0x174>
 800810e:	f04f 0c00 	mov.w	ip, #0
 8008112:	1ca2      	adds	r2, r4, #2
 8008114:	9219      	str	r2, [sp, #100]	@ 0x64
 8008116:	78a2      	ldrb	r2, [r4, #2]
 8008118:	e782      	b.n	8008020 <_strtod_l+0x190>
 800811a:	f04f 0c01 	mov.w	ip, #1
 800811e:	e7f8      	b.n	8008112 <_strtod_l+0x282>
 8008120:	0800df4c 	.word	0x0800df4c
 8008124:	0800dd7f 	.word	0x0800dd7f
 8008128:	7ff00000 	.word	0x7ff00000
 800812c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800812e:	1c51      	adds	r1, r2, #1
 8008130:	9119      	str	r1, [sp, #100]	@ 0x64
 8008132:	7852      	ldrb	r2, [r2, #1]
 8008134:	2a30      	cmp	r2, #48	@ 0x30
 8008136:	d0f9      	beq.n	800812c <_strtod_l+0x29c>
 8008138:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800813c:	2908      	cmp	r1, #8
 800813e:	f63f af75 	bhi.w	800802c <_strtod_l+0x19c>
 8008142:	3a30      	subs	r2, #48	@ 0x30
 8008144:	9209      	str	r2, [sp, #36]	@ 0x24
 8008146:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008148:	920f      	str	r2, [sp, #60]	@ 0x3c
 800814a:	f04f 080a 	mov.w	r8, #10
 800814e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008150:	1c56      	adds	r6, r2, #1
 8008152:	9619      	str	r6, [sp, #100]	@ 0x64
 8008154:	7852      	ldrb	r2, [r2, #1]
 8008156:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800815a:	f1be 0f09 	cmp.w	lr, #9
 800815e:	d939      	bls.n	80081d4 <_strtod_l+0x344>
 8008160:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008162:	1a76      	subs	r6, r6, r1
 8008164:	2e08      	cmp	r6, #8
 8008166:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800816a:	dc03      	bgt.n	8008174 <_strtod_l+0x2e4>
 800816c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800816e:	4588      	cmp	r8, r1
 8008170:	bfa8      	it	ge
 8008172:	4688      	movge	r8, r1
 8008174:	f1bc 0f00 	cmp.w	ip, #0
 8008178:	d001      	beq.n	800817e <_strtod_l+0x2ee>
 800817a:	f1c8 0800 	rsb	r8, r8, #0
 800817e:	2d00      	cmp	r5, #0
 8008180:	d14e      	bne.n	8008220 <_strtod_l+0x390>
 8008182:	9908      	ldr	r1, [sp, #32]
 8008184:	4308      	orrs	r0, r1
 8008186:	f47f aebc 	bne.w	8007f02 <_strtod_l+0x72>
 800818a:	2b00      	cmp	r3, #0
 800818c:	f47f aed4 	bne.w	8007f38 <_strtod_l+0xa8>
 8008190:	2a69      	cmp	r2, #105	@ 0x69
 8008192:	d028      	beq.n	80081e6 <_strtod_l+0x356>
 8008194:	dc25      	bgt.n	80081e2 <_strtod_l+0x352>
 8008196:	2a49      	cmp	r2, #73	@ 0x49
 8008198:	d025      	beq.n	80081e6 <_strtod_l+0x356>
 800819a:	2a4e      	cmp	r2, #78	@ 0x4e
 800819c:	f47f aecc 	bne.w	8007f38 <_strtod_l+0xa8>
 80081a0:	499a      	ldr	r1, [pc, #616]	@ (800840c <_strtod_l+0x57c>)
 80081a2:	a819      	add	r0, sp, #100	@ 0x64
 80081a4:	f001 f9ec 	bl	8009580 <__match>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	f43f aec5 	beq.w	8007f38 <_strtod_l+0xa8>
 80081ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	2b28      	cmp	r3, #40	@ 0x28
 80081b4:	d12e      	bne.n	8008214 <_strtod_l+0x384>
 80081b6:	4996      	ldr	r1, [pc, #600]	@ (8008410 <_strtod_l+0x580>)
 80081b8:	aa1c      	add	r2, sp, #112	@ 0x70
 80081ba:	a819      	add	r0, sp, #100	@ 0x64
 80081bc:	f001 f9f4 	bl	80095a8 <__hexnan>
 80081c0:	2805      	cmp	r0, #5
 80081c2:	d127      	bne.n	8008214 <_strtod_l+0x384>
 80081c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80081c6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80081ca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80081ce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80081d2:	e696      	b.n	8007f02 <_strtod_l+0x72>
 80081d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80081d6:	fb08 2101 	mla	r1, r8, r1, r2
 80081da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80081de:	9209      	str	r2, [sp, #36]	@ 0x24
 80081e0:	e7b5      	b.n	800814e <_strtod_l+0x2be>
 80081e2:	2a6e      	cmp	r2, #110	@ 0x6e
 80081e4:	e7da      	b.n	800819c <_strtod_l+0x30c>
 80081e6:	498b      	ldr	r1, [pc, #556]	@ (8008414 <_strtod_l+0x584>)
 80081e8:	a819      	add	r0, sp, #100	@ 0x64
 80081ea:	f001 f9c9 	bl	8009580 <__match>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	f43f aea2 	beq.w	8007f38 <_strtod_l+0xa8>
 80081f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081f6:	4988      	ldr	r1, [pc, #544]	@ (8008418 <_strtod_l+0x588>)
 80081f8:	3b01      	subs	r3, #1
 80081fa:	a819      	add	r0, sp, #100	@ 0x64
 80081fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80081fe:	f001 f9bf 	bl	8009580 <__match>
 8008202:	b910      	cbnz	r0, 800820a <_strtod_l+0x37a>
 8008204:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008206:	3301      	adds	r3, #1
 8008208:	9319      	str	r3, [sp, #100]	@ 0x64
 800820a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008428 <_strtod_l+0x598>
 800820e:	f04f 0a00 	mov.w	sl, #0
 8008212:	e676      	b.n	8007f02 <_strtod_l+0x72>
 8008214:	4881      	ldr	r0, [pc, #516]	@ (800841c <_strtod_l+0x58c>)
 8008216:	f000 feef 	bl	8008ff8 <nan>
 800821a:	ec5b ab10 	vmov	sl, fp, d0
 800821e:	e670      	b.n	8007f02 <_strtod_l+0x72>
 8008220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008222:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008224:	eba8 0303 	sub.w	r3, r8, r3
 8008228:	f1b9 0f00 	cmp.w	r9, #0
 800822c:	bf08      	it	eq
 800822e:	46a9      	moveq	r9, r5
 8008230:	2d10      	cmp	r5, #16
 8008232:	9309      	str	r3, [sp, #36]	@ 0x24
 8008234:	462c      	mov	r4, r5
 8008236:	bfa8      	it	ge
 8008238:	2410      	movge	r4, #16
 800823a:	f7f8 f9c3 	bl	80005c4 <__aeabi_ui2d>
 800823e:	2d09      	cmp	r5, #9
 8008240:	4682      	mov	sl, r0
 8008242:	468b      	mov	fp, r1
 8008244:	dc13      	bgt.n	800826e <_strtod_l+0x3de>
 8008246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008248:	2b00      	cmp	r3, #0
 800824a:	f43f ae5a 	beq.w	8007f02 <_strtod_l+0x72>
 800824e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008250:	dd78      	ble.n	8008344 <_strtod_l+0x4b4>
 8008252:	2b16      	cmp	r3, #22
 8008254:	dc5f      	bgt.n	8008316 <_strtod_l+0x486>
 8008256:	4972      	ldr	r1, [pc, #456]	@ (8008420 <_strtod_l+0x590>)
 8008258:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800825c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008260:	4652      	mov	r2, sl
 8008262:	465b      	mov	r3, fp
 8008264:	f7f8 fa28 	bl	80006b8 <__aeabi_dmul>
 8008268:	4682      	mov	sl, r0
 800826a:	468b      	mov	fp, r1
 800826c:	e649      	b.n	8007f02 <_strtod_l+0x72>
 800826e:	4b6c      	ldr	r3, [pc, #432]	@ (8008420 <_strtod_l+0x590>)
 8008270:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008274:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008278:	f7f8 fa1e 	bl	80006b8 <__aeabi_dmul>
 800827c:	4682      	mov	sl, r0
 800827e:	4638      	mov	r0, r7
 8008280:	468b      	mov	fp, r1
 8008282:	f7f8 f99f 	bl	80005c4 <__aeabi_ui2d>
 8008286:	4602      	mov	r2, r0
 8008288:	460b      	mov	r3, r1
 800828a:	4650      	mov	r0, sl
 800828c:	4659      	mov	r1, fp
 800828e:	f7f8 f85d 	bl	800034c <__adddf3>
 8008292:	2d0f      	cmp	r5, #15
 8008294:	4682      	mov	sl, r0
 8008296:	468b      	mov	fp, r1
 8008298:	ddd5      	ble.n	8008246 <_strtod_l+0x3b6>
 800829a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800829c:	1b2c      	subs	r4, r5, r4
 800829e:	441c      	add	r4, r3
 80082a0:	2c00      	cmp	r4, #0
 80082a2:	f340 8093 	ble.w	80083cc <_strtod_l+0x53c>
 80082a6:	f014 030f 	ands.w	r3, r4, #15
 80082aa:	d00a      	beq.n	80082c2 <_strtod_l+0x432>
 80082ac:	495c      	ldr	r1, [pc, #368]	@ (8008420 <_strtod_l+0x590>)
 80082ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80082b2:	4652      	mov	r2, sl
 80082b4:	465b      	mov	r3, fp
 80082b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082ba:	f7f8 f9fd 	bl	80006b8 <__aeabi_dmul>
 80082be:	4682      	mov	sl, r0
 80082c0:	468b      	mov	fp, r1
 80082c2:	f034 040f 	bics.w	r4, r4, #15
 80082c6:	d073      	beq.n	80083b0 <_strtod_l+0x520>
 80082c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80082cc:	dd49      	ble.n	8008362 <_strtod_l+0x4d2>
 80082ce:	2400      	movs	r4, #0
 80082d0:	46a0      	mov	r8, r4
 80082d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80082d4:	46a1      	mov	r9, r4
 80082d6:	9a05      	ldr	r2, [sp, #20]
 80082d8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008428 <_strtod_l+0x598>
 80082dc:	2322      	movs	r3, #34	@ 0x22
 80082de:	6013      	str	r3, [r2, #0]
 80082e0:	f04f 0a00 	mov.w	sl, #0
 80082e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f43f ae0b 	beq.w	8007f02 <_strtod_l+0x72>
 80082ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082ee:	9805      	ldr	r0, [sp, #20]
 80082f0:	f7ff f946 	bl	8007580 <_Bfree>
 80082f4:	9805      	ldr	r0, [sp, #20]
 80082f6:	4649      	mov	r1, r9
 80082f8:	f7ff f942 	bl	8007580 <_Bfree>
 80082fc:	9805      	ldr	r0, [sp, #20]
 80082fe:	4641      	mov	r1, r8
 8008300:	f7ff f93e 	bl	8007580 <_Bfree>
 8008304:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008306:	9805      	ldr	r0, [sp, #20]
 8008308:	f7ff f93a 	bl	8007580 <_Bfree>
 800830c:	9805      	ldr	r0, [sp, #20]
 800830e:	4621      	mov	r1, r4
 8008310:	f7ff f936 	bl	8007580 <_Bfree>
 8008314:	e5f5      	b.n	8007f02 <_strtod_l+0x72>
 8008316:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008318:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800831c:	4293      	cmp	r3, r2
 800831e:	dbbc      	blt.n	800829a <_strtod_l+0x40a>
 8008320:	4c3f      	ldr	r4, [pc, #252]	@ (8008420 <_strtod_l+0x590>)
 8008322:	f1c5 050f 	rsb	r5, r5, #15
 8008326:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800832a:	4652      	mov	r2, sl
 800832c:	465b      	mov	r3, fp
 800832e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008332:	f7f8 f9c1 	bl	80006b8 <__aeabi_dmul>
 8008336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008338:	1b5d      	subs	r5, r3, r5
 800833a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800833e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008342:	e78f      	b.n	8008264 <_strtod_l+0x3d4>
 8008344:	3316      	adds	r3, #22
 8008346:	dba8      	blt.n	800829a <_strtod_l+0x40a>
 8008348:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800834a:	eba3 0808 	sub.w	r8, r3, r8
 800834e:	4b34      	ldr	r3, [pc, #208]	@ (8008420 <_strtod_l+0x590>)
 8008350:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008354:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008358:	4650      	mov	r0, sl
 800835a:	4659      	mov	r1, fp
 800835c:	f7f8 fad6 	bl	800090c <__aeabi_ddiv>
 8008360:	e782      	b.n	8008268 <_strtod_l+0x3d8>
 8008362:	2300      	movs	r3, #0
 8008364:	4f2f      	ldr	r7, [pc, #188]	@ (8008424 <_strtod_l+0x594>)
 8008366:	1124      	asrs	r4, r4, #4
 8008368:	4650      	mov	r0, sl
 800836a:	4659      	mov	r1, fp
 800836c:	461e      	mov	r6, r3
 800836e:	2c01      	cmp	r4, #1
 8008370:	dc21      	bgt.n	80083b6 <_strtod_l+0x526>
 8008372:	b10b      	cbz	r3, 8008378 <_strtod_l+0x4e8>
 8008374:	4682      	mov	sl, r0
 8008376:	468b      	mov	fp, r1
 8008378:	492a      	ldr	r1, [pc, #168]	@ (8008424 <_strtod_l+0x594>)
 800837a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800837e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008382:	4652      	mov	r2, sl
 8008384:	465b      	mov	r3, fp
 8008386:	e9d1 0100 	ldrd	r0, r1, [r1]
 800838a:	f7f8 f995 	bl	80006b8 <__aeabi_dmul>
 800838e:	4b26      	ldr	r3, [pc, #152]	@ (8008428 <_strtod_l+0x598>)
 8008390:	460a      	mov	r2, r1
 8008392:	400b      	ands	r3, r1
 8008394:	4925      	ldr	r1, [pc, #148]	@ (800842c <_strtod_l+0x59c>)
 8008396:	428b      	cmp	r3, r1
 8008398:	4682      	mov	sl, r0
 800839a:	d898      	bhi.n	80082ce <_strtod_l+0x43e>
 800839c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80083a0:	428b      	cmp	r3, r1
 80083a2:	bf86      	itte	hi
 80083a4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008430 <_strtod_l+0x5a0>
 80083a8:	f04f 3aff 	movhi.w	sl, #4294967295
 80083ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80083b0:	2300      	movs	r3, #0
 80083b2:	9308      	str	r3, [sp, #32]
 80083b4:	e076      	b.n	80084a4 <_strtod_l+0x614>
 80083b6:	07e2      	lsls	r2, r4, #31
 80083b8:	d504      	bpl.n	80083c4 <_strtod_l+0x534>
 80083ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083be:	f7f8 f97b 	bl	80006b8 <__aeabi_dmul>
 80083c2:	2301      	movs	r3, #1
 80083c4:	3601      	adds	r6, #1
 80083c6:	1064      	asrs	r4, r4, #1
 80083c8:	3708      	adds	r7, #8
 80083ca:	e7d0      	b.n	800836e <_strtod_l+0x4de>
 80083cc:	d0f0      	beq.n	80083b0 <_strtod_l+0x520>
 80083ce:	4264      	negs	r4, r4
 80083d0:	f014 020f 	ands.w	r2, r4, #15
 80083d4:	d00a      	beq.n	80083ec <_strtod_l+0x55c>
 80083d6:	4b12      	ldr	r3, [pc, #72]	@ (8008420 <_strtod_l+0x590>)
 80083d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083dc:	4650      	mov	r0, sl
 80083de:	4659      	mov	r1, fp
 80083e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e4:	f7f8 fa92 	bl	800090c <__aeabi_ddiv>
 80083e8:	4682      	mov	sl, r0
 80083ea:	468b      	mov	fp, r1
 80083ec:	1124      	asrs	r4, r4, #4
 80083ee:	d0df      	beq.n	80083b0 <_strtod_l+0x520>
 80083f0:	2c1f      	cmp	r4, #31
 80083f2:	dd1f      	ble.n	8008434 <_strtod_l+0x5a4>
 80083f4:	2400      	movs	r4, #0
 80083f6:	46a0      	mov	r8, r4
 80083f8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80083fa:	46a1      	mov	r9, r4
 80083fc:	9a05      	ldr	r2, [sp, #20]
 80083fe:	2322      	movs	r3, #34	@ 0x22
 8008400:	f04f 0a00 	mov.w	sl, #0
 8008404:	f04f 0b00 	mov.w	fp, #0
 8008408:	6013      	str	r3, [r2, #0]
 800840a:	e76b      	b.n	80082e4 <_strtod_l+0x454>
 800840c:	0800dc6d 	.word	0x0800dc6d
 8008410:	0800df38 	.word	0x0800df38
 8008414:	0800dc65 	.word	0x0800dc65
 8008418:	0800dc9c 	.word	0x0800dc9c
 800841c:	0800ddd5 	.word	0x0800ddd5
 8008420:	0800de70 	.word	0x0800de70
 8008424:	0800de48 	.word	0x0800de48
 8008428:	7ff00000 	.word	0x7ff00000
 800842c:	7ca00000 	.word	0x7ca00000
 8008430:	7fefffff 	.word	0x7fefffff
 8008434:	f014 0310 	ands.w	r3, r4, #16
 8008438:	bf18      	it	ne
 800843a:	236a      	movne	r3, #106	@ 0x6a
 800843c:	4ea9      	ldr	r6, [pc, #676]	@ (80086e4 <_strtod_l+0x854>)
 800843e:	9308      	str	r3, [sp, #32]
 8008440:	4650      	mov	r0, sl
 8008442:	4659      	mov	r1, fp
 8008444:	2300      	movs	r3, #0
 8008446:	07e7      	lsls	r7, r4, #31
 8008448:	d504      	bpl.n	8008454 <_strtod_l+0x5c4>
 800844a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800844e:	f7f8 f933 	bl	80006b8 <__aeabi_dmul>
 8008452:	2301      	movs	r3, #1
 8008454:	1064      	asrs	r4, r4, #1
 8008456:	f106 0608 	add.w	r6, r6, #8
 800845a:	d1f4      	bne.n	8008446 <_strtod_l+0x5b6>
 800845c:	b10b      	cbz	r3, 8008462 <_strtod_l+0x5d2>
 800845e:	4682      	mov	sl, r0
 8008460:	468b      	mov	fp, r1
 8008462:	9b08      	ldr	r3, [sp, #32]
 8008464:	b1b3      	cbz	r3, 8008494 <_strtod_l+0x604>
 8008466:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800846a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800846e:	2b00      	cmp	r3, #0
 8008470:	4659      	mov	r1, fp
 8008472:	dd0f      	ble.n	8008494 <_strtod_l+0x604>
 8008474:	2b1f      	cmp	r3, #31
 8008476:	dd56      	ble.n	8008526 <_strtod_l+0x696>
 8008478:	2b34      	cmp	r3, #52	@ 0x34
 800847a:	bfde      	ittt	le
 800847c:	f04f 33ff 	movle.w	r3, #4294967295
 8008480:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008484:	4093      	lslle	r3, r2
 8008486:	f04f 0a00 	mov.w	sl, #0
 800848a:	bfcc      	ite	gt
 800848c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008490:	ea03 0b01 	andle.w	fp, r3, r1
 8008494:	2200      	movs	r2, #0
 8008496:	2300      	movs	r3, #0
 8008498:	4650      	mov	r0, sl
 800849a:	4659      	mov	r1, fp
 800849c:	f7f8 fb74 	bl	8000b88 <__aeabi_dcmpeq>
 80084a0:	2800      	cmp	r0, #0
 80084a2:	d1a7      	bne.n	80083f4 <_strtod_l+0x564>
 80084a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80084aa:	9805      	ldr	r0, [sp, #20]
 80084ac:	462b      	mov	r3, r5
 80084ae:	464a      	mov	r2, r9
 80084b0:	f7ff f8ce 	bl	8007650 <__s2b>
 80084b4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80084b6:	2800      	cmp	r0, #0
 80084b8:	f43f af09 	beq.w	80082ce <_strtod_l+0x43e>
 80084bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084c0:	2a00      	cmp	r2, #0
 80084c2:	eba3 0308 	sub.w	r3, r3, r8
 80084c6:	bfa8      	it	ge
 80084c8:	2300      	movge	r3, #0
 80084ca:	9312      	str	r3, [sp, #72]	@ 0x48
 80084cc:	2400      	movs	r4, #0
 80084ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80084d2:	9316      	str	r3, [sp, #88]	@ 0x58
 80084d4:	46a0      	mov	r8, r4
 80084d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084d8:	9805      	ldr	r0, [sp, #20]
 80084da:	6859      	ldr	r1, [r3, #4]
 80084dc:	f7ff f810 	bl	8007500 <_Balloc>
 80084e0:	4681      	mov	r9, r0
 80084e2:	2800      	cmp	r0, #0
 80084e4:	f43f aef7 	beq.w	80082d6 <_strtod_l+0x446>
 80084e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084ea:	691a      	ldr	r2, [r3, #16]
 80084ec:	3202      	adds	r2, #2
 80084ee:	f103 010c 	add.w	r1, r3, #12
 80084f2:	0092      	lsls	r2, r2, #2
 80084f4:	300c      	adds	r0, #12
 80084f6:	f000 fd71 	bl	8008fdc <memcpy>
 80084fa:	ec4b ab10 	vmov	d0, sl, fp
 80084fe:	9805      	ldr	r0, [sp, #20]
 8008500:	aa1c      	add	r2, sp, #112	@ 0x70
 8008502:	a91b      	add	r1, sp, #108	@ 0x6c
 8008504:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008508:	f7ff fbd6 	bl	8007cb8 <__d2b>
 800850c:	901a      	str	r0, [sp, #104]	@ 0x68
 800850e:	2800      	cmp	r0, #0
 8008510:	f43f aee1 	beq.w	80082d6 <_strtod_l+0x446>
 8008514:	9805      	ldr	r0, [sp, #20]
 8008516:	2101      	movs	r1, #1
 8008518:	f7ff f930 	bl	800777c <__i2b>
 800851c:	4680      	mov	r8, r0
 800851e:	b948      	cbnz	r0, 8008534 <_strtod_l+0x6a4>
 8008520:	f04f 0800 	mov.w	r8, #0
 8008524:	e6d7      	b.n	80082d6 <_strtod_l+0x446>
 8008526:	f04f 32ff 	mov.w	r2, #4294967295
 800852a:	fa02 f303 	lsl.w	r3, r2, r3
 800852e:	ea03 0a0a 	and.w	sl, r3, sl
 8008532:	e7af      	b.n	8008494 <_strtod_l+0x604>
 8008534:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008536:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008538:	2d00      	cmp	r5, #0
 800853a:	bfab      	itete	ge
 800853c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800853e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008540:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008542:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008544:	bfac      	ite	ge
 8008546:	18ef      	addge	r7, r5, r3
 8008548:	1b5e      	sublt	r6, r3, r5
 800854a:	9b08      	ldr	r3, [sp, #32]
 800854c:	1aed      	subs	r5, r5, r3
 800854e:	4415      	add	r5, r2
 8008550:	4b65      	ldr	r3, [pc, #404]	@ (80086e8 <_strtod_l+0x858>)
 8008552:	3d01      	subs	r5, #1
 8008554:	429d      	cmp	r5, r3
 8008556:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800855a:	da50      	bge.n	80085fe <_strtod_l+0x76e>
 800855c:	1b5b      	subs	r3, r3, r5
 800855e:	2b1f      	cmp	r3, #31
 8008560:	eba2 0203 	sub.w	r2, r2, r3
 8008564:	f04f 0101 	mov.w	r1, #1
 8008568:	dc3d      	bgt.n	80085e6 <_strtod_l+0x756>
 800856a:	fa01 f303 	lsl.w	r3, r1, r3
 800856e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008570:	2300      	movs	r3, #0
 8008572:	9310      	str	r3, [sp, #64]	@ 0x40
 8008574:	18bd      	adds	r5, r7, r2
 8008576:	9b08      	ldr	r3, [sp, #32]
 8008578:	42af      	cmp	r7, r5
 800857a:	4416      	add	r6, r2
 800857c:	441e      	add	r6, r3
 800857e:	463b      	mov	r3, r7
 8008580:	bfa8      	it	ge
 8008582:	462b      	movge	r3, r5
 8008584:	42b3      	cmp	r3, r6
 8008586:	bfa8      	it	ge
 8008588:	4633      	movge	r3, r6
 800858a:	2b00      	cmp	r3, #0
 800858c:	bfc2      	ittt	gt
 800858e:	1aed      	subgt	r5, r5, r3
 8008590:	1af6      	subgt	r6, r6, r3
 8008592:	1aff      	subgt	r7, r7, r3
 8008594:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008596:	2b00      	cmp	r3, #0
 8008598:	dd16      	ble.n	80085c8 <_strtod_l+0x738>
 800859a:	4641      	mov	r1, r8
 800859c:	9805      	ldr	r0, [sp, #20]
 800859e:	461a      	mov	r2, r3
 80085a0:	f7ff f9a4 	bl	80078ec <__pow5mult>
 80085a4:	4680      	mov	r8, r0
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d0ba      	beq.n	8008520 <_strtod_l+0x690>
 80085aa:	4601      	mov	r1, r0
 80085ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80085ae:	9805      	ldr	r0, [sp, #20]
 80085b0:	f7ff f8fa 	bl	80077a8 <__multiply>
 80085b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80085b6:	2800      	cmp	r0, #0
 80085b8:	f43f ae8d 	beq.w	80082d6 <_strtod_l+0x446>
 80085bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80085be:	9805      	ldr	r0, [sp, #20]
 80085c0:	f7fe ffde 	bl	8007580 <_Bfree>
 80085c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80085c8:	2d00      	cmp	r5, #0
 80085ca:	dc1d      	bgt.n	8008608 <_strtod_l+0x778>
 80085cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	dd23      	ble.n	800861a <_strtod_l+0x78a>
 80085d2:	4649      	mov	r1, r9
 80085d4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80085d6:	9805      	ldr	r0, [sp, #20]
 80085d8:	f7ff f988 	bl	80078ec <__pow5mult>
 80085dc:	4681      	mov	r9, r0
 80085de:	b9e0      	cbnz	r0, 800861a <_strtod_l+0x78a>
 80085e0:	f04f 0900 	mov.w	r9, #0
 80085e4:	e677      	b.n	80082d6 <_strtod_l+0x446>
 80085e6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80085ea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80085ee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80085f2:	35e2      	adds	r5, #226	@ 0xe2
 80085f4:	fa01 f305 	lsl.w	r3, r1, r5
 80085f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80085fa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80085fc:	e7ba      	b.n	8008574 <_strtod_l+0x6e4>
 80085fe:	2300      	movs	r3, #0
 8008600:	9310      	str	r3, [sp, #64]	@ 0x40
 8008602:	2301      	movs	r3, #1
 8008604:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008606:	e7b5      	b.n	8008574 <_strtod_l+0x6e4>
 8008608:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800860a:	9805      	ldr	r0, [sp, #20]
 800860c:	462a      	mov	r2, r5
 800860e:	f7ff f9c7 	bl	80079a0 <__lshift>
 8008612:	901a      	str	r0, [sp, #104]	@ 0x68
 8008614:	2800      	cmp	r0, #0
 8008616:	d1d9      	bne.n	80085cc <_strtod_l+0x73c>
 8008618:	e65d      	b.n	80082d6 <_strtod_l+0x446>
 800861a:	2e00      	cmp	r6, #0
 800861c:	dd07      	ble.n	800862e <_strtod_l+0x79e>
 800861e:	4649      	mov	r1, r9
 8008620:	9805      	ldr	r0, [sp, #20]
 8008622:	4632      	mov	r2, r6
 8008624:	f7ff f9bc 	bl	80079a0 <__lshift>
 8008628:	4681      	mov	r9, r0
 800862a:	2800      	cmp	r0, #0
 800862c:	d0d8      	beq.n	80085e0 <_strtod_l+0x750>
 800862e:	2f00      	cmp	r7, #0
 8008630:	dd08      	ble.n	8008644 <_strtod_l+0x7b4>
 8008632:	4641      	mov	r1, r8
 8008634:	9805      	ldr	r0, [sp, #20]
 8008636:	463a      	mov	r2, r7
 8008638:	f7ff f9b2 	bl	80079a0 <__lshift>
 800863c:	4680      	mov	r8, r0
 800863e:	2800      	cmp	r0, #0
 8008640:	f43f ae49 	beq.w	80082d6 <_strtod_l+0x446>
 8008644:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008646:	9805      	ldr	r0, [sp, #20]
 8008648:	464a      	mov	r2, r9
 800864a:	f7ff fa31 	bl	8007ab0 <__mdiff>
 800864e:	4604      	mov	r4, r0
 8008650:	2800      	cmp	r0, #0
 8008652:	f43f ae40 	beq.w	80082d6 <_strtod_l+0x446>
 8008656:	68c3      	ldr	r3, [r0, #12]
 8008658:	930f      	str	r3, [sp, #60]	@ 0x3c
 800865a:	2300      	movs	r3, #0
 800865c:	60c3      	str	r3, [r0, #12]
 800865e:	4641      	mov	r1, r8
 8008660:	f7ff fa0a 	bl	8007a78 <__mcmp>
 8008664:	2800      	cmp	r0, #0
 8008666:	da45      	bge.n	80086f4 <_strtod_l+0x864>
 8008668:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800866a:	ea53 030a 	orrs.w	r3, r3, sl
 800866e:	d16b      	bne.n	8008748 <_strtod_l+0x8b8>
 8008670:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008674:	2b00      	cmp	r3, #0
 8008676:	d167      	bne.n	8008748 <_strtod_l+0x8b8>
 8008678:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800867c:	0d1b      	lsrs	r3, r3, #20
 800867e:	051b      	lsls	r3, r3, #20
 8008680:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008684:	d960      	bls.n	8008748 <_strtod_l+0x8b8>
 8008686:	6963      	ldr	r3, [r4, #20]
 8008688:	b913      	cbnz	r3, 8008690 <_strtod_l+0x800>
 800868a:	6923      	ldr	r3, [r4, #16]
 800868c:	2b01      	cmp	r3, #1
 800868e:	dd5b      	ble.n	8008748 <_strtod_l+0x8b8>
 8008690:	4621      	mov	r1, r4
 8008692:	2201      	movs	r2, #1
 8008694:	9805      	ldr	r0, [sp, #20]
 8008696:	f7ff f983 	bl	80079a0 <__lshift>
 800869a:	4641      	mov	r1, r8
 800869c:	4604      	mov	r4, r0
 800869e:	f7ff f9eb 	bl	8007a78 <__mcmp>
 80086a2:	2800      	cmp	r0, #0
 80086a4:	dd50      	ble.n	8008748 <_strtod_l+0x8b8>
 80086a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80086aa:	9a08      	ldr	r2, [sp, #32]
 80086ac:	0d1b      	lsrs	r3, r3, #20
 80086ae:	051b      	lsls	r3, r3, #20
 80086b0:	2a00      	cmp	r2, #0
 80086b2:	d06a      	beq.n	800878a <_strtod_l+0x8fa>
 80086b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80086b8:	d867      	bhi.n	800878a <_strtod_l+0x8fa>
 80086ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80086be:	f67f ae9d 	bls.w	80083fc <_strtod_l+0x56c>
 80086c2:	4b0a      	ldr	r3, [pc, #40]	@ (80086ec <_strtod_l+0x85c>)
 80086c4:	4650      	mov	r0, sl
 80086c6:	4659      	mov	r1, fp
 80086c8:	2200      	movs	r2, #0
 80086ca:	f7f7 fff5 	bl	80006b8 <__aeabi_dmul>
 80086ce:	4b08      	ldr	r3, [pc, #32]	@ (80086f0 <_strtod_l+0x860>)
 80086d0:	400b      	ands	r3, r1
 80086d2:	4682      	mov	sl, r0
 80086d4:	468b      	mov	fp, r1
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	f47f ae08 	bne.w	80082ec <_strtod_l+0x45c>
 80086dc:	9a05      	ldr	r2, [sp, #20]
 80086de:	2322      	movs	r3, #34	@ 0x22
 80086e0:	6013      	str	r3, [r2, #0]
 80086e2:	e603      	b.n	80082ec <_strtod_l+0x45c>
 80086e4:	0800df60 	.word	0x0800df60
 80086e8:	fffffc02 	.word	0xfffffc02
 80086ec:	39500000 	.word	0x39500000
 80086f0:	7ff00000 	.word	0x7ff00000
 80086f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80086f8:	d165      	bne.n	80087c6 <_strtod_l+0x936>
 80086fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80086fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008700:	b35a      	cbz	r2, 800875a <_strtod_l+0x8ca>
 8008702:	4a9f      	ldr	r2, [pc, #636]	@ (8008980 <_strtod_l+0xaf0>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d12b      	bne.n	8008760 <_strtod_l+0x8d0>
 8008708:	9b08      	ldr	r3, [sp, #32]
 800870a:	4651      	mov	r1, sl
 800870c:	b303      	cbz	r3, 8008750 <_strtod_l+0x8c0>
 800870e:	4b9d      	ldr	r3, [pc, #628]	@ (8008984 <_strtod_l+0xaf4>)
 8008710:	465a      	mov	r2, fp
 8008712:	4013      	ands	r3, r2
 8008714:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008718:	f04f 32ff 	mov.w	r2, #4294967295
 800871c:	d81b      	bhi.n	8008756 <_strtod_l+0x8c6>
 800871e:	0d1b      	lsrs	r3, r3, #20
 8008720:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008724:	fa02 f303 	lsl.w	r3, r2, r3
 8008728:	4299      	cmp	r1, r3
 800872a:	d119      	bne.n	8008760 <_strtod_l+0x8d0>
 800872c:	4b96      	ldr	r3, [pc, #600]	@ (8008988 <_strtod_l+0xaf8>)
 800872e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008730:	429a      	cmp	r2, r3
 8008732:	d102      	bne.n	800873a <_strtod_l+0x8aa>
 8008734:	3101      	adds	r1, #1
 8008736:	f43f adce 	beq.w	80082d6 <_strtod_l+0x446>
 800873a:	4b92      	ldr	r3, [pc, #584]	@ (8008984 <_strtod_l+0xaf4>)
 800873c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800873e:	401a      	ands	r2, r3
 8008740:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008744:	f04f 0a00 	mov.w	sl, #0
 8008748:	9b08      	ldr	r3, [sp, #32]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1b9      	bne.n	80086c2 <_strtod_l+0x832>
 800874e:	e5cd      	b.n	80082ec <_strtod_l+0x45c>
 8008750:	f04f 33ff 	mov.w	r3, #4294967295
 8008754:	e7e8      	b.n	8008728 <_strtod_l+0x898>
 8008756:	4613      	mov	r3, r2
 8008758:	e7e6      	b.n	8008728 <_strtod_l+0x898>
 800875a:	ea53 030a 	orrs.w	r3, r3, sl
 800875e:	d0a2      	beq.n	80086a6 <_strtod_l+0x816>
 8008760:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008762:	b1db      	cbz	r3, 800879c <_strtod_l+0x90c>
 8008764:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008766:	4213      	tst	r3, r2
 8008768:	d0ee      	beq.n	8008748 <_strtod_l+0x8b8>
 800876a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800876c:	9a08      	ldr	r2, [sp, #32]
 800876e:	4650      	mov	r0, sl
 8008770:	4659      	mov	r1, fp
 8008772:	b1bb      	cbz	r3, 80087a4 <_strtod_l+0x914>
 8008774:	f7ff fb6e 	bl	8007e54 <sulp>
 8008778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800877c:	ec53 2b10 	vmov	r2, r3, d0
 8008780:	f7f7 fde4 	bl	800034c <__adddf3>
 8008784:	4682      	mov	sl, r0
 8008786:	468b      	mov	fp, r1
 8008788:	e7de      	b.n	8008748 <_strtod_l+0x8b8>
 800878a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800878e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008792:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008796:	f04f 3aff 	mov.w	sl, #4294967295
 800879a:	e7d5      	b.n	8008748 <_strtod_l+0x8b8>
 800879c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800879e:	ea13 0f0a 	tst.w	r3, sl
 80087a2:	e7e1      	b.n	8008768 <_strtod_l+0x8d8>
 80087a4:	f7ff fb56 	bl	8007e54 <sulp>
 80087a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80087ac:	ec53 2b10 	vmov	r2, r3, d0
 80087b0:	f7f7 fdca 	bl	8000348 <__aeabi_dsub>
 80087b4:	2200      	movs	r2, #0
 80087b6:	2300      	movs	r3, #0
 80087b8:	4682      	mov	sl, r0
 80087ba:	468b      	mov	fp, r1
 80087bc:	f7f8 f9e4 	bl	8000b88 <__aeabi_dcmpeq>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d0c1      	beq.n	8008748 <_strtod_l+0x8b8>
 80087c4:	e61a      	b.n	80083fc <_strtod_l+0x56c>
 80087c6:	4641      	mov	r1, r8
 80087c8:	4620      	mov	r0, r4
 80087ca:	f7ff facd 	bl	8007d68 <__ratio>
 80087ce:	ec57 6b10 	vmov	r6, r7, d0
 80087d2:	2200      	movs	r2, #0
 80087d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80087d8:	4630      	mov	r0, r6
 80087da:	4639      	mov	r1, r7
 80087dc:	f7f8 f9e8 	bl	8000bb0 <__aeabi_dcmple>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	d06f      	beq.n	80088c4 <_strtod_l+0xa34>
 80087e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d17a      	bne.n	80088e0 <_strtod_l+0xa50>
 80087ea:	f1ba 0f00 	cmp.w	sl, #0
 80087ee:	d158      	bne.n	80088a2 <_strtod_l+0xa12>
 80087f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d15a      	bne.n	80088b0 <_strtod_l+0xa20>
 80087fa:	4b64      	ldr	r3, [pc, #400]	@ (800898c <_strtod_l+0xafc>)
 80087fc:	2200      	movs	r2, #0
 80087fe:	4630      	mov	r0, r6
 8008800:	4639      	mov	r1, r7
 8008802:	f7f8 f9cb 	bl	8000b9c <__aeabi_dcmplt>
 8008806:	2800      	cmp	r0, #0
 8008808:	d159      	bne.n	80088be <_strtod_l+0xa2e>
 800880a:	4630      	mov	r0, r6
 800880c:	4639      	mov	r1, r7
 800880e:	4b60      	ldr	r3, [pc, #384]	@ (8008990 <_strtod_l+0xb00>)
 8008810:	2200      	movs	r2, #0
 8008812:	f7f7 ff51 	bl	80006b8 <__aeabi_dmul>
 8008816:	4606      	mov	r6, r0
 8008818:	460f      	mov	r7, r1
 800881a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800881e:	9606      	str	r6, [sp, #24]
 8008820:	9307      	str	r3, [sp, #28]
 8008822:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008826:	4d57      	ldr	r5, [pc, #348]	@ (8008984 <_strtod_l+0xaf4>)
 8008828:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800882c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800882e:	401d      	ands	r5, r3
 8008830:	4b58      	ldr	r3, [pc, #352]	@ (8008994 <_strtod_l+0xb04>)
 8008832:	429d      	cmp	r5, r3
 8008834:	f040 80b2 	bne.w	800899c <_strtod_l+0xb0c>
 8008838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800883a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800883e:	ec4b ab10 	vmov	d0, sl, fp
 8008842:	f7ff f9c9 	bl	8007bd8 <__ulp>
 8008846:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800884a:	ec51 0b10 	vmov	r0, r1, d0
 800884e:	f7f7 ff33 	bl	80006b8 <__aeabi_dmul>
 8008852:	4652      	mov	r2, sl
 8008854:	465b      	mov	r3, fp
 8008856:	f7f7 fd79 	bl	800034c <__adddf3>
 800885a:	460b      	mov	r3, r1
 800885c:	4949      	ldr	r1, [pc, #292]	@ (8008984 <_strtod_l+0xaf4>)
 800885e:	4a4e      	ldr	r2, [pc, #312]	@ (8008998 <_strtod_l+0xb08>)
 8008860:	4019      	ands	r1, r3
 8008862:	4291      	cmp	r1, r2
 8008864:	4682      	mov	sl, r0
 8008866:	d942      	bls.n	80088ee <_strtod_l+0xa5e>
 8008868:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800886a:	4b47      	ldr	r3, [pc, #284]	@ (8008988 <_strtod_l+0xaf8>)
 800886c:	429a      	cmp	r2, r3
 800886e:	d103      	bne.n	8008878 <_strtod_l+0x9e8>
 8008870:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008872:	3301      	adds	r3, #1
 8008874:	f43f ad2f 	beq.w	80082d6 <_strtod_l+0x446>
 8008878:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008988 <_strtod_l+0xaf8>
 800887c:	f04f 3aff 	mov.w	sl, #4294967295
 8008880:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008882:	9805      	ldr	r0, [sp, #20]
 8008884:	f7fe fe7c 	bl	8007580 <_Bfree>
 8008888:	9805      	ldr	r0, [sp, #20]
 800888a:	4649      	mov	r1, r9
 800888c:	f7fe fe78 	bl	8007580 <_Bfree>
 8008890:	9805      	ldr	r0, [sp, #20]
 8008892:	4641      	mov	r1, r8
 8008894:	f7fe fe74 	bl	8007580 <_Bfree>
 8008898:	9805      	ldr	r0, [sp, #20]
 800889a:	4621      	mov	r1, r4
 800889c:	f7fe fe70 	bl	8007580 <_Bfree>
 80088a0:	e619      	b.n	80084d6 <_strtod_l+0x646>
 80088a2:	f1ba 0f01 	cmp.w	sl, #1
 80088a6:	d103      	bne.n	80088b0 <_strtod_l+0xa20>
 80088a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f43f ada6 	beq.w	80083fc <_strtod_l+0x56c>
 80088b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008960 <_strtod_l+0xad0>
 80088b4:	4f35      	ldr	r7, [pc, #212]	@ (800898c <_strtod_l+0xafc>)
 80088b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80088ba:	2600      	movs	r6, #0
 80088bc:	e7b1      	b.n	8008822 <_strtod_l+0x992>
 80088be:	4f34      	ldr	r7, [pc, #208]	@ (8008990 <_strtod_l+0xb00>)
 80088c0:	2600      	movs	r6, #0
 80088c2:	e7aa      	b.n	800881a <_strtod_l+0x98a>
 80088c4:	4b32      	ldr	r3, [pc, #200]	@ (8008990 <_strtod_l+0xb00>)
 80088c6:	4630      	mov	r0, r6
 80088c8:	4639      	mov	r1, r7
 80088ca:	2200      	movs	r2, #0
 80088cc:	f7f7 fef4 	bl	80006b8 <__aeabi_dmul>
 80088d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088d2:	4606      	mov	r6, r0
 80088d4:	460f      	mov	r7, r1
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d09f      	beq.n	800881a <_strtod_l+0x98a>
 80088da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80088de:	e7a0      	b.n	8008822 <_strtod_l+0x992>
 80088e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008968 <_strtod_l+0xad8>
 80088e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80088e8:	ec57 6b17 	vmov	r6, r7, d7
 80088ec:	e799      	b.n	8008822 <_strtod_l+0x992>
 80088ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80088f2:	9b08      	ldr	r3, [sp, #32]
 80088f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1c1      	bne.n	8008880 <_strtod_l+0x9f0>
 80088fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008900:	0d1b      	lsrs	r3, r3, #20
 8008902:	051b      	lsls	r3, r3, #20
 8008904:	429d      	cmp	r5, r3
 8008906:	d1bb      	bne.n	8008880 <_strtod_l+0x9f0>
 8008908:	4630      	mov	r0, r6
 800890a:	4639      	mov	r1, r7
 800890c:	f7f8 fa34 	bl	8000d78 <__aeabi_d2lz>
 8008910:	f7f7 fea4 	bl	800065c <__aeabi_l2d>
 8008914:	4602      	mov	r2, r0
 8008916:	460b      	mov	r3, r1
 8008918:	4630      	mov	r0, r6
 800891a:	4639      	mov	r1, r7
 800891c:	f7f7 fd14 	bl	8000348 <__aeabi_dsub>
 8008920:	460b      	mov	r3, r1
 8008922:	4602      	mov	r2, r0
 8008924:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008928:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800892c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800892e:	ea46 060a 	orr.w	r6, r6, sl
 8008932:	431e      	orrs	r6, r3
 8008934:	d06f      	beq.n	8008a16 <_strtod_l+0xb86>
 8008936:	a30e      	add	r3, pc, #56	@ (adr r3, 8008970 <_strtod_l+0xae0>)
 8008938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800893c:	f7f8 f92e 	bl	8000b9c <__aeabi_dcmplt>
 8008940:	2800      	cmp	r0, #0
 8008942:	f47f acd3 	bne.w	80082ec <_strtod_l+0x45c>
 8008946:	a30c      	add	r3, pc, #48	@ (adr r3, 8008978 <_strtod_l+0xae8>)
 8008948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800894c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008950:	f7f8 f942 	bl	8000bd8 <__aeabi_dcmpgt>
 8008954:	2800      	cmp	r0, #0
 8008956:	d093      	beq.n	8008880 <_strtod_l+0x9f0>
 8008958:	e4c8      	b.n	80082ec <_strtod_l+0x45c>
 800895a:	bf00      	nop
 800895c:	f3af 8000 	nop.w
 8008960:	00000000 	.word	0x00000000
 8008964:	bff00000 	.word	0xbff00000
 8008968:	00000000 	.word	0x00000000
 800896c:	3ff00000 	.word	0x3ff00000
 8008970:	94a03595 	.word	0x94a03595
 8008974:	3fdfffff 	.word	0x3fdfffff
 8008978:	35afe535 	.word	0x35afe535
 800897c:	3fe00000 	.word	0x3fe00000
 8008980:	000fffff 	.word	0x000fffff
 8008984:	7ff00000 	.word	0x7ff00000
 8008988:	7fefffff 	.word	0x7fefffff
 800898c:	3ff00000 	.word	0x3ff00000
 8008990:	3fe00000 	.word	0x3fe00000
 8008994:	7fe00000 	.word	0x7fe00000
 8008998:	7c9fffff 	.word	0x7c9fffff
 800899c:	9b08      	ldr	r3, [sp, #32]
 800899e:	b323      	cbz	r3, 80089ea <_strtod_l+0xb5a>
 80089a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80089a4:	d821      	bhi.n	80089ea <_strtod_l+0xb5a>
 80089a6:	a328      	add	r3, pc, #160	@ (adr r3, 8008a48 <_strtod_l+0xbb8>)
 80089a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ac:	4630      	mov	r0, r6
 80089ae:	4639      	mov	r1, r7
 80089b0:	f7f8 f8fe 	bl	8000bb0 <__aeabi_dcmple>
 80089b4:	b1a0      	cbz	r0, 80089e0 <_strtod_l+0xb50>
 80089b6:	4639      	mov	r1, r7
 80089b8:	4630      	mov	r0, r6
 80089ba:	f7f8 f955 	bl	8000c68 <__aeabi_d2uiz>
 80089be:	2801      	cmp	r0, #1
 80089c0:	bf38      	it	cc
 80089c2:	2001      	movcc	r0, #1
 80089c4:	f7f7 fdfe 	bl	80005c4 <__aeabi_ui2d>
 80089c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089ca:	4606      	mov	r6, r0
 80089cc:	460f      	mov	r7, r1
 80089ce:	b9fb      	cbnz	r3, 8008a10 <_strtod_l+0xb80>
 80089d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80089d4:	9014      	str	r0, [sp, #80]	@ 0x50
 80089d6:	9315      	str	r3, [sp, #84]	@ 0x54
 80089d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80089dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80089e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80089e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80089e6:	1b5b      	subs	r3, r3, r5
 80089e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80089ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80089ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80089f2:	f7ff f8f1 	bl	8007bd8 <__ulp>
 80089f6:	4650      	mov	r0, sl
 80089f8:	ec53 2b10 	vmov	r2, r3, d0
 80089fc:	4659      	mov	r1, fp
 80089fe:	f7f7 fe5b 	bl	80006b8 <__aeabi_dmul>
 8008a02:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008a06:	f7f7 fca1 	bl	800034c <__adddf3>
 8008a0a:	4682      	mov	sl, r0
 8008a0c:	468b      	mov	fp, r1
 8008a0e:	e770      	b.n	80088f2 <_strtod_l+0xa62>
 8008a10:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008a14:	e7e0      	b.n	80089d8 <_strtod_l+0xb48>
 8008a16:	a30e      	add	r3, pc, #56	@ (adr r3, 8008a50 <_strtod_l+0xbc0>)
 8008a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1c:	f7f8 f8be 	bl	8000b9c <__aeabi_dcmplt>
 8008a20:	e798      	b.n	8008954 <_strtod_l+0xac4>
 8008a22:	2300      	movs	r3, #0
 8008a24:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a26:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008a28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a2a:	6013      	str	r3, [r2, #0]
 8008a2c:	f7ff ba6d 	b.w	8007f0a <_strtod_l+0x7a>
 8008a30:	2a65      	cmp	r2, #101	@ 0x65
 8008a32:	f43f ab68 	beq.w	8008106 <_strtod_l+0x276>
 8008a36:	2a45      	cmp	r2, #69	@ 0x45
 8008a38:	f43f ab65 	beq.w	8008106 <_strtod_l+0x276>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	f7ff bba0 	b.w	8008182 <_strtod_l+0x2f2>
 8008a42:	bf00      	nop
 8008a44:	f3af 8000 	nop.w
 8008a48:	ffc00000 	.word	0xffc00000
 8008a4c:	41dfffff 	.word	0x41dfffff
 8008a50:	94a03595 	.word	0x94a03595
 8008a54:	3fcfffff 	.word	0x3fcfffff

08008a58 <_strtod_r>:
 8008a58:	4b01      	ldr	r3, [pc, #4]	@ (8008a60 <_strtod_r+0x8>)
 8008a5a:	f7ff ba19 	b.w	8007e90 <_strtod_l>
 8008a5e:	bf00      	nop
 8008a60:	2000006c 	.word	0x2000006c

08008a64 <_strtol_l.isra.0>:
 8008a64:	2b24      	cmp	r3, #36	@ 0x24
 8008a66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a6a:	4686      	mov	lr, r0
 8008a6c:	4690      	mov	r8, r2
 8008a6e:	d801      	bhi.n	8008a74 <_strtol_l.isra.0+0x10>
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d106      	bne.n	8008a82 <_strtol_l.isra.0+0x1e>
 8008a74:	f7fd fdb6 	bl	80065e4 <__errno>
 8008a78:	2316      	movs	r3, #22
 8008a7a:	6003      	str	r3, [r0, #0]
 8008a7c:	2000      	movs	r0, #0
 8008a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a82:	4834      	ldr	r0, [pc, #208]	@ (8008b54 <_strtol_l.isra.0+0xf0>)
 8008a84:	460d      	mov	r5, r1
 8008a86:	462a      	mov	r2, r5
 8008a88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a8c:	5d06      	ldrb	r6, [r0, r4]
 8008a8e:	f016 0608 	ands.w	r6, r6, #8
 8008a92:	d1f8      	bne.n	8008a86 <_strtol_l.isra.0+0x22>
 8008a94:	2c2d      	cmp	r4, #45	@ 0x2d
 8008a96:	d110      	bne.n	8008aba <_strtol_l.isra.0+0x56>
 8008a98:	782c      	ldrb	r4, [r5, #0]
 8008a9a:	2601      	movs	r6, #1
 8008a9c:	1c95      	adds	r5, r2, #2
 8008a9e:	f033 0210 	bics.w	r2, r3, #16
 8008aa2:	d115      	bne.n	8008ad0 <_strtol_l.isra.0+0x6c>
 8008aa4:	2c30      	cmp	r4, #48	@ 0x30
 8008aa6:	d10d      	bne.n	8008ac4 <_strtol_l.isra.0+0x60>
 8008aa8:	782a      	ldrb	r2, [r5, #0]
 8008aaa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008aae:	2a58      	cmp	r2, #88	@ 0x58
 8008ab0:	d108      	bne.n	8008ac4 <_strtol_l.isra.0+0x60>
 8008ab2:	786c      	ldrb	r4, [r5, #1]
 8008ab4:	3502      	adds	r5, #2
 8008ab6:	2310      	movs	r3, #16
 8008ab8:	e00a      	b.n	8008ad0 <_strtol_l.isra.0+0x6c>
 8008aba:	2c2b      	cmp	r4, #43	@ 0x2b
 8008abc:	bf04      	itt	eq
 8008abe:	782c      	ldrbeq	r4, [r5, #0]
 8008ac0:	1c95      	addeq	r5, r2, #2
 8008ac2:	e7ec      	b.n	8008a9e <_strtol_l.isra.0+0x3a>
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d1f6      	bne.n	8008ab6 <_strtol_l.isra.0+0x52>
 8008ac8:	2c30      	cmp	r4, #48	@ 0x30
 8008aca:	bf14      	ite	ne
 8008acc:	230a      	movne	r3, #10
 8008ace:	2308      	moveq	r3, #8
 8008ad0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008ad4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ad8:	2200      	movs	r2, #0
 8008ada:	fbbc f9f3 	udiv	r9, ip, r3
 8008ade:	4610      	mov	r0, r2
 8008ae0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008ae4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008ae8:	2f09      	cmp	r7, #9
 8008aea:	d80f      	bhi.n	8008b0c <_strtol_l.isra.0+0xa8>
 8008aec:	463c      	mov	r4, r7
 8008aee:	42a3      	cmp	r3, r4
 8008af0:	dd1b      	ble.n	8008b2a <_strtol_l.isra.0+0xc6>
 8008af2:	1c57      	adds	r7, r2, #1
 8008af4:	d007      	beq.n	8008b06 <_strtol_l.isra.0+0xa2>
 8008af6:	4581      	cmp	r9, r0
 8008af8:	d314      	bcc.n	8008b24 <_strtol_l.isra.0+0xc0>
 8008afa:	d101      	bne.n	8008b00 <_strtol_l.isra.0+0x9c>
 8008afc:	45a2      	cmp	sl, r4
 8008afe:	db11      	blt.n	8008b24 <_strtol_l.isra.0+0xc0>
 8008b00:	fb00 4003 	mla	r0, r0, r3, r4
 8008b04:	2201      	movs	r2, #1
 8008b06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b0a:	e7eb      	b.n	8008ae4 <_strtol_l.isra.0+0x80>
 8008b0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008b10:	2f19      	cmp	r7, #25
 8008b12:	d801      	bhi.n	8008b18 <_strtol_l.isra.0+0xb4>
 8008b14:	3c37      	subs	r4, #55	@ 0x37
 8008b16:	e7ea      	b.n	8008aee <_strtol_l.isra.0+0x8a>
 8008b18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008b1c:	2f19      	cmp	r7, #25
 8008b1e:	d804      	bhi.n	8008b2a <_strtol_l.isra.0+0xc6>
 8008b20:	3c57      	subs	r4, #87	@ 0x57
 8008b22:	e7e4      	b.n	8008aee <_strtol_l.isra.0+0x8a>
 8008b24:	f04f 32ff 	mov.w	r2, #4294967295
 8008b28:	e7ed      	b.n	8008b06 <_strtol_l.isra.0+0xa2>
 8008b2a:	1c53      	adds	r3, r2, #1
 8008b2c:	d108      	bne.n	8008b40 <_strtol_l.isra.0+0xdc>
 8008b2e:	2322      	movs	r3, #34	@ 0x22
 8008b30:	f8ce 3000 	str.w	r3, [lr]
 8008b34:	4660      	mov	r0, ip
 8008b36:	f1b8 0f00 	cmp.w	r8, #0
 8008b3a:	d0a0      	beq.n	8008a7e <_strtol_l.isra.0+0x1a>
 8008b3c:	1e69      	subs	r1, r5, #1
 8008b3e:	e006      	b.n	8008b4e <_strtol_l.isra.0+0xea>
 8008b40:	b106      	cbz	r6, 8008b44 <_strtol_l.isra.0+0xe0>
 8008b42:	4240      	negs	r0, r0
 8008b44:	f1b8 0f00 	cmp.w	r8, #0
 8008b48:	d099      	beq.n	8008a7e <_strtol_l.isra.0+0x1a>
 8008b4a:	2a00      	cmp	r2, #0
 8008b4c:	d1f6      	bne.n	8008b3c <_strtol_l.isra.0+0xd8>
 8008b4e:	f8c8 1000 	str.w	r1, [r8]
 8008b52:	e794      	b.n	8008a7e <_strtol_l.isra.0+0x1a>
 8008b54:	0800df89 	.word	0x0800df89

08008b58 <_strtol_r>:
 8008b58:	f7ff bf84 	b.w	8008a64 <_strtol_l.isra.0>

08008b5c <__ssputs_r>:
 8008b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b60:	688e      	ldr	r6, [r1, #8]
 8008b62:	461f      	mov	r7, r3
 8008b64:	42be      	cmp	r6, r7
 8008b66:	680b      	ldr	r3, [r1, #0]
 8008b68:	4682      	mov	sl, r0
 8008b6a:	460c      	mov	r4, r1
 8008b6c:	4690      	mov	r8, r2
 8008b6e:	d82d      	bhi.n	8008bcc <__ssputs_r+0x70>
 8008b70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008b78:	d026      	beq.n	8008bc8 <__ssputs_r+0x6c>
 8008b7a:	6965      	ldr	r5, [r4, #20]
 8008b7c:	6909      	ldr	r1, [r1, #16]
 8008b7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b82:	eba3 0901 	sub.w	r9, r3, r1
 8008b86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b8a:	1c7b      	adds	r3, r7, #1
 8008b8c:	444b      	add	r3, r9
 8008b8e:	106d      	asrs	r5, r5, #1
 8008b90:	429d      	cmp	r5, r3
 8008b92:	bf38      	it	cc
 8008b94:	461d      	movcc	r5, r3
 8008b96:	0553      	lsls	r3, r2, #21
 8008b98:	d527      	bpl.n	8008bea <__ssputs_r+0x8e>
 8008b9a:	4629      	mov	r1, r5
 8008b9c:	f7fe fc24 	bl	80073e8 <_malloc_r>
 8008ba0:	4606      	mov	r6, r0
 8008ba2:	b360      	cbz	r0, 8008bfe <__ssputs_r+0xa2>
 8008ba4:	6921      	ldr	r1, [r4, #16]
 8008ba6:	464a      	mov	r2, r9
 8008ba8:	f000 fa18 	bl	8008fdc <memcpy>
 8008bac:	89a3      	ldrh	r3, [r4, #12]
 8008bae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008bb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bb6:	81a3      	strh	r3, [r4, #12]
 8008bb8:	6126      	str	r6, [r4, #16]
 8008bba:	6165      	str	r5, [r4, #20]
 8008bbc:	444e      	add	r6, r9
 8008bbe:	eba5 0509 	sub.w	r5, r5, r9
 8008bc2:	6026      	str	r6, [r4, #0]
 8008bc4:	60a5      	str	r5, [r4, #8]
 8008bc6:	463e      	mov	r6, r7
 8008bc8:	42be      	cmp	r6, r7
 8008bca:	d900      	bls.n	8008bce <__ssputs_r+0x72>
 8008bcc:	463e      	mov	r6, r7
 8008bce:	6820      	ldr	r0, [r4, #0]
 8008bd0:	4632      	mov	r2, r6
 8008bd2:	4641      	mov	r1, r8
 8008bd4:	f000 f9c6 	bl	8008f64 <memmove>
 8008bd8:	68a3      	ldr	r3, [r4, #8]
 8008bda:	1b9b      	subs	r3, r3, r6
 8008bdc:	60a3      	str	r3, [r4, #8]
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	4433      	add	r3, r6
 8008be2:	6023      	str	r3, [r4, #0]
 8008be4:	2000      	movs	r0, #0
 8008be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bea:	462a      	mov	r2, r5
 8008bec:	f000 fd89 	bl	8009702 <_realloc_r>
 8008bf0:	4606      	mov	r6, r0
 8008bf2:	2800      	cmp	r0, #0
 8008bf4:	d1e0      	bne.n	8008bb8 <__ssputs_r+0x5c>
 8008bf6:	6921      	ldr	r1, [r4, #16]
 8008bf8:	4650      	mov	r0, sl
 8008bfa:	f7fe fb81 	bl	8007300 <_free_r>
 8008bfe:	230c      	movs	r3, #12
 8008c00:	f8ca 3000 	str.w	r3, [sl]
 8008c04:	89a3      	ldrh	r3, [r4, #12]
 8008c06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c0a:	81a3      	strh	r3, [r4, #12]
 8008c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c10:	e7e9      	b.n	8008be6 <__ssputs_r+0x8a>
	...

08008c14 <_svfiprintf_r>:
 8008c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c18:	4698      	mov	r8, r3
 8008c1a:	898b      	ldrh	r3, [r1, #12]
 8008c1c:	061b      	lsls	r3, r3, #24
 8008c1e:	b09d      	sub	sp, #116	@ 0x74
 8008c20:	4607      	mov	r7, r0
 8008c22:	460d      	mov	r5, r1
 8008c24:	4614      	mov	r4, r2
 8008c26:	d510      	bpl.n	8008c4a <_svfiprintf_r+0x36>
 8008c28:	690b      	ldr	r3, [r1, #16]
 8008c2a:	b973      	cbnz	r3, 8008c4a <_svfiprintf_r+0x36>
 8008c2c:	2140      	movs	r1, #64	@ 0x40
 8008c2e:	f7fe fbdb 	bl	80073e8 <_malloc_r>
 8008c32:	6028      	str	r0, [r5, #0]
 8008c34:	6128      	str	r0, [r5, #16]
 8008c36:	b930      	cbnz	r0, 8008c46 <_svfiprintf_r+0x32>
 8008c38:	230c      	movs	r3, #12
 8008c3a:	603b      	str	r3, [r7, #0]
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c40:	b01d      	add	sp, #116	@ 0x74
 8008c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c46:	2340      	movs	r3, #64	@ 0x40
 8008c48:	616b      	str	r3, [r5, #20]
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c4e:	2320      	movs	r3, #32
 8008c50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c54:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c58:	2330      	movs	r3, #48	@ 0x30
 8008c5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008df8 <_svfiprintf_r+0x1e4>
 8008c5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c62:	f04f 0901 	mov.w	r9, #1
 8008c66:	4623      	mov	r3, r4
 8008c68:	469a      	mov	sl, r3
 8008c6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c6e:	b10a      	cbz	r2, 8008c74 <_svfiprintf_r+0x60>
 8008c70:	2a25      	cmp	r2, #37	@ 0x25
 8008c72:	d1f9      	bne.n	8008c68 <_svfiprintf_r+0x54>
 8008c74:	ebba 0b04 	subs.w	fp, sl, r4
 8008c78:	d00b      	beq.n	8008c92 <_svfiprintf_r+0x7e>
 8008c7a:	465b      	mov	r3, fp
 8008c7c:	4622      	mov	r2, r4
 8008c7e:	4629      	mov	r1, r5
 8008c80:	4638      	mov	r0, r7
 8008c82:	f7ff ff6b 	bl	8008b5c <__ssputs_r>
 8008c86:	3001      	adds	r0, #1
 8008c88:	f000 80a7 	beq.w	8008dda <_svfiprintf_r+0x1c6>
 8008c8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c8e:	445a      	add	r2, fp
 8008c90:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c92:	f89a 3000 	ldrb.w	r3, [sl]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	f000 809f 	beq.w	8008dda <_svfiprintf_r+0x1c6>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ca6:	f10a 0a01 	add.w	sl, sl, #1
 8008caa:	9304      	str	r3, [sp, #16]
 8008cac:	9307      	str	r3, [sp, #28]
 8008cae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cb4:	4654      	mov	r4, sl
 8008cb6:	2205      	movs	r2, #5
 8008cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cbc:	484e      	ldr	r0, [pc, #312]	@ (8008df8 <_svfiprintf_r+0x1e4>)
 8008cbe:	f7f7 fae7 	bl	8000290 <memchr>
 8008cc2:	9a04      	ldr	r2, [sp, #16]
 8008cc4:	b9d8      	cbnz	r0, 8008cfe <_svfiprintf_r+0xea>
 8008cc6:	06d0      	lsls	r0, r2, #27
 8008cc8:	bf44      	itt	mi
 8008cca:	2320      	movmi	r3, #32
 8008ccc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cd0:	0711      	lsls	r1, r2, #28
 8008cd2:	bf44      	itt	mi
 8008cd4:	232b      	movmi	r3, #43	@ 0x2b
 8008cd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cda:	f89a 3000 	ldrb.w	r3, [sl]
 8008cde:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ce0:	d015      	beq.n	8008d0e <_svfiprintf_r+0xfa>
 8008ce2:	9a07      	ldr	r2, [sp, #28]
 8008ce4:	4654      	mov	r4, sl
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	f04f 0c0a 	mov.w	ip, #10
 8008cec:	4621      	mov	r1, r4
 8008cee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cf2:	3b30      	subs	r3, #48	@ 0x30
 8008cf4:	2b09      	cmp	r3, #9
 8008cf6:	d94b      	bls.n	8008d90 <_svfiprintf_r+0x17c>
 8008cf8:	b1b0      	cbz	r0, 8008d28 <_svfiprintf_r+0x114>
 8008cfa:	9207      	str	r2, [sp, #28]
 8008cfc:	e014      	b.n	8008d28 <_svfiprintf_r+0x114>
 8008cfe:	eba0 0308 	sub.w	r3, r0, r8
 8008d02:	fa09 f303 	lsl.w	r3, r9, r3
 8008d06:	4313      	orrs	r3, r2
 8008d08:	9304      	str	r3, [sp, #16]
 8008d0a:	46a2      	mov	sl, r4
 8008d0c:	e7d2      	b.n	8008cb4 <_svfiprintf_r+0xa0>
 8008d0e:	9b03      	ldr	r3, [sp, #12]
 8008d10:	1d19      	adds	r1, r3, #4
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	9103      	str	r1, [sp, #12]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	bfbb      	ittet	lt
 8008d1a:	425b      	neglt	r3, r3
 8008d1c:	f042 0202 	orrlt.w	r2, r2, #2
 8008d20:	9307      	strge	r3, [sp, #28]
 8008d22:	9307      	strlt	r3, [sp, #28]
 8008d24:	bfb8      	it	lt
 8008d26:	9204      	strlt	r2, [sp, #16]
 8008d28:	7823      	ldrb	r3, [r4, #0]
 8008d2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d2c:	d10a      	bne.n	8008d44 <_svfiprintf_r+0x130>
 8008d2e:	7863      	ldrb	r3, [r4, #1]
 8008d30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d32:	d132      	bne.n	8008d9a <_svfiprintf_r+0x186>
 8008d34:	9b03      	ldr	r3, [sp, #12]
 8008d36:	1d1a      	adds	r2, r3, #4
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	9203      	str	r2, [sp, #12]
 8008d3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d40:	3402      	adds	r4, #2
 8008d42:	9305      	str	r3, [sp, #20]
 8008d44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008e08 <_svfiprintf_r+0x1f4>
 8008d48:	7821      	ldrb	r1, [r4, #0]
 8008d4a:	2203      	movs	r2, #3
 8008d4c:	4650      	mov	r0, sl
 8008d4e:	f7f7 fa9f 	bl	8000290 <memchr>
 8008d52:	b138      	cbz	r0, 8008d64 <_svfiprintf_r+0x150>
 8008d54:	9b04      	ldr	r3, [sp, #16]
 8008d56:	eba0 000a 	sub.w	r0, r0, sl
 8008d5a:	2240      	movs	r2, #64	@ 0x40
 8008d5c:	4082      	lsls	r2, r0
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	3401      	adds	r4, #1
 8008d62:	9304      	str	r3, [sp, #16]
 8008d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d68:	4824      	ldr	r0, [pc, #144]	@ (8008dfc <_svfiprintf_r+0x1e8>)
 8008d6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d6e:	2206      	movs	r2, #6
 8008d70:	f7f7 fa8e 	bl	8000290 <memchr>
 8008d74:	2800      	cmp	r0, #0
 8008d76:	d036      	beq.n	8008de6 <_svfiprintf_r+0x1d2>
 8008d78:	4b21      	ldr	r3, [pc, #132]	@ (8008e00 <_svfiprintf_r+0x1ec>)
 8008d7a:	bb1b      	cbnz	r3, 8008dc4 <_svfiprintf_r+0x1b0>
 8008d7c:	9b03      	ldr	r3, [sp, #12]
 8008d7e:	3307      	adds	r3, #7
 8008d80:	f023 0307 	bic.w	r3, r3, #7
 8008d84:	3308      	adds	r3, #8
 8008d86:	9303      	str	r3, [sp, #12]
 8008d88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d8a:	4433      	add	r3, r6
 8008d8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d8e:	e76a      	b.n	8008c66 <_svfiprintf_r+0x52>
 8008d90:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d94:	460c      	mov	r4, r1
 8008d96:	2001      	movs	r0, #1
 8008d98:	e7a8      	b.n	8008cec <_svfiprintf_r+0xd8>
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	3401      	adds	r4, #1
 8008d9e:	9305      	str	r3, [sp, #20]
 8008da0:	4619      	mov	r1, r3
 8008da2:	f04f 0c0a 	mov.w	ip, #10
 8008da6:	4620      	mov	r0, r4
 8008da8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dac:	3a30      	subs	r2, #48	@ 0x30
 8008dae:	2a09      	cmp	r2, #9
 8008db0:	d903      	bls.n	8008dba <_svfiprintf_r+0x1a6>
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d0c6      	beq.n	8008d44 <_svfiprintf_r+0x130>
 8008db6:	9105      	str	r1, [sp, #20]
 8008db8:	e7c4      	b.n	8008d44 <_svfiprintf_r+0x130>
 8008dba:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dbe:	4604      	mov	r4, r0
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	e7f0      	b.n	8008da6 <_svfiprintf_r+0x192>
 8008dc4:	ab03      	add	r3, sp, #12
 8008dc6:	9300      	str	r3, [sp, #0]
 8008dc8:	462a      	mov	r2, r5
 8008dca:	4b0e      	ldr	r3, [pc, #56]	@ (8008e04 <_svfiprintf_r+0x1f0>)
 8008dcc:	a904      	add	r1, sp, #16
 8008dce:	4638      	mov	r0, r7
 8008dd0:	f7fc fcca 	bl	8005768 <_printf_float>
 8008dd4:	1c42      	adds	r2, r0, #1
 8008dd6:	4606      	mov	r6, r0
 8008dd8:	d1d6      	bne.n	8008d88 <_svfiprintf_r+0x174>
 8008dda:	89ab      	ldrh	r3, [r5, #12]
 8008ddc:	065b      	lsls	r3, r3, #25
 8008dde:	f53f af2d 	bmi.w	8008c3c <_svfiprintf_r+0x28>
 8008de2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008de4:	e72c      	b.n	8008c40 <_svfiprintf_r+0x2c>
 8008de6:	ab03      	add	r3, sp, #12
 8008de8:	9300      	str	r3, [sp, #0]
 8008dea:	462a      	mov	r2, r5
 8008dec:	4b05      	ldr	r3, [pc, #20]	@ (8008e04 <_svfiprintf_r+0x1f0>)
 8008dee:	a904      	add	r1, sp, #16
 8008df0:	4638      	mov	r0, r7
 8008df2:	f7fc ff51 	bl	8005c98 <_printf_i>
 8008df6:	e7ed      	b.n	8008dd4 <_svfiprintf_r+0x1c0>
 8008df8:	0800dd81 	.word	0x0800dd81
 8008dfc:	0800dd8b 	.word	0x0800dd8b
 8008e00:	08005769 	.word	0x08005769
 8008e04:	08008b5d 	.word	0x08008b5d
 8008e08:	0800dd87 	.word	0x0800dd87

08008e0c <__sflush_r>:
 8008e0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e14:	0716      	lsls	r6, r2, #28
 8008e16:	4605      	mov	r5, r0
 8008e18:	460c      	mov	r4, r1
 8008e1a:	d454      	bmi.n	8008ec6 <__sflush_r+0xba>
 8008e1c:	684b      	ldr	r3, [r1, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dc02      	bgt.n	8008e28 <__sflush_r+0x1c>
 8008e22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	dd48      	ble.n	8008eba <__sflush_r+0xae>
 8008e28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e2a:	2e00      	cmp	r6, #0
 8008e2c:	d045      	beq.n	8008eba <__sflush_r+0xae>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e34:	682f      	ldr	r7, [r5, #0]
 8008e36:	6a21      	ldr	r1, [r4, #32]
 8008e38:	602b      	str	r3, [r5, #0]
 8008e3a:	d030      	beq.n	8008e9e <__sflush_r+0x92>
 8008e3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e3e:	89a3      	ldrh	r3, [r4, #12]
 8008e40:	0759      	lsls	r1, r3, #29
 8008e42:	d505      	bpl.n	8008e50 <__sflush_r+0x44>
 8008e44:	6863      	ldr	r3, [r4, #4]
 8008e46:	1ad2      	subs	r2, r2, r3
 8008e48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e4a:	b10b      	cbz	r3, 8008e50 <__sflush_r+0x44>
 8008e4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e4e:	1ad2      	subs	r2, r2, r3
 8008e50:	2300      	movs	r3, #0
 8008e52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e54:	6a21      	ldr	r1, [r4, #32]
 8008e56:	4628      	mov	r0, r5
 8008e58:	47b0      	blx	r6
 8008e5a:	1c43      	adds	r3, r0, #1
 8008e5c:	89a3      	ldrh	r3, [r4, #12]
 8008e5e:	d106      	bne.n	8008e6e <__sflush_r+0x62>
 8008e60:	6829      	ldr	r1, [r5, #0]
 8008e62:	291d      	cmp	r1, #29
 8008e64:	d82b      	bhi.n	8008ebe <__sflush_r+0xb2>
 8008e66:	4a2a      	ldr	r2, [pc, #168]	@ (8008f10 <__sflush_r+0x104>)
 8008e68:	40ca      	lsrs	r2, r1
 8008e6a:	07d6      	lsls	r6, r2, #31
 8008e6c:	d527      	bpl.n	8008ebe <__sflush_r+0xb2>
 8008e6e:	2200      	movs	r2, #0
 8008e70:	6062      	str	r2, [r4, #4]
 8008e72:	04d9      	lsls	r1, r3, #19
 8008e74:	6922      	ldr	r2, [r4, #16]
 8008e76:	6022      	str	r2, [r4, #0]
 8008e78:	d504      	bpl.n	8008e84 <__sflush_r+0x78>
 8008e7a:	1c42      	adds	r2, r0, #1
 8008e7c:	d101      	bne.n	8008e82 <__sflush_r+0x76>
 8008e7e:	682b      	ldr	r3, [r5, #0]
 8008e80:	b903      	cbnz	r3, 8008e84 <__sflush_r+0x78>
 8008e82:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e86:	602f      	str	r7, [r5, #0]
 8008e88:	b1b9      	cbz	r1, 8008eba <__sflush_r+0xae>
 8008e8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e8e:	4299      	cmp	r1, r3
 8008e90:	d002      	beq.n	8008e98 <__sflush_r+0x8c>
 8008e92:	4628      	mov	r0, r5
 8008e94:	f7fe fa34 	bl	8007300 <_free_r>
 8008e98:	2300      	movs	r3, #0
 8008e9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e9c:	e00d      	b.n	8008eba <__sflush_r+0xae>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	47b0      	blx	r6
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	1c50      	adds	r0, r2, #1
 8008ea8:	d1c9      	bne.n	8008e3e <__sflush_r+0x32>
 8008eaa:	682b      	ldr	r3, [r5, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d0c6      	beq.n	8008e3e <__sflush_r+0x32>
 8008eb0:	2b1d      	cmp	r3, #29
 8008eb2:	d001      	beq.n	8008eb8 <__sflush_r+0xac>
 8008eb4:	2b16      	cmp	r3, #22
 8008eb6:	d11e      	bne.n	8008ef6 <__sflush_r+0xea>
 8008eb8:	602f      	str	r7, [r5, #0]
 8008eba:	2000      	movs	r0, #0
 8008ebc:	e022      	b.n	8008f04 <__sflush_r+0xf8>
 8008ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ec2:	b21b      	sxth	r3, r3
 8008ec4:	e01b      	b.n	8008efe <__sflush_r+0xf2>
 8008ec6:	690f      	ldr	r7, [r1, #16]
 8008ec8:	2f00      	cmp	r7, #0
 8008eca:	d0f6      	beq.n	8008eba <__sflush_r+0xae>
 8008ecc:	0793      	lsls	r3, r2, #30
 8008ece:	680e      	ldr	r6, [r1, #0]
 8008ed0:	bf08      	it	eq
 8008ed2:	694b      	ldreq	r3, [r1, #20]
 8008ed4:	600f      	str	r7, [r1, #0]
 8008ed6:	bf18      	it	ne
 8008ed8:	2300      	movne	r3, #0
 8008eda:	eba6 0807 	sub.w	r8, r6, r7
 8008ede:	608b      	str	r3, [r1, #8]
 8008ee0:	f1b8 0f00 	cmp.w	r8, #0
 8008ee4:	dde9      	ble.n	8008eba <__sflush_r+0xae>
 8008ee6:	6a21      	ldr	r1, [r4, #32]
 8008ee8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008eea:	4643      	mov	r3, r8
 8008eec:	463a      	mov	r2, r7
 8008eee:	4628      	mov	r0, r5
 8008ef0:	47b0      	blx	r6
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	dc08      	bgt.n	8008f08 <__sflush_r+0xfc>
 8008ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008efa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008efe:	81a3      	strh	r3, [r4, #12]
 8008f00:	f04f 30ff 	mov.w	r0, #4294967295
 8008f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f08:	4407      	add	r7, r0
 8008f0a:	eba8 0800 	sub.w	r8, r8, r0
 8008f0e:	e7e7      	b.n	8008ee0 <__sflush_r+0xd4>
 8008f10:	20400001 	.word	0x20400001

08008f14 <_fflush_r>:
 8008f14:	b538      	push	{r3, r4, r5, lr}
 8008f16:	690b      	ldr	r3, [r1, #16]
 8008f18:	4605      	mov	r5, r0
 8008f1a:	460c      	mov	r4, r1
 8008f1c:	b913      	cbnz	r3, 8008f24 <_fflush_r+0x10>
 8008f1e:	2500      	movs	r5, #0
 8008f20:	4628      	mov	r0, r5
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	b118      	cbz	r0, 8008f2e <_fflush_r+0x1a>
 8008f26:	6a03      	ldr	r3, [r0, #32]
 8008f28:	b90b      	cbnz	r3, 8008f2e <_fflush_r+0x1a>
 8008f2a:	f7fd fa6d 	bl	8006408 <__sinit>
 8008f2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d0f3      	beq.n	8008f1e <_fflush_r+0xa>
 8008f36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f38:	07d0      	lsls	r0, r2, #31
 8008f3a:	d404      	bmi.n	8008f46 <_fflush_r+0x32>
 8008f3c:	0599      	lsls	r1, r3, #22
 8008f3e:	d402      	bmi.n	8008f46 <_fflush_r+0x32>
 8008f40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f42:	f7fd fb7a 	bl	800663a <__retarget_lock_acquire_recursive>
 8008f46:	4628      	mov	r0, r5
 8008f48:	4621      	mov	r1, r4
 8008f4a:	f7ff ff5f 	bl	8008e0c <__sflush_r>
 8008f4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f50:	07da      	lsls	r2, r3, #31
 8008f52:	4605      	mov	r5, r0
 8008f54:	d4e4      	bmi.n	8008f20 <_fflush_r+0xc>
 8008f56:	89a3      	ldrh	r3, [r4, #12]
 8008f58:	059b      	lsls	r3, r3, #22
 8008f5a:	d4e1      	bmi.n	8008f20 <_fflush_r+0xc>
 8008f5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f5e:	f7fd fb6d 	bl	800663c <__retarget_lock_release_recursive>
 8008f62:	e7dd      	b.n	8008f20 <_fflush_r+0xc>

08008f64 <memmove>:
 8008f64:	4288      	cmp	r0, r1
 8008f66:	b510      	push	{r4, lr}
 8008f68:	eb01 0402 	add.w	r4, r1, r2
 8008f6c:	d902      	bls.n	8008f74 <memmove+0x10>
 8008f6e:	4284      	cmp	r4, r0
 8008f70:	4623      	mov	r3, r4
 8008f72:	d807      	bhi.n	8008f84 <memmove+0x20>
 8008f74:	1e43      	subs	r3, r0, #1
 8008f76:	42a1      	cmp	r1, r4
 8008f78:	d008      	beq.n	8008f8c <memmove+0x28>
 8008f7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f82:	e7f8      	b.n	8008f76 <memmove+0x12>
 8008f84:	4402      	add	r2, r0
 8008f86:	4601      	mov	r1, r0
 8008f88:	428a      	cmp	r2, r1
 8008f8a:	d100      	bne.n	8008f8e <memmove+0x2a>
 8008f8c:	bd10      	pop	{r4, pc}
 8008f8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f96:	e7f7      	b.n	8008f88 <memmove+0x24>

08008f98 <strncmp>:
 8008f98:	b510      	push	{r4, lr}
 8008f9a:	b16a      	cbz	r2, 8008fb8 <strncmp+0x20>
 8008f9c:	3901      	subs	r1, #1
 8008f9e:	1884      	adds	r4, r0, r2
 8008fa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fa4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d103      	bne.n	8008fb4 <strncmp+0x1c>
 8008fac:	42a0      	cmp	r0, r4
 8008fae:	d001      	beq.n	8008fb4 <strncmp+0x1c>
 8008fb0:	2a00      	cmp	r2, #0
 8008fb2:	d1f5      	bne.n	8008fa0 <strncmp+0x8>
 8008fb4:	1ad0      	subs	r0, r2, r3
 8008fb6:	bd10      	pop	{r4, pc}
 8008fb8:	4610      	mov	r0, r2
 8008fba:	e7fc      	b.n	8008fb6 <strncmp+0x1e>

08008fbc <_sbrk_r>:
 8008fbc:	b538      	push	{r3, r4, r5, lr}
 8008fbe:	4d06      	ldr	r5, [pc, #24]	@ (8008fd8 <_sbrk_r+0x1c>)
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	4608      	mov	r0, r1
 8008fc6:	602b      	str	r3, [r5, #0]
 8008fc8:	f7f8 fdea 	bl	8001ba0 <_sbrk>
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	d102      	bne.n	8008fd6 <_sbrk_r+0x1a>
 8008fd0:	682b      	ldr	r3, [r5, #0]
 8008fd2:	b103      	cbz	r3, 8008fd6 <_sbrk_r+0x1a>
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	bd38      	pop	{r3, r4, r5, pc}
 8008fd8:	200048ac 	.word	0x200048ac

08008fdc <memcpy>:
 8008fdc:	440a      	add	r2, r1
 8008fde:	4291      	cmp	r1, r2
 8008fe0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008fe4:	d100      	bne.n	8008fe8 <memcpy+0xc>
 8008fe6:	4770      	bx	lr
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ff2:	4291      	cmp	r1, r2
 8008ff4:	d1f9      	bne.n	8008fea <memcpy+0xe>
 8008ff6:	bd10      	pop	{r4, pc}

08008ff8 <nan>:
 8008ff8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009000 <nan+0x8>
 8008ffc:	4770      	bx	lr
 8008ffe:	bf00      	nop
 8009000:	00000000 	.word	0x00000000
 8009004:	7ff80000 	.word	0x7ff80000

08009008 <__assert_func>:
 8009008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800900a:	4614      	mov	r4, r2
 800900c:	461a      	mov	r2, r3
 800900e:	4b09      	ldr	r3, [pc, #36]	@ (8009034 <__assert_func+0x2c>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4605      	mov	r5, r0
 8009014:	68d8      	ldr	r0, [r3, #12]
 8009016:	b14c      	cbz	r4, 800902c <__assert_func+0x24>
 8009018:	4b07      	ldr	r3, [pc, #28]	@ (8009038 <__assert_func+0x30>)
 800901a:	9100      	str	r1, [sp, #0]
 800901c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009020:	4906      	ldr	r1, [pc, #24]	@ (800903c <__assert_func+0x34>)
 8009022:	462b      	mov	r3, r5
 8009024:	f000 fba8 	bl	8009778 <fiprintf>
 8009028:	f000 fbb8 	bl	800979c <abort>
 800902c:	4b04      	ldr	r3, [pc, #16]	@ (8009040 <__assert_func+0x38>)
 800902e:	461c      	mov	r4, r3
 8009030:	e7f3      	b.n	800901a <__assert_func+0x12>
 8009032:	bf00      	nop
 8009034:	2000001c 	.word	0x2000001c
 8009038:	0800dd9a 	.word	0x0800dd9a
 800903c:	0800dda7 	.word	0x0800dda7
 8009040:	0800ddd5 	.word	0x0800ddd5

08009044 <_calloc_r>:
 8009044:	b570      	push	{r4, r5, r6, lr}
 8009046:	fba1 5402 	umull	r5, r4, r1, r2
 800904a:	b934      	cbnz	r4, 800905a <_calloc_r+0x16>
 800904c:	4629      	mov	r1, r5
 800904e:	f7fe f9cb 	bl	80073e8 <_malloc_r>
 8009052:	4606      	mov	r6, r0
 8009054:	b928      	cbnz	r0, 8009062 <_calloc_r+0x1e>
 8009056:	4630      	mov	r0, r6
 8009058:	bd70      	pop	{r4, r5, r6, pc}
 800905a:	220c      	movs	r2, #12
 800905c:	6002      	str	r2, [r0, #0]
 800905e:	2600      	movs	r6, #0
 8009060:	e7f9      	b.n	8009056 <_calloc_r+0x12>
 8009062:	462a      	mov	r2, r5
 8009064:	4621      	mov	r1, r4
 8009066:	f7fd fa6a 	bl	800653e <memset>
 800906a:	e7f4      	b.n	8009056 <_calloc_r+0x12>

0800906c <rshift>:
 800906c:	6903      	ldr	r3, [r0, #16]
 800906e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009072:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009076:	ea4f 1261 	mov.w	r2, r1, asr #5
 800907a:	f100 0414 	add.w	r4, r0, #20
 800907e:	dd45      	ble.n	800910c <rshift+0xa0>
 8009080:	f011 011f 	ands.w	r1, r1, #31
 8009084:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009088:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800908c:	d10c      	bne.n	80090a8 <rshift+0x3c>
 800908e:	f100 0710 	add.w	r7, r0, #16
 8009092:	4629      	mov	r1, r5
 8009094:	42b1      	cmp	r1, r6
 8009096:	d334      	bcc.n	8009102 <rshift+0x96>
 8009098:	1a9b      	subs	r3, r3, r2
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	1eea      	subs	r2, r5, #3
 800909e:	4296      	cmp	r6, r2
 80090a0:	bf38      	it	cc
 80090a2:	2300      	movcc	r3, #0
 80090a4:	4423      	add	r3, r4
 80090a6:	e015      	b.n	80090d4 <rshift+0x68>
 80090a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80090ac:	f1c1 0820 	rsb	r8, r1, #32
 80090b0:	40cf      	lsrs	r7, r1
 80090b2:	f105 0e04 	add.w	lr, r5, #4
 80090b6:	46a1      	mov	r9, r4
 80090b8:	4576      	cmp	r6, lr
 80090ba:	46f4      	mov	ip, lr
 80090bc:	d815      	bhi.n	80090ea <rshift+0x7e>
 80090be:	1a9a      	subs	r2, r3, r2
 80090c0:	0092      	lsls	r2, r2, #2
 80090c2:	3a04      	subs	r2, #4
 80090c4:	3501      	adds	r5, #1
 80090c6:	42ae      	cmp	r6, r5
 80090c8:	bf38      	it	cc
 80090ca:	2200      	movcc	r2, #0
 80090cc:	18a3      	adds	r3, r4, r2
 80090ce:	50a7      	str	r7, [r4, r2]
 80090d0:	b107      	cbz	r7, 80090d4 <rshift+0x68>
 80090d2:	3304      	adds	r3, #4
 80090d4:	1b1a      	subs	r2, r3, r4
 80090d6:	42a3      	cmp	r3, r4
 80090d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80090dc:	bf08      	it	eq
 80090de:	2300      	moveq	r3, #0
 80090e0:	6102      	str	r2, [r0, #16]
 80090e2:	bf08      	it	eq
 80090e4:	6143      	streq	r3, [r0, #20]
 80090e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80090ea:	f8dc c000 	ldr.w	ip, [ip]
 80090ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80090f2:	ea4c 0707 	orr.w	r7, ip, r7
 80090f6:	f849 7b04 	str.w	r7, [r9], #4
 80090fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80090fe:	40cf      	lsrs	r7, r1
 8009100:	e7da      	b.n	80090b8 <rshift+0x4c>
 8009102:	f851 cb04 	ldr.w	ip, [r1], #4
 8009106:	f847 cf04 	str.w	ip, [r7, #4]!
 800910a:	e7c3      	b.n	8009094 <rshift+0x28>
 800910c:	4623      	mov	r3, r4
 800910e:	e7e1      	b.n	80090d4 <rshift+0x68>

08009110 <__hexdig_fun>:
 8009110:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009114:	2b09      	cmp	r3, #9
 8009116:	d802      	bhi.n	800911e <__hexdig_fun+0xe>
 8009118:	3820      	subs	r0, #32
 800911a:	b2c0      	uxtb	r0, r0
 800911c:	4770      	bx	lr
 800911e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009122:	2b05      	cmp	r3, #5
 8009124:	d801      	bhi.n	800912a <__hexdig_fun+0x1a>
 8009126:	3847      	subs	r0, #71	@ 0x47
 8009128:	e7f7      	b.n	800911a <__hexdig_fun+0xa>
 800912a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800912e:	2b05      	cmp	r3, #5
 8009130:	d801      	bhi.n	8009136 <__hexdig_fun+0x26>
 8009132:	3827      	subs	r0, #39	@ 0x27
 8009134:	e7f1      	b.n	800911a <__hexdig_fun+0xa>
 8009136:	2000      	movs	r0, #0
 8009138:	4770      	bx	lr
	...

0800913c <__gethex>:
 800913c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009140:	b085      	sub	sp, #20
 8009142:	468a      	mov	sl, r1
 8009144:	9302      	str	r3, [sp, #8]
 8009146:	680b      	ldr	r3, [r1, #0]
 8009148:	9001      	str	r0, [sp, #4]
 800914a:	4690      	mov	r8, r2
 800914c:	1c9c      	adds	r4, r3, #2
 800914e:	46a1      	mov	r9, r4
 8009150:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009154:	2830      	cmp	r0, #48	@ 0x30
 8009156:	d0fa      	beq.n	800914e <__gethex+0x12>
 8009158:	eba9 0303 	sub.w	r3, r9, r3
 800915c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009160:	f7ff ffd6 	bl	8009110 <__hexdig_fun>
 8009164:	4605      	mov	r5, r0
 8009166:	2800      	cmp	r0, #0
 8009168:	d168      	bne.n	800923c <__gethex+0x100>
 800916a:	49a0      	ldr	r1, [pc, #640]	@ (80093ec <__gethex+0x2b0>)
 800916c:	2201      	movs	r2, #1
 800916e:	4648      	mov	r0, r9
 8009170:	f7ff ff12 	bl	8008f98 <strncmp>
 8009174:	4607      	mov	r7, r0
 8009176:	2800      	cmp	r0, #0
 8009178:	d167      	bne.n	800924a <__gethex+0x10e>
 800917a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800917e:	4626      	mov	r6, r4
 8009180:	f7ff ffc6 	bl	8009110 <__hexdig_fun>
 8009184:	2800      	cmp	r0, #0
 8009186:	d062      	beq.n	800924e <__gethex+0x112>
 8009188:	4623      	mov	r3, r4
 800918a:	7818      	ldrb	r0, [r3, #0]
 800918c:	2830      	cmp	r0, #48	@ 0x30
 800918e:	4699      	mov	r9, r3
 8009190:	f103 0301 	add.w	r3, r3, #1
 8009194:	d0f9      	beq.n	800918a <__gethex+0x4e>
 8009196:	f7ff ffbb 	bl	8009110 <__hexdig_fun>
 800919a:	fab0 f580 	clz	r5, r0
 800919e:	096d      	lsrs	r5, r5, #5
 80091a0:	f04f 0b01 	mov.w	fp, #1
 80091a4:	464a      	mov	r2, r9
 80091a6:	4616      	mov	r6, r2
 80091a8:	3201      	adds	r2, #1
 80091aa:	7830      	ldrb	r0, [r6, #0]
 80091ac:	f7ff ffb0 	bl	8009110 <__hexdig_fun>
 80091b0:	2800      	cmp	r0, #0
 80091b2:	d1f8      	bne.n	80091a6 <__gethex+0x6a>
 80091b4:	498d      	ldr	r1, [pc, #564]	@ (80093ec <__gethex+0x2b0>)
 80091b6:	2201      	movs	r2, #1
 80091b8:	4630      	mov	r0, r6
 80091ba:	f7ff feed 	bl	8008f98 <strncmp>
 80091be:	2800      	cmp	r0, #0
 80091c0:	d13f      	bne.n	8009242 <__gethex+0x106>
 80091c2:	b944      	cbnz	r4, 80091d6 <__gethex+0x9a>
 80091c4:	1c74      	adds	r4, r6, #1
 80091c6:	4622      	mov	r2, r4
 80091c8:	4616      	mov	r6, r2
 80091ca:	3201      	adds	r2, #1
 80091cc:	7830      	ldrb	r0, [r6, #0]
 80091ce:	f7ff ff9f 	bl	8009110 <__hexdig_fun>
 80091d2:	2800      	cmp	r0, #0
 80091d4:	d1f8      	bne.n	80091c8 <__gethex+0x8c>
 80091d6:	1ba4      	subs	r4, r4, r6
 80091d8:	00a7      	lsls	r7, r4, #2
 80091da:	7833      	ldrb	r3, [r6, #0]
 80091dc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80091e0:	2b50      	cmp	r3, #80	@ 0x50
 80091e2:	d13e      	bne.n	8009262 <__gethex+0x126>
 80091e4:	7873      	ldrb	r3, [r6, #1]
 80091e6:	2b2b      	cmp	r3, #43	@ 0x2b
 80091e8:	d033      	beq.n	8009252 <__gethex+0x116>
 80091ea:	2b2d      	cmp	r3, #45	@ 0x2d
 80091ec:	d034      	beq.n	8009258 <__gethex+0x11c>
 80091ee:	1c71      	adds	r1, r6, #1
 80091f0:	2400      	movs	r4, #0
 80091f2:	7808      	ldrb	r0, [r1, #0]
 80091f4:	f7ff ff8c 	bl	8009110 <__hexdig_fun>
 80091f8:	1e43      	subs	r3, r0, #1
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	2b18      	cmp	r3, #24
 80091fe:	d830      	bhi.n	8009262 <__gethex+0x126>
 8009200:	f1a0 0210 	sub.w	r2, r0, #16
 8009204:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009208:	f7ff ff82 	bl	8009110 <__hexdig_fun>
 800920c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009210:	fa5f fc8c 	uxtb.w	ip, ip
 8009214:	f1bc 0f18 	cmp.w	ip, #24
 8009218:	f04f 030a 	mov.w	r3, #10
 800921c:	d91e      	bls.n	800925c <__gethex+0x120>
 800921e:	b104      	cbz	r4, 8009222 <__gethex+0xe6>
 8009220:	4252      	negs	r2, r2
 8009222:	4417      	add	r7, r2
 8009224:	f8ca 1000 	str.w	r1, [sl]
 8009228:	b1ed      	cbz	r5, 8009266 <__gethex+0x12a>
 800922a:	f1bb 0f00 	cmp.w	fp, #0
 800922e:	bf0c      	ite	eq
 8009230:	2506      	moveq	r5, #6
 8009232:	2500      	movne	r5, #0
 8009234:	4628      	mov	r0, r5
 8009236:	b005      	add	sp, #20
 8009238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800923c:	2500      	movs	r5, #0
 800923e:	462c      	mov	r4, r5
 8009240:	e7b0      	b.n	80091a4 <__gethex+0x68>
 8009242:	2c00      	cmp	r4, #0
 8009244:	d1c7      	bne.n	80091d6 <__gethex+0x9a>
 8009246:	4627      	mov	r7, r4
 8009248:	e7c7      	b.n	80091da <__gethex+0x9e>
 800924a:	464e      	mov	r6, r9
 800924c:	462f      	mov	r7, r5
 800924e:	2501      	movs	r5, #1
 8009250:	e7c3      	b.n	80091da <__gethex+0x9e>
 8009252:	2400      	movs	r4, #0
 8009254:	1cb1      	adds	r1, r6, #2
 8009256:	e7cc      	b.n	80091f2 <__gethex+0xb6>
 8009258:	2401      	movs	r4, #1
 800925a:	e7fb      	b.n	8009254 <__gethex+0x118>
 800925c:	fb03 0002 	mla	r0, r3, r2, r0
 8009260:	e7ce      	b.n	8009200 <__gethex+0xc4>
 8009262:	4631      	mov	r1, r6
 8009264:	e7de      	b.n	8009224 <__gethex+0xe8>
 8009266:	eba6 0309 	sub.w	r3, r6, r9
 800926a:	3b01      	subs	r3, #1
 800926c:	4629      	mov	r1, r5
 800926e:	2b07      	cmp	r3, #7
 8009270:	dc0a      	bgt.n	8009288 <__gethex+0x14c>
 8009272:	9801      	ldr	r0, [sp, #4]
 8009274:	f7fe f944 	bl	8007500 <_Balloc>
 8009278:	4604      	mov	r4, r0
 800927a:	b940      	cbnz	r0, 800928e <__gethex+0x152>
 800927c:	4b5c      	ldr	r3, [pc, #368]	@ (80093f0 <__gethex+0x2b4>)
 800927e:	4602      	mov	r2, r0
 8009280:	21e4      	movs	r1, #228	@ 0xe4
 8009282:	485c      	ldr	r0, [pc, #368]	@ (80093f4 <__gethex+0x2b8>)
 8009284:	f7ff fec0 	bl	8009008 <__assert_func>
 8009288:	3101      	adds	r1, #1
 800928a:	105b      	asrs	r3, r3, #1
 800928c:	e7ef      	b.n	800926e <__gethex+0x132>
 800928e:	f100 0a14 	add.w	sl, r0, #20
 8009292:	2300      	movs	r3, #0
 8009294:	4655      	mov	r5, sl
 8009296:	469b      	mov	fp, r3
 8009298:	45b1      	cmp	r9, r6
 800929a:	d337      	bcc.n	800930c <__gethex+0x1d0>
 800929c:	f845 bb04 	str.w	fp, [r5], #4
 80092a0:	eba5 050a 	sub.w	r5, r5, sl
 80092a4:	10ad      	asrs	r5, r5, #2
 80092a6:	6125      	str	r5, [r4, #16]
 80092a8:	4658      	mov	r0, fp
 80092aa:	f7fe fa1b 	bl	80076e4 <__hi0bits>
 80092ae:	016d      	lsls	r5, r5, #5
 80092b0:	f8d8 6000 	ldr.w	r6, [r8]
 80092b4:	1a2d      	subs	r5, r5, r0
 80092b6:	42b5      	cmp	r5, r6
 80092b8:	dd54      	ble.n	8009364 <__gethex+0x228>
 80092ba:	1bad      	subs	r5, r5, r6
 80092bc:	4629      	mov	r1, r5
 80092be:	4620      	mov	r0, r4
 80092c0:	f7fe fda7 	bl	8007e12 <__any_on>
 80092c4:	4681      	mov	r9, r0
 80092c6:	b178      	cbz	r0, 80092e8 <__gethex+0x1ac>
 80092c8:	1e6b      	subs	r3, r5, #1
 80092ca:	1159      	asrs	r1, r3, #5
 80092cc:	f003 021f 	and.w	r2, r3, #31
 80092d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80092d4:	f04f 0901 	mov.w	r9, #1
 80092d8:	fa09 f202 	lsl.w	r2, r9, r2
 80092dc:	420a      	tst	r2, r1
 80092de:	d003      	beq.n	80092e8 <__gethex+0x1ac>
 80092e0:	454b      	cmp	r3, r9
 80092e2:	dc36      	bgt.n	8009352 <__gethex+0x216>
 80092e4:	f04f 0902 	mov.w	r9, #2
 80092e8:	4629      	mov	r1, r5
 80092ea:	4620      	mov	r0, r4
 80092ec:	f7ff febe 	bl	800906c <rshift>
 80092f0:	442f      	add	r7, r5
 80092f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092f6:	42bb      	cmp	r3, r7
 80092f8:	da42      	bge.n	8009380 <__gethex+0x244>
 80092fa:	9801      	ldr	r0, [sp, #4]
 80092fc:	4621      	mov	r1, r4
 80092fe:	f7fe f93f 	bl	8007580 <_Bfree>
 8009302:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009304:	2300      	movs	r3, #0
 8009306:	6013      	str	r3, [r2, #0]
 8009308:	25a3      	movs	r5, #163	@ 0xa3
 800930a:	e793      	b.n	8009234 <__gethex+0xf8>
 800930c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009310:	2a2e      	cmp	r2, #46	@ 0x2e
 8009312:	d012      	beq.n	800933a <__gethex+0x1fe>
 8009314:	2b20      	cmp	r3, #32
 8009316:	d104      	bne.n	8009322 <__gethex+0x1e6>
 8009318:	f845 bb04 	str.w	fp, [r5], #4
 800931c:	f04f 0b00 	mov.w	fp, #0
 8009320:	465b      	mov	r3, fp
 8009322:	7830      	ldrb	r0, [r6, #0]
 8009324:	9303      	str	r3, [sp, #12]
 8009326:	f7ff fef3 	bl	8009110 <__hexdig_fun>
 800932a:	9b03      	ldr	r3, [sp, #12]
 800932c:	f000 000f 	and.w	r0, r0, #15
 8009330:	4098      	lsls	r0, r3
 8009332:	ea4b 0b00 	orr.w	fp, fp, r0
 8009336:	3304      	adds	r3, #4
 8009338:	e7ae      	b.n	8009298 <__gethex+0x15c>
 800933a:	45b1      	cmp	r9, r6
 800933c:	d8ea      	bhi.n	8009314 <__gethex+0x1d8>
 800933e:	492b      	ldr	r1, [pc, #172]	@ (80093ec <__gethex+0x2b0>)
 8009340:	9303      	str	r3, [sp, #12]
 8009342:	2201      	movs	r2, #1
 8009344:	4630      	mov	r0, r6
 8009346:	f7ff fe27 	bl	8008f98 <strncmp>
 800934a:	9b03      	ldr	r3, [sp, #12]
 800934c:	2800      	cmp	r0, #0
 800934e:	d1e1      	bne.n	8009314 <__gethex+0x1d8>
 8009350:	e7a2      	b.n	8009298 <__gethex+0x15c>
 8009352:	1ea9      	subs	r1, r5, #2
 8009354:	4620      	mov	r0, r4
 8009356:	f7fe fd5c 	bl	8007e12 <__any_on>
 800935a:	2800      	cmp	r0, #0
 800935c:	d0c2      	beq.n	80092e4 <__gethex+0x1a8>
 800935e:	f04f 0903 	mov.w	r9, #3
 8009362:	e7c1      	b.n	80092e8 <__gethex+0x1ac>
 8009364:	da09      	bge.n	800937a <__gethex+0x23e>
 8009366:	1b75      	subs	r5, r6, r5
 8009368:	4621      	mov	r1, r4
 800936a:	9801      	ldr	r0, [sp, #4]
 800936c:	462a      	mov	r2, r5
 800936e:	f7fe fb17 	bl	80079a0 <__lshift>
 8009372:	1b7f      	subs	r7, r7, r5
 8009374:	4604      	mov	r4, r0
 8009376:	f100 0a14 	add.w	sl, r0, #20
 800937a:	f04f 0900 	mov.w	r9, #0
 800937e:	e7b8      	b.n	80092f2 <__gethex+0x1b6>
 8009380:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009384:	42bd      	cmp	r5, r7
 8009386:	dd6f      	ble.n	8009468 <__gethex+0x32c>
 8009388:	1bed      	subs	r5, r5, r7
 800938a:	42ae      	cmp	r6, r5
 800938c:	dc34      	bgt.n	80093f8 <__gethex+0x2bc>
 800938e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009392:	2b02      	cmp	r3, #2
 8009394:	d022      	beq.n	80093dc <__gethex+0x2a0>
 8009396:	2b03      	cmp	r3, #3
 8009398:	d024      	beq.n	80093e4 <__gethex+0x2a8>
 800939a:	2b01      	cmp	r3, #1
 800939c:	d115      	bne.n	80093ca <__gethex+0x28e>
 800939e:	42ae      	cmp	r6, r5
 80093a0:	d113      	bne.n	80093ca <__gethex+0x28e>
 80093a2:	2e01      	cmp	r6, #1
 80093a4:	d10b      	bne.n	80093be <__gethex+0x282>
 80093a6:	9a02      	ldr	r2, [sp, #8]
 80093a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80093ac:	6013      	str	r3, [r2, #0]
 80093ae:	2301      	movs	r3, #1
 80093b0:	6123      	str	r3, [r4, #16]
 80093b2:	f8ca 3000 	str.w	r3, [sl]
 80093b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093b8:	2562      	movs	r5, #98	@ 0x62
 80093ba:	601c      	str	r4, [r3, #0]
 80093bc:	e73a      	b.n	8009234 <__gethex+0xf8>
 80093be:	1e71      	subs	r1, r6, #1
 80093c0:	4620      	mov	r0, r4
 80093c2:	f7fe fd26 	bl	8007e12 <__any_on>
 80093c6:	2800      	cmp	r0, #0
 80093c8:	d1ed      	bne.n	80093a6 <__gethex+0x26a>
 80093ca:	9801      	ldr	r0, [sp, #4]
 80093cc:	4621      	mov	r1, r4
 80093ce:	f7fe f8d7 	bl	8007580 <_Bfree>
 80093d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80093d4:	2300      	movs	r3, #0
 80093d6:	6013      	str	r3, [r2, #0]
 80093d8:	2550      	movs	r5, #80	@ 0x50
 80093da:	e72b      	b.n	8009234 <__gethex+0xf8>
 80093dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1f3      	bne.n	80093ca <__gethex+0x28e>
 80093e2:	e7e0      	b.n	80093a6 <__gethex+0x26a>
 80093e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d1dd      	bne.n	80093a6 <__gethex+0x26a>
 80093ea:	e7ee      	b.n	80093ca <__gethex+0x28e>
 80093ec:	0800dd7f 	.word	0x0800dd7f
 80093f0:	0800dd15 	.word	0x0800dd15
 80093f4:	0800ddd6 	.word	0x0800ddd6
 80093f8:	1e6f      	subs	r7, r5, #1
 80093fa:	f1b9 0f00 	cmp.w	r9, #0
 80093fe:	d130      	bne.n	8009462 <__gethex+0x326>
 8009400:	b127      	cbz	r7, 800940c <__gethex+0x2d0>
 8009402:	4639      	mov	r1, r7
 8009404:	4620      	mov	r0, r4
 8009406:	f7fe fd04 	bl	8007e12 <__any_on>
 800940a:	4681      	mov	r9, r0
 800940c:	117a      	asrs	r2, r7, #5
 800940e:	2301      	movs	r3, #1
 8009410:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009414:	f007 071f 	and.w	r7, r7, #31
 8009418:	40bb      	lsls	r3, r7
 800941a:	4213      	tst	r3, r2
 800941c:	4629      	mov	r1, r5
 800941e:	4620      	mov	r0, r4
 8009420:	bf18      	it	ne
 8009422:	f049 0902 	orrne.w	r9, r9, #2
 8009426:	f7ff fe21 	bl	800906c <rshift>
 800942a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800942e:	1b76      	subs	r6, r6, r5
 8009430:	2502      	movs	r5, #2
 8009432:	f1b9 0f00 	cmp.w	r9, #0
 8009436:	d047      	beq.n	80094c8 <__gethex+0x38c>
 8009438:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800943c:	2b02      	cmp	r3, #2
 800943e:	d015      	beq.n	800946c <__gethex+0x330>
 8009440:	2b03      	cmp	r3, #3
 8009442:	d017      	beq.n	8009474 <__gethex+0x338>
 8009444:	2b01      	cmp	r3, #1
 8009446:	d109      	bne.n	800945c <__gethex+0x320>
 8009448:	f019 0f02 	tst.w	r9, #2
 800944c:	d006      	beq.n	800945c <__gethex+0x320>
 800944e:	f8da 3000 	ldr.w	r3, [sl]
 8009452:	ea49 0903 	orr.w	r9, r9, r3
 8009456:	f019 0f01 	tst.w	r9, #1
 800945a:	d10e      	bne.n	800947a <__gethex+0x33e>
 800945c:	f045 0510 	orr.w	r5, r5, #16
 8009460:	e032      	b.n	80094c8 <__gethex+0x38c>
 8009462:	f04f 0901 	mov.w	r9, #1
 8009466:	e7d1      	b.n	800940c <__gethex+0x2d0>
 8009468:	2501      	movs	r5, #1
 800946a:	e7e2      	b.n	8009432 <__gethex+0x2f6>
 800946c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800946e:	f1c3 0301 	rsb	r3, r3, #1
 8009472:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009476:	2b00      	cmp	r3, #0
 8009478:	d0f0      	beq.n	800945c <__gethex+0x320>
 800947a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800947e:	f104 0314 	add.w	r3, r4, #20
 8009482:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009486:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800948a:	f04f 0c00 	mov.w	ip, #0
 800948e:	4618      	mov	r0, r3
 8009490:	f853 2b04 	ldr.w	r2, [r3], #4
 8009494:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009498:	d01b      	beq.n	80094d2 <__gethex+0x396>
 800949a:	3201      	adds	r2, #1
 800949c:	6002      	str	r2, [r0, #0]
 800949e:	2d02      	cmp	r5, #2
 80094a0:	f104 0314 	add.w	r3, r4, #20
 80094a4:	d13c      	bne.n	8009520 <__gethex+0x3e4>
 80094a6:	f8d8 2000 	ldr.w	r2, [r8]
 80094aa:	3a01      	subs	r2, #1
 80094ac:	42b2      	cmp	r2, r6
 80094ae:	d109      	bne.n	80094c4 <__gethex+0x388>
 80094b0:	1171      	asrs	r1, r6, #5
 80094b2:	2201      	movs	r2, #1
 80094b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80094b8:	f006 061f 	and.w	r6, r6, #31
 80094bc:	fa02 f606 	lsl.w	r6, r2, r6
 80094c0:	421e      	tst	r6, r3
 80094c2:	d13a      	bne.n	800953a <__gethex+0x3fe>
 80094c4:	f045 0520 	orr.w	r5, r5, #32
 80094c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094ca:	601c      	str	r4, [r3, #0]
 80094cc:	9b02      	ldr	r3, [sp, #8]
 80094ce:	601f      	str	r7, [r3, #0]
 80094d0:	e6b0      	b.n	8009234 <__gethex+0xf8>
 80094d2:	4299      	cmp	r1, r3
 80094d4:	f843 cc04 	str.w	ip, [r3, #-4]
 80094d8:	d8d9      	bhi.n	800948e <__gethex+0x352>
 80094da:	68a3      	ldr	r3, [r4, #8]
 80094dc:	459b      	cmp	fp, r3
 80094de:	db17      	blt.n	8009510 <__gethex+0x3d4>
 80094e0:	6861      	ldr	r1, [r4, #4]
 80094e2:	9801      	ldr	r0, [sp, #4]
 80094e4:	3101      	adds	r1, #1
 80094e6:	f7fe f80b 	bl	8007500 <_Balloc>
 80094ea:	4681      	mov	r9, r0
 80094ec:	b918      	cbnz	r0, 80094f6 <__gethex+0x3ba>
 80094ee:	4b1a      	ldr	r3, [pc, #104]	@ (8009558 <__gethex+0x41c>)
 80094f0:	4602      	mov	r2, r0
 80094f2:	2184      	movs	r1, #132	@ 0x84
 80094f4:	e6c5      	b.n	8009282 <__gethex+0x146>
 80094f6:	6922      	ldr	r2, [r4, #16]
 80094f8:	3202      	adds	r2, #2
 80094fa:	f104 010c 	add.w	r1, r4, #12
 80094fe:	0092      	lsls	r2, r2, #2
 8009500:	300c      	adds	r0, #12
 8009502:	f7ff fd6b 	bl	8008fdc <memcpy>
 8009506:	4621      	mov	r1, r4
 8009508:	9801      	ldr	r0, [sp, #4]
 800950a:	f7fe f839 	bl	8007580 <_Bfree>
 800950e:	464c      	mov	r4, r9
 8009510:	6923      	ldr	r3, [r4, #16]
 8009512:	1c5a      	adds	r2, r3, #1
 8009514:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009518:	6122      	str	r2, [r4, #16]
 800951a:	2201      	movs	r2, #1
 800951c:	615a      	str	r2, [r3, #20]
 800951e:	e7be      	b.n	800949e <__gethex+0x362>
 8009520:	6922      	ldr	r2, [r4, #16]
 8009522:	455a      	cmp	r2, fp
 8009524:	dd0b      	ble.n	800953e <__gethex+0x402>
 8009526:	2101      	movs	r1, #1
 8009528:	4620      	mov	r0, r4
 800952a:	f7ff fd9f 	bl	800906c <rshift>
 800952e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009532:	3701      	adds	r7, #1
 8009534:	42bb      	cmp	r3, r7
 8009536:	f6ff aee0 	blt.w	80092fa <__gethex+0x1be>
 800953a:	2501      	movs	r5, #1
 800953c:	e7c2      	b.n	80094c4 <__gethex+0x388>
 800953e:	f016 061f 	ands.w	r6, r6, #31
 8009542:	d0fa      	beq.n	800953a <__gethex+0x3fe>
 8009544:	4453      	add	r3, sl
 8009546:	f1c6 0620 	rsb	r6, r6, #32
 800954a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800954e:	f7fe f8c9 	bl	80076e4 <__hi0bits>
 8009552:	42b0      	cmp	r0, r6
 8009554:	dbe7      	blt.n	8009526 <__gethex+0x3ea>
 8009556:	e7f0      	b.n	800953a <__gethex+0x3fe>
 8009558:	0800dd15 	.word	0x0800dd15

0800955c <L_shift>:
 800955c:	f1c2 0208 	rsb	r2, r2, #8
 8009560:	0092      	lsls	r2, r2, #2
 8009562:	b570      	push	{r4, r5, r6, lr}
 8009564:	f1c2 0620 	rsb	r6, r2, #32
 8009568:	6843      	ldr	r3, [r0, #4]
 800956a:	6804      	ldr	r4, [r0, #0]
 800956c:	fa03 f506 	lsl.w	r5, r3, r6
 8009570:	432c      	orrs	r4, r5
 8009572:	40d3      	lsrs	r3, r2
 8009574:	6004      	str	r4, [r0, #0]
 8009576:	f840 3f04 	str.w	r3, [r0, #4]!
 800957a:	4288      	cmp	r0, r1
 800957c:	d3f4      	bcc.n	8009568 <L_shift+0xc>
 800957e:	bd70      	pop	{r4, r5, r6, pc}

08009580 <__match>:
 8009580:	b530      	push	{r4, r5, lr}
 8009582:	6803      	ldr	r3, [r0, #0]
 8009584:	3301      	adds	r3, #1
 8009586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800958a:	b914      	cbnz	r4, 8009592 <__match+0x12>
 800958c:	6003      	str	r3, [r0, #0]
 800958e:	2001      	movs	r0, #1
 8009590:	bd30      	pop	{r4, r5, pc}
 8009592:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009596:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800959a:	2d19      	cmp	r5, #25
 800959c:	bf98      	it	ls
 800959e:	3220      	addls	r2, #32
 80095a0:	42a2      	cmp	r2, r4
 80095a2:	d0f0      	beq.n	8009586 <__match+0x6>
 80095a4:	2000      	movs	r0, #0
 80095a6:	e7f3      	b.n	8009590 <__match+0x10>

080095a8 <__hexnan>:
 80095a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ac:	680b      	ldr	r3, [r1, #0]
 80095ae:	6801      	ldr	r1, [r0, #0]
 80095b0:	115e      	asrs	r6, r3, #5
 80095b2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80095b6:	f013 031f 	ands.w	r3, r3, #31
 80095ba:	b087      	sub	sp, #28
 80095bc:	bf18      	it	ne
 80095be:	3604      	addne	r6, #4
 80095c0:	2500      	movs	r5, #0
 80095c2:	1f37      	subs	r7, r6, #4
 80095c4:	4682      	mov	sl, r0
 80095c6:	4690      	mov	r8, r2
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	f846 5c04 	str.w	r5, [r6, #-4]
 80095ce:	46b9      	mov	r9, r7
 80095d0:	463c      	mov	r4, r7
 80095d2:	9502      	str	r5, [sp, #8]
 80095d4:	46ab      	mov	fp, r5
 80095d6:	784a      	ldrb	r2, [r1, #1]
 80095d8:	1c4b      	adds	r3, r1, #1
 80095da:	9303      	str	r3, [sp, #12]
 80095dc:	b342      	cbz	r2, 8009630 <__hexnan+0x88>
 80095de:	4610      	mov	r0, r2
 80095e0:	9105      	str	r1, [sp, #20]
 80095e2:	9204      	str	r2, [sp, #16]
 80095e4:	f7ff fd94 	bl	8009110 <__hexdig_fun>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d151      	bne.n	8009690 <__hexnan+0xe8>
 80095ec:	9a04      	ldr	r2, [sp, #16]
 80095ee:	9905      	ldr	r1, [sp, #20]
 80095f0:	2a20      	cmp	r2, #32
 80095f2:	d818      	bhi.n	8009626 <__hexnan+0x7e>
 80095f4:	9b02      	ldr	r3, [sp, #8]
 80095f6:	459b      	cmp	fp, r3
 80095f8:	dd13      	ble.n	8009622 <__hexnan+0x7a>
 80095fa:	454c      	cmp	r4, r9
 80095fc:	d206      	bcs.n	800960c <__hexnan+0x64>
 80095fe:	2d07      	cmp	r5, #7
 8009600:	dc04      	bgt.n	800960c <__hexnan+0x64>
 8009602:	462a      	mov	r2, r5
 8009604:	4649      	mov	r1, r9
 8009606:	4620      	mov	r0, r4
 8009608:	f7ff ffa8 	bl	800955c <L_shift>
 800960c:	4544      	cmp	r4, r8
 800960e:	d952      	bls.n	80096b6 <__hexnan+0x10e>
 8009610:	2300      	movs	r3, #0
 8009612:	f1a4 0904 	sub.w	r9, r4, #4
 8009616:	f844 3c04 	str.w	r3, [r4, #-4]
 800961a:	f8cd b008 	str.w	fp, [sp, #8]
 800961e:	464c      	mov	r4, r9
 8009620:	461d      	mov	r5, r3
 8009622:	9903      	ldr	r1, [sp, #12]
 8009624:	e7d7      	b.n	80095d6 <__hexnan+0x2e>
 8009626:	2a29      	cmp	r2, #41	@ 0x29
 8009628:	d157      	bne.n	80096da <__hexnan+0x132>
 800962a:	3102      	adds	r1, #2
 800962c:	f8ca 1000 	str.w	r1, [sl]
 8009630:	f1bb 0f00 	cmp.w	fp, #0
 8009634:	d051      	beq.n	80096da <__hexnan+0x132>
 8009636:	454c      	cmp	r4, r9
 8009638:	d206      	bcs.n	8009648 <__hexnan+0xa0>
 800963a:	2d07      	cmp	r5, #7
 800963c:	dc04      	bgt.n	8009648 <__hexnan+0xa0>
 800963e:	462a      	mov	r2, r5
 8009640:	4649      	mov	r1, r9
 8009642:	4620      	mov	r0, r4
 8009644:	f7ff ff8a 	bl	800955c <L_shift>
 8009648:	4544      	cmp	r4, r8
 800964a:	d936      	bls.n	80096ba <__hexnan+0x112>
 800964c:	f1a8 0204 	sub.w	r2, r8, #4
 8009650:	4623      	mov	r3, r4
 8009652:	f853 1b04 	ldr.w	r1, [r3], #4
 8009656:	f842 1f04 	str.w	r1, [r2, #4]!
 800965a:	429f      	cmp	r7, r3
 800965c:	d2f9      	bcs.n	8009652 <__hexnan+0xaa>
 800965e:	1b3b      	subs	r3, r7, r4
 8009660:	f023 0303 	bic.w	r3, r3, #3
 8009664:	3304      	adds	r3, #4
 8009666:	3401      	adds	r4, #1
 8009668:	3e03      	subs	r6, #3
 800966a:	42b4      	cmp	r4, r6
 800966c:	bf88      	it	hi
 800966e:	2304      	movhi	r3, #4
 8009670:	4443      	add	r3, r8
 8009672:	2200      	movs	r2, #0
 8009674:	f843 2b04 	str.w	r2, [r3], #4
 8009678:	429f      	cmp	r7, r3
 800967a:	d2fb      	bcs.n	8009674 <__hexnan+0xcc>
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	b91b      	cbnz	r3, 8009688 <__hexnan+0xe0>
 8009680:	4547      	cmp	r7, r8
 8009682:	d128      	bne.n	80096d6 <__hexnan+0x12e>
 8009684:	2301      	movs	r3, #1
 8009686:	603b      	str	r3, [r7, #0]
 8009688:	2005      	movs	r0, #5
 800968a:	b007      	add	sp, #28
 800968c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009690:	3501      	adds	r5, #1
 8009692:	2d08      	cmp	r5, #8
 8009694:	f10b 0b01 	add.w	fp, fp, #1
 8009698:	dd06      	ble.n	80096a8 <__hexnan+0x100>
 800969a:	4544      	cmp	r4, r8
 800969c:	d9c1      	bls.n	8009622 <__hexnan+0x7a>
 800969e:	2300      	movs	r3, #0
 80096a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80096a4:	2501      	movs	r5, #1
 80096a6:	3c04      	subs	r4, #4
 80096a8:	6822      	ldr	r2, [r4, #0]
 80096aa:	f000 000f 	and.w	r0, r0, #15
 80096ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80096b2:	6020      	str	r0, [r4, #0]
 80096b4:	e7b5      	b.n	8009622 <__hexnan+0x7a>
 80096b6:	2508      	movs	r5, #8
 80096b8:	e7b3      	b.n	8009622 <__hexnan+0x7a>
 80096ba:	9b01      	ldr	r3, [sp, #4]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d0dd      	beq.n	800967c <__hexnan+0xd4>
 80096c0:	f1c3 0320 	rsb	r3, r3, #32
 80096c4:	f04f 32ff 	mov.w	r2, #4294967295
 80096c8:	40da      	lsrs	r2, r3
 80096ca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80096ce:	4013      	ands	r3, r2
 80096d0:	f846 3c04 	str.w	r3, [r6, #-4]
 80096d4:	e7d2      	b.n	800967c <__hexnan+0xd4>
 80096d6:	3f04      	subs	r7, #4
 80096d8:	e7d0      	b.n	800967c <__hexnan+0xd4>
 80096da:	2004      	movs	r0, #4
 80096dc:	e7d5      	b.n	800968a <__hexnan+0xe2>

080096de <__ascii_mbtowc>:
 80096de:	b082      	sub	sp, #8
 80096e0:	b901      	cbnz	r1, 80096e4 <__ascii_mbtowc+0x6>
 80096e2:	a901      	add	r1, sp, #4
 80096e4:	b142      	cbz	r2, 80096f8 <__ascii_mbtowc+0x1a>
 80096e6:	b14b      	cbz	r3, 80096fc <__ascii_mbtowc+0x1e>
 80096e8:	7813      	ldrb	r3, [r2, #0]
 80096ea:	600b      	str	r3, [r1, #0]
 80096ec:	7812      	ldrb	r2, [r2, #0]
 80096ee:	1e10      	subs	r0, r2, #0
 80096f0:	bf18      	it	ne
 80096f2:	2001      	movne	r0, #1
 80096f4:	b002      	add	sp, #8
 80096f6:	4770      	bx	lr
 80096f8:	4610      	mov	r0, r2
 80096fa:	e7fb      	b.n	80096f4 <__ascii_mbtowc+0x16>
 80096fc:	f06f 0001 	mvn.w	r0, #1
 8009700:	e7f8      	b.n	80096f4 <__ascii_mbtowc+0x16>

08009702 <_realloc_r>:
 8009702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009706:	4607      	mov	r7, r0
 8009708:	4614      	mov	r4, r2
 800970a:	460d      	mov	r5, r1
 800970c:	b921      	cbnz	r1, 8009718 <_realloc_r+0x16>
 800970e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009712:	4611      	mov	r1, r2
 8009714:	f7fd be68 	b.w	80073e8 <_malloc_r>
 8009718:	b92a      	cbnz	r2, 8009726 <_realloc_r+0x24>
 800971a:	f7fd fdf1 	bl	8007300 <_free_r>
 800971e:	4625      	mov	r5, r4
 8009720:	4628      	mov	r0, r5
 8009722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009726:	f000 f840 	bl	80097aa <_malloc_usable_size_r>
 800972a:	4284      	cmp	r4, r0
 800972c:	4606      	mov	r6, r0
 800972e:	d802      	bhi.n	8009736 <_realloc_r+0x34>
 8009730:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009734:	d8f4      	bhi.n	8009720 <_realloc_r+0x1e>
 8009736:	4621      	mov	r1, r4
 8009738:	4638      	mov	r0, r7
 800973a:	f7fd fe55 	bl	80073e8 <_malloc_r>
 800973e:	4680      	mov	r8, r0
 8009740:	b908      	cbnz	r0, 8009746 <_realloc_r+0x44>
 8009742:	4645      	mov	r5, r8
 8009744:	e7ec      	b.n	8009720 <_realloc_r+0x1e>
 8009746:	42b4      	cmp	r4, r6
 8009748:	4622      	mov	r2, r4
 800974a:	4629      	mov	r1, r5
 800974c:	bf28      	it	cs
 800974e:	4632      	movcs	r2, r6
 8009750:	f7ff fc44 	bl	8008fdc <memcpy>
 8009754:	4629      	mov	r1, r5
 8009756:	4638      	mov	r0, r7
 8009758:	f7fd fdd2 	bl	8007300 <_free_r>
 800975c:	e7f1      	b.n	8009742 <_realloc_r+0x40>

0800975e <__ascii_wctomb>:
 800975e:	4603      	mov	r3, r0
 8009760:	4608      	mov	r0, r1
 8009762:	b141      	cbz	r1, 8009776 <__ascii_wctomb+0x18>
 8009764:	2aff      	cmp	r2, #255	@ 0xff
 8009766:	d904      	bls.n	8009772 <__ascii_wctomb+0x14>
 8009768:	228a      	movs	r2, #138	@ 0x8a
 800976a:	601a      	str	r2, [r3, #0]
 800976c:	f04f 30ff 	mov.w	r0, #4294967295
 8009770:	4770      	bx	lr
 8009772:	700a      	strb	r2, [r1, #0]
 8009774:	2001      	movs	r0, #1
 8009776:	4770      	bx	lr

08009778 <fiprintf>:
 8009778:	b40e      	push	{r1, r2, r3}
 800977a:	b503      	push	{r0, r1, lr}
 800977c:	4601      	mov	r1, r0
 800977e:	ab03      	add	r3, sp, #12
 8009780:	4805      	ldr	r0, [pc, #20]	@ (8009798 <fiprintf+0x20>)
 8009782:	f853 2b04 	ldr.w	r2, [r3], #4
 8009786:	6800      	ldr	r0, [r0, #0]
 8009788:	9301      	str	r3, [sp, #4]
 800978a:	f000 f83f 	bl	800980c <_vfiprintf_r>
 800978e:	b002      	add	sp, #8
 8009790:	f85d eb04 	ldr.w	lr, [sp], #4
 8009794:	b003      	add	sp, #12
 8009796:	4770      	bx	lr
 8009798:	2000001c 	.word	0x2000001c

0800979c <abort>:
 800979c:	b508      	push	{r3, lr}
 800979e:	2006      	movs	r0, #6
 80097a0:	f000 fa08 	bl	8009bb4 <raise>
 80097a4:	2001      	movs	r0, #1
 80097a6:	f7f8 f983 	bl	8001ab0 <_exit>

080097aa <_malloc_usable_size_r>:
 80097aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097ae:	1f18      	subs	r0, r3, #4
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	bfbc      	itt	lt
 80097b4:	580b      	ldrlt	r3, [r1, r0]
 80097b6:	18c0      	addlt	r0, r0, r3
 80097b8:	4770      	bx	lr

080097ba <__sfputc_r>:
 80097ba:	6893      	ldr	r3, [r2, #8]
 80097bc:	3b01      	subs	r3, #1
 80097be:	2b00      	cmp	r3, #0
 80097c0:	b410      	push	{r4}
 80097c2:	6093      	str	r3, [r2, #8]
 80097c4:	da08      	bge.n	80097d8 <__sfputc_r+0x1e>
 80097c6:	6994      	ldr	r4, [r2, #24]
 80097c8:	42a3      	cmp	r3, r4
 80097ca:	db01      	blt.n	80097d0 <__sfputc_r+0x16>
 80097cc:	290a      	cmp	r1, #10
 80097ce:	d103      	bne.n	80097d8 <__sfputc_r+0x1e>
 80097d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097d4:	f000 b932 	b.w	8009a3c <__swbuf_r>
 80097d8:	6813      	ldr	r3, [r2, #0]
 80097da:	1c58      	adds	r0, r3, #1
 80097dc:	6010      	str	r0, [r2, #0]
 80097de:	7019      	strb	r1, [r3, #0]
 80097e0:	4608      	mov	r0, r1
 80097e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097e6:	4770      	bx	lr

080097e8 <__sfputs_r>:
 80097e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ea:	4606      	mov	r6, r0
 80097ec:	460f      	mov	r7, r1
 80097ee:	4614      	mov	r4, r2
 80097f0:	18d5      	adds	r5, r2, r3
 80097f2:	42ac      	cmp	r4, r5
 80097f4:	d101      	bne.n	80097fa <__sfputs_r+0x12>
 80097f6:	2000      	movs	r0, #0
 80097f8:	e007      	b.n	800980a <__sfputs_r+0x22>
 80097fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097fe:	463a      	mov	r2, r7
 8009800:	4630      	mov	r0, r6
 8009802:	f7ff ffda 	bl	80097ba <__sfputc_r>
 8009806:	1c43      	adds	r3, r0, #1
 8009808:	d1f3      	bne.n	80097f2 <__sfputs_r+0xa>
 800980a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800980c <_vfiprintf_r>:
 800980c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009810:	460d      	mov	r5, r1
 8009812:	b09d      	sub	sp, #116	@ 0x74
 8009814:	4614      	mov	r4, r2
 8009816:	4698      	mov	r8, r3
 8009818:	4606      	mov	r6, r0
 800981a:	b118      	cbz	r0, 8009824 <_vfiprintf_r+0x18>
 800981c:	6a03      	ldr	r3, [r0, #32]
 800981e:	b90b      	cbnz	r3, 8009824 <_vfiprintf_r+0x18>
 8009820:	f7fc fdf2 	bl	8006408 <__sinit>
 8009824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009826:	07d9      	lsls	r1, r3, #31
 8009828:	d405      	bmi.n	8009836 <_vfiprintf_r+0x2a>
 800982a:	89ab      	ldrh	r3, [r5, #12]
 800982c:	059a      	lsls	r2, r3, #22
 800982e:	d402      	bmi.n	8009836 <_vfiprintf_r+0x2a>
 8009830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009832:	f7fc ff02 	bl	800663a <__retarget_lock_acquire_recursive>
 8009836:	89ab      	ldrh	r3, [r5, #12]
 8009838:	071b      	lsls	r3, r3, #28
 800983a:	d501      	bpl.n	8009840 <_vfiprintf_r+0x34>
 800983c:	692b      	ldr	r3, [r5, #16]
 800983e:	b99b      	cbnz	r3, 8009868 <_vfiprintf_r+0x5c>
 8009840:	4629      	mov	r1, r5
 8009842:	4630      	mov	r0, r6
 8009844:	f000 f938 	bl	8009ab8 <__swsetup_r>
 8009848:	b170      	cbz	r0, 8009868 <_vfiprintf_r+0x5c>
 800984a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800984c:	07dc      	lsls	r4, r3, #31
 800984e:	d504      	bpl.n	800985a <_vfiprintf_r+0x4e>
 8009850:	f04f 30ff 	mov.w	r0, #4294967295
 8009854:	b01d      	add	sp, #116	@ 0x74
 8009856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985a:	89ab      	ldrh	r3, [r5, #12]
 800985c:	0598      	lsls	r0, r3, #22
 800985e:	d4f7      	bmi.n	8009850 <_vfiprintf_r+0x44>
 8009860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009862:	f7fc feeb 	bl	800663c <__retarget_lock_release_recursive>
 8009866:	e7f3      	b.n	8009850 <_vfiprintf_r+0x44>
 8009868:	2300      	movs	r3, #0
 800986a:	9309      	str	r3, [sp, #36]	@ 0x24
 800986c:	2320      	movs	r3, #32
 800986e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009872:	f8cd 800c 	str.w	r8, [sp, #12]
 8009876:	2330      	movs	r3, #48	@ 0x30
 8009878:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a28 <_vfiprintf_r+0x21c>
 800987c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009880:	f04f 0901 	mov.w	r9, #1
 8009884:	4623      	mov	r3, r4
 8009886:	469a      	mov	sl, r3
 8009888:	f813 2b01 	ldrb.w	r2, [r3], #1
 800988c:	b10a      	cbz	r2, 8009892 <_vfiprintf_r+0x86>
 800988e:	2a25      	cmp	r2, #37	@ 0x25
 8009890:	d1f9      	bne.n	8009886 <_vfiprintf_r+0x7a>
 8009892:	ebba 0b04 	subs.w	fp, sl, r4
 8009896:	d00b      	beq.n	80098b0 <_vfiprintf_r+0xa4>
 8009898:	465b      	mov	r3, fp
 800989a:	4622      	mov	r2, r4
 800989c:	4629      	mov	r1, r5
 800989e:	4630      	mov	r0, r6
 80098a0:	f7ff ffa2 	bl	80097e8 <__sfputs_r>
 80098a4:	3001      	adds	r0, #1
 80098a6:	f000 80a7 	beq.w	80099f8 <_vfiprintf_r+0x1ec>
 80098aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098ac:	445a      	add	r2, fp
 80098ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80098b0:	f89a 3000 	ldrb.w	r3, [sl]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	f000 809f 	beq.w	80099f8 <_vfiprintf_r+0x1ec>
 80098ba:	2300      	movs	r3, #0
 80098bc:	f04f 32ff 	mov.w	r2, #4294967295
 80098c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098c4:	f10a 0a01 	add.w	sl, sl, #1
 80098c8:	9304      	str	r3, [sp, #16]
 80098ca:	9307      	str	r3, [sp, #28]
 80098cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80098d2:	4654      	mov	r4, sl
 80098d4:	2205      	movs	r2, #5
 80098d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098da:	4853      	ldr	r0, [pc, #332]	@ (8009a28 <_vfiprintf_r+0x21c>)
 80098dc:	f7f6 fcd8 	bl	8000290 <memchr>
 80098e0:	9a04      	ldr	r2, [sp, #16]
 80098e2:	b9d8      	cbnz	r0, 800991c <_vfiprintf_r+0x110>
 80098e4:	06d1      	lsls	r1, r2, #27
 80098e6:	bf44      	itt	mi
 80098e8:	2320      	movmi	r3, #32
 80098ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098ee:	0713      	lsls	r3, r2, #28
 80098f0:	bf44      	itt	mi
 80098f2:	232b      	movmi	r3, #43	@ 0x2b
 80098f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098f8:	f89a 3000 	ldrb.w	r3, [sl]
 80098fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80098fe:	d015      	beq.n	800992c <_vfiprintf_r+0x120>
 8009900:	9a07      	ldr	r2, [sp, #28]
 8009902:	4654      	mov	r4, sl
 8009904:	2000      	movs	r0, #0
 8009906:	f04f 0c0a 	mov.w	ip, #10
 800990a:	4621      	mov	r1, r4
 800990c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009910:	3b30      	subs	r3, #48	@ 0x30
 8009912:	2b09      	cmp	r3, #9
 8009914:	d94b      	bls.n	80099ae <_vfiprintf_r+0x1a2>
 8009916:	b1b0      	cbz	r0, 8009946 <_vfiprintf_r+0x13a>
 8009918:	9207      	str	r2, [sp, #28]
 800991a:	e014      	b.n	8009946 <_vfiprintf_r+0x13a>
 800991c:	eba0 0308 	sub.w	r3, r0, r8
 8009920:	fa09 f303 	lsl.w	r3, r9, r3
 8009924:	4313      	orrs	r3, r2
 8009926:	9304      	str	r3, [sp, #16]
 8009928:	46a2      	mov	sl, r4
 800992a:	e7d2      	b.n	80098d2 <_vfiprintf_r+0xc6>
 800992c:	9b03      	ldr	r3, [sp, #12]
 800992e:	1d19      	adds	r1, r3, #4
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	9103      	str	r1, [sp, #12]
 8009934:	2b00      	cmp	r3, #0
 8009936:	bfbb      	ittet	lt
 8009938:	425b      	neglt	r3, r3
 800993a:	f042 0202 	orrlt.w	r2, r2, #2
 800993e:	9307      	strge	r3, [sp, #28]
 8009940:	9307      	strlt	r3, [sp, #28]
 8009942:	bfb8      	it	lt
 8009944:	9204      	strlt	r2, [sp, #16]
 8009946:	7823      	ldrb	r3, [r4, #0]
 8009948:	2b2e      	cmp	r3, #46	@ 0x2e
 800994a:	d10a      	bne.n	8009962 <_vfiprintf_r+0x156>
 800994c:	7863      	ldrb	r3, [r4, #1]
 800994e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009950:	d132      	bne.n	80099b8 <_vfiprintf_r+0x1ac>
 8009952:	9b03      	ldr	r3, [sp, #12]
 8009954:	1d1a      	adds	r2, r3, #4
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	9203      	str	r2, [sp, #12]
 800995a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800995e:	3402      	adds	r4, #2
 8009960:	9305      	str	r3, [sp, #20]
 8009962:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a38 <_vfiprintf_r+0x22c>
 8009966:	7821      	ldrb	r1, [r4, #0]
 8009968:	2203      	movs	r2, #3
 800996a:	4650      	mov	r0, sl
 800996c:	f7f6 fc90 	bl	8000290 <memchr>
 8009970:	b138      	cbz	r0, 8009982 <_vfiprintf_r+0x176>
 8009972:	9b04      	ldr	r3, [sp, #16]
 8009974:	eba0 000a 	sub.w	r0, r0, sl
 8009978:	2240      	movs	r2, #64	@ 0x40
 800997a:	4082      	lsls	r2, r0
 800997c:	4313      	orrs	r3, r2
 800997e:	3401      	adds	r4, #1
 8009980:	9304      	str	r3, [sp, #16]
 8009982:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009986:	4829      	ldr	r0, [pc, #164]	@ (8009a2c <_vfiprintf_r+0x220>)
 8009988:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800998c:	2206      	movs	r2, #6
 800998e:	f7f6 fc7f 	bl	8000290 <memchr>
 8009992:	2800      	cmp	r0, #0
 8009994:	d03f      	beq.n	8009a16 <_vfiprintf_r+0x20a>
 8009996:	4b26      	ldr	r3, [pc, #152]	@ (8009a30 <_vfiprintf_r+0x224>)
 8009998:	bb1b      	cbnz	r3, 80099e2 <_vfiprintf_r+0x1d6>
 800999a:	9b03      	ldr	r3, [sp, #12]
 800999c:	3307      	adds	r3, #7
 800999e:	f023 0307 	bic.w	r3, r3, #7
 80099a2:	3308      	adds	r3, #8
 80099a4:	9303      	str	r3, [sp, #12]
 80099a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099a8:	443b      	add	r3, r7
 80099aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ac:	e76a      	b.n	8009884 <_vfiprintf_r+0x78>
 80099ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80099b2:	460c      	mov	r4, r1
 80099b4:	2001      	movs	r0, #1
 80099b6:	e7a8      	b.n	800990a <_vfiprintf_r+0xfe>
 80099b8:	2300      	movs	r3, #0
 80099ba:	3401      	adds	r4, #1
 80099bc:	9305      	str	r3, [sp, #20]
 80099be:	4619      	mov	r1, r3
 80099c0:	f04f 0c0a 	mov.w	ip, #10
 80099c4:	4620      	mov	r0, r4
 80099c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099ca:	3a30      	subs	r2, #48	@ 0x30
 80099cc:	2a09      	cmp	r2, #9
 80099ce:	d903      	bls.n	80099d8 <_vfiprintf_r+0x1cc>
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d0c6      	beq.n	8009962 <_vfiprintf_r+0x156>
 80099d4:	9105      	str	r1, [sp, #20]
 80099d6:	e7c4      	b.n	8009962 <_vfiprintf_r+0x156>
 80099d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80099dc:	4604      	mov	r4, r0
 80099de:	2301      	movs	r3, #1
 80099e0:	e7f0      	b.n	80099c4 <_vfiprintf_r+0x1b8>
 80099e2:	ab03      	add	r3, sp, #12
 80099e4:	9300      	str	r3, [sp, #0]
 80099e6:	462a      	mov	r2, r5
 80099e8:	4b12      	ldr	r3, [pc, #72]	@ (8009a34 <_vfiprintf_r+0x228>)
 80099ea:	a904      	add	r1, sp, #16
 80099ec:	4630      	mov	r0, r6
 80099ee:	f7fb febb 	bl	8005768 <_printf_float>
 80099f2:	4607      	mov	r7, r0
 80099f4:	1c78      	adds	r0, r7, #1
 80099f6:	d1d6      	bne.n	80099a6 <_vfiprintf_r+0x19a>
 80099f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099fa:	07d9      	lsls	r1, r3, #31
 80099fc:	d405      	bmi.n	8009a0a <_vfiprintf_r+0x1fe>
 80099fe:	89ab      	ldrh	r3, [r5, #12]
 8009a00:	059a      	lsls	r2, r3, #22
 8009a02:	d402      	bmi.n	8009a0a <_vfiprintf_r+0x1fe>
 8009a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a06:	f7fc fe19 	bl	800663c <__retarget_lock_release_recursive>
 8009a0a:	89ab      	ldrh	r3, [r5, #12]
 8009a0c:	065b      	lsls	r3, r3, #25
 8009a0e:	f53f af1f 	bmi.w	8009850 <_vfiprintf_r+0x44>
 8009a12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a14:	e71e      	b.n	8009854 <_vfiprintf_r+0x48>
 8009a16:	ab03      	add	r3, sp, #12
 8009a18:	9300      	str	r3, [sp, #0]
 8009a1a:	462a      	mov	r2, r5
 8009a1c:	4b05      	ldr	r3, [pc, #20]	@ (8009a34 <_vfiprintf_r+0x228>)
 8009a1e:	a904      	add	r1, sp, #16
 8009a20:	4630      	mov	r0, r6
 8009a22:	f7fc f939 	bl	8005c98 <_printf_i>
 8009a26:	e7e4      	b.n	80099f2 <_vfiprintf_r+0x1e6>
 8009a28:	0800dd81 	.word	0x0800dd81
 8009a2c:	0800dd8b 	.word	0x0800dd8b
 8009a30:	08005769 	.word	0x08005769
 8009a34:	080097e9 	.word	0x080097e9
 8009a38:	0800dd87 	.word	0x0800dd87

08009a3c <__swbuf_r>:
 8009a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a3e:	460e      	mov	r6, r1
 8009a40:	4614      	mov	r4, r2
 8009a42:	4605      	mov	r5, r0
 8009a44:	b118      	cbz	r0, 8009a4e <__swbuf_r+0x12>
 8009a46:	6a03      	ldr	r3, [r0, #32]
 8009a48:	b90b      	cbnz	r3, 8009a4e <__swbuf_r+0x12>
 8009a4a:	f7fc fcdd 	bl	8006408 <__sinit>
 8009a4e:	69a3      	ldr	r3, [r4, #24]
 8009a50:	60a3      	str	r3, [r4, #8]
 8009a52:	89a3      	ldrh	r3, [r4, #12]
 8009a54:	071a      	lsls	r2, r3, #28
 8009a56:	d501      	bpl.n	8009a5c <__swbuf_r+0x20>
 8009a58:	6923      	ldr	r3, [r4, #16]
 8009a5a:	b943      	cbnz	r3, 8009a6e <__swbuf_r+0x32>
 8009a5c:	4621      	mov	r1, r4
 8009a5e:	4628      	mov	r0, r5
 8009a60:	f000 f82a 	bl	8009ab8 <__swsetup_r>
 8009a64:	b118      	cbz	r0, 8009a6e <__swbuf_r+0x32>
 8009a66:	f04f 37ff 	mov.w	r7, #4294967295
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	6922      	ldr	r2, [r4, #16]
 8009a72:	1a98      	subs	r0, r3, r2
 8009a74:	6963      	ldr	r3, [r4, #20]
 8009a76:	b2f6      	uxtb	r6, r6
 8009a78:	4283      	cmp	r3, r0
 8009a7a:	4637      	mov	r7, r6
 8009a7c:	dc05      	bgt.n	8009a8a <__swbuf_r+0x4e>
 8009a7e:	4621      	mov	r1, r4
 8009a80:	4628      	mov	r0, r5
 8009a82:	f7ff fa47 	bl	8008f14 <_fflush_r>
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d1ed      	bne.n	8009a66 <__swbuf_r+0x2a>
 8009a8a:	68a3      	ldr	r3, [r4, #8]
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	60a3      	str	r3, [r4, #8]
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	1c5a      	adds	r2, r3, #1
 8009a94:	6022      	str	r2, [r4, #0]
 8009a96:	701e      	strb	r6, [r3, #0]
 8009a98:	6962      	ldr	r2, [r4, #20]
 8009a9a:	1c43      	adds	r3, r0, #1
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d004      	beq.n	8009aaa <__swbuf_r+0x6e>
 8009aa0:	89a3      	ldrh	r3, [r4, #12]
 8009aa2:	07db      	lsls	r3, r3, #31
 8009aa4:	d5e1      	bpl.n	8009a6a <__swbuf_r+0x2e>
 8009aa6:	2e0a      	cmp	r6, #10
 8009aa8:	d1df      	bne.n	8009a6a <__swbuf_r+0x2e>
 8009aaa:	4621      	mov	r1, r4
 8009aac:	4628      	mov	r0, r5
 8009aae:	f7ff fa31 	bl	8008f14 <_fflush_r>
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	d0d9      	beq.n	8009a6a <__swbuf_r+0x2e>
 8009ab6:	e7d6      	b.n	8009a66 <__swbuf_r+0x2a>

08009ab8 <__swsetup_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4b29      	ldr	r3, [pc, #164]	@ (8009b60 <__swsetup_r+0xa8>)
 8009abc:	4605      	mov	r5, r0
 8009abe:	6818      	ldr	r0, [r3, #0]
 8009ac0:	460c      	mov	r4, r1
 8009ac2:	b118      	cbz	r0, 8009acc <__swsetup_r+0x14>
 8009ac4:	6a03      	ldr	r3, [r0, #32]
 8009ac6:	b90b      	cbnz	r3, 8009acc <__swsetup_r+0x14>
 8009ac8:	f7fc fc9e 	bl	8006408 <__sinit>
 8009acc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ad0:	0719      	lsls	r1, r3, #28
 8009ad2:	d422      	bmi.n	8009b1a <__swsetup_r+0x62>
 8009ad4:	06da      	lsls	r2, r3, #27
 8009ad6:	d407      	bmi.n	8009ae8 <__swsetup_r+0x30>
 8009ad8:	2209      	movs	r2, #9
 8009ada:	602a      	str	r2, [r5, #0]
 8009adc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ae0:	81a3      	strh	r3, [r4, #12]
 8009ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae6:	e033      	b.n	8009b50 <__swsetup_r+0x98>
 8009ae8:	0758      	lsls	r0, r3, #29
 8009aea:	d512      	bpl.n	8009b12 <__swsetup_r+0x5a>
 8009aec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009aee:	b141      	cbz	r1, 8009b02 <__swsetup_r+0x4a>
 8009af0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009af4:	4299      	cmp	r1, r3
 8009af6:	d002      	beq.n	8009afe <__swsetup_r+0x46>
 8009af8:	4628      	mov	r0, r5
 8009afa:	f7fd fc01 	bl	8007300 <_free_r>
 8009afe:	2300      	movs	r3, #0
 8009b00:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b02:	89a3      	ldrh	r3, [r4, #12]
 8009b04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009b08:	81a3      	strh	r3, [r4, #12]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	6063      	str	r3, [r4, #4]
 8009b0e:	6923      	ldr	r3, [r4, #16]
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	89a3      	ldrh	r3, [r4, #12]
 8009b14:	f043 0308 	orr.w	r3, r3, #8
 8009b18:	81a3      	strh	r3, [r4, #12]
 8009b1a:	6923      	ldr	r3, [r4, #16]
 8009b1c:	b94b      	cbnz	r3, 8009b32 <__swsetup_r+0x7a>
 8009b1e:	89a3      	ldrh	r3, [r4, #12]
 8009b20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b28:	d003      	beq.n	8009b32 <__swsetup_r+0x7a>
 8009b2a:	4621      	mov	r1, r4
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	f000 f883 	bl	8009c38 <__smakebuf_r>
 8009b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b36:	f013 0201 	ands.w	r2, r3, #1
 8009b3a:	d00a      	beq.n	8009b52 <__swsetup_r+0x9a>
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	60a2      	str	r2, [r4, #8]
 8009b40:	6962      	ldr	r2, [r4, #20]
 8009b42:	4252      	negs	r2, r2
 8009b44:	61a2      	str	r2, [r4, #24]
 8009b46:	6922      	ldr	r2, [r4, #16]
 8009b48:	b942      	cbnz	r2, 8009b5c <__swsetup_r+0xa4>
 8009b4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009b4e:	d1c5      	bne.n	8009adc <__swsetup_r+0x24>
 8009b50:	bd38      	pop	{r3, r4, r5, pc}
 8009b52:	0799      	lsls	r1, r3, #30
 8009b54:	bf58      	it	pl
 8009b56:	6962      	ldrpl	r2, [r4, #20]
 8009b58:	60a2      	str	r2, [r4, #8]
 8009b5a:	e7f4      	b.n	8009b46 <__swsetup_r+0x8e>
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	e7f7      	b.n	8009b50 <__swsetup_r+0x98>
 8009b60:	2000001c 	.word	0x2000001c

08009b64 <_raise_r>:
 8009b64:	291f      	cmp	r1, #31
 8009b66:	b538      	push	{r3, r4, r5, lr}
 8009b68:	4605      	mov	r5, r0
 8009b6a:	460c      	mov	r4, r1
 8009b6c:	d904      	bls.n	8009b78 <_raise_r+0x14>
 8009b6e:	2316      	movs	r3, #22
 8009b70:	6003      	str	r3, [r0, #0]
 8009b72:	f04f 30ff 	mov.w	r0, #4294967295
 8009b76:	bd38      	pop	{r3, r4, r5, pc}
 8009b78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009b7a:	b112      	cbz	r2, 8009b82 <_raise_r+0x1e>
 8009b7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b80:	b94b      	cbnz	r3, 8009b96 <_raise_r+0x32>
 8009b82:	4628      	mov	r0, r5
 8009b84:	f000 f830 	bl	8009be8 <_getpid_r>
 8009b88:	4622      	mov	r2, r4
 8009b8a:	4601      	mov	r1, r0
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b92:	f000 b817 	b.w	8009bc4 <_kill_r>
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d00a      	beq.n	8009bb0 <_raise_r+0x4c>
 8009b9a:	1c59      	adds	r1, r3, #1
 8009b9c:	d103      	bne.n	8009ba6 <_raise_r+0x42>
 8009b9e:	2316      	movs	r3, #22
 8009ba0:	6003      	str	r3, [r0, #0]
 8009ba2:	2001      	movs	r0, #1
 8009ba4:	e7e7      	b.n	8009b76 <_raise_r+0x12>
 8009ba6:	2100      	movs	r1, #0
 8009ba8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009bac:	4620      	mov	r0, r4
 8009bae:	4798      	blx	r3
 8009bb0:	2000      	movs	r0, #0
 8009bb2:	e7e0      	b.n	8009b76 <_raise_r+0x12>

08009bb4 <raise>:
 8009bb4:	4b02      	ldr	r3, [pc, #8]	@ (8009bc0 <raise+0xc>)
 8009bb6:	4601      	mov	r1, r0
 8009bb8:	6818      	ldr	r0, [r3, #0]
 8009bba:	f7ff bfd3 	b.w	8009b64 <_raise_r>
 8009bbe:	bf00      	nop
 8009bc0:	2000001c 	.word	0x2000001c

08009bc4 <_kill_r>:
 8009bc4:	b538      	push	{r3, r4, r5, lr}
 8009bc6:	4d07      	ldr	r5, [pc, #28]	@ (8009be4 <_kill_r+0x20>)
 8009bc8:	2300      	movs	r3, #0
 8009bca:	4604      	mov	r4, r0
 8009bcc:	4608      	mov	r0, r1
 8009bce:	4611      	mov	r1, r2
 8009bd0:	602b      	str	r3, [r5, #0]
 8009bd2:	f7f7 ff5d 	bl	8001a90 <_kill>
 8009bd6:	1c43      	adds	r3, r0, #1
 8009bd8:	d102      	bne.n	8009be0 <_kill_r+0x1c>
 8009bda:	682b      	ldr	r3, [r5, #0]
 8009bdc:	b103      	cbz	r3, 8009be0 <_kill_r+0x1c>
 8009bde:	6023      	str	r3, [r4, #0]
 8009be0:	bd38      	pop	{r3, r4, r5, pc}
 8009be2:	bf00      	nop
 8009be4:	200048ac 	.word	0x200048ac

08009be8 <_getpid_r>:
 8009be8:	f7f7 bf4a 	b.w	8001a80 <_getpid>

08009bec <__swhatbuf_r>:
 8009bec:	b570      	push	{r4, r5, r6, lr}
 8009bee:	460c      	mov	r4, r1
 8009bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bf4:	2900      	cmp	r1, #0
 8009bf6:	b096      	sub	sp, #88	@ 0x58
 8009bf8:	4615      	mov	r5, r2
 8009bfa:	461e      	mov	r6, r3
 8009bfc:	da0d      	bge.n	8009c1a <__swhatbuf_r+0x2e>
 8009bfe:	89a3      	ldrh	r3, [r4, #12]
 8009c00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009c04:	f04f 0100 	mov.w	r1, #0
 8009c08:	bf14      	ite	ne
 8009c0a:	2340      	movne	r3, #64	@ 0x40
 8009c0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009c10:	2000      	movs	r0, #0
 8009c12:	6031      	str	r1, [r6, #0]
 8009c14:	602b      	str	r3, [r5, #0]
 8009c16:	b016      	add	sp, #88	@ 0x58
 8009c18:	bd70      	pop	{r4, r5, r6, pc}
 8009c1a:	466a      	mov	r2, sp
 8009c1c:	f000 f848 	bl	8009cb0 <_fstat_r>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	dbec      	blt.n	8009bfe <__swhatbuf_r+0x12>
 8009c24:	9901      	ldr	r1, [sp, #4]
 8009c26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009c2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009c2e:	4259      	negs	r1, r3
 8009c30:	4159      	adcs	r1, r3
 8009c32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c36:	e7eb      	b.n	8009c10 <__swhatbuf_r+0x24>

08009c38 <__smakebuf_r>:
 8009c38:	898b      	ldrh	r3, [r1, #12]
 8009c3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c3c:	079d      	lsls	r5, r3, #30
 8009c3e:	4606      	mov	r6, r0
 8009c40:	460c      	mov	r4, r1
 8009c42:	d507      	bpl.n	8009c54 <__smakebuf_r+0x1c>
 8009c44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009c48:	6023      	str	r3, [r4, #0]
 8009c4a:	6123      	str	r3, [r4, #16]
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	6163      	str	r3, [r4, #20]
 8009c50:	b003      	add	sp, #12
 8009c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c54:	ab01      	add	r3, sp, #4
 8009c56:	466a      	mov	r2, sp
 8009c58:	f7ff ffc8 	bl	8009bec <__swhatbuf_r>
 8009c5c:	9f00      	ldr	r7, [sp, #0]
 8009c5e:	4605      	mov	r5, r0
 8009c60:	4639      	mov	r1, r7
 8009c62:	4630      	mov	r0, r6
 8009c64:	f7fd fbc0 	bl	80073e8 <_malloc_r>
 8009c68:	b948      	cbnz	r0, 8009c7e <__smakebuf_r+0x46>
 8009c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c6e:	059a      	lsls	r2, r3, #22
 8009c70:	d4ee      	bmi.n	8009c50 <__smakebuf_r+0x18>
 8009c72:	f023 0303 	bic.w	r3, r3, #3
 8009c76:	f043 0302 	orr.w	r3, r3, #2
 8009c7a:	81a3      	strh	r3, [r4, #12]
 8009c7c:	e7e2      	b.n	8009c44 <__smakebuf_r+0xc>
 8009c7e:	89a3      	ldrh	r3, [r4, #12]
 8009c80:	6020      	str	r0, [r4, #0]
 8009c82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c86:	81a3      	strh	r3, [r4, #12]
 8009c88:	9b01      	ldr	r3, [sp, #4]
 8009c8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c8e:	b15b      	cbz	r3, 8009ca8 <__smakebuf_r+0x70>
 8009c90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c94:	4630      	mov	r0, r6
 8009c96:	f000 f81d 	bl	8009cd4 <_isatty_r>
 8009c9a:	b128      	cbz	r0, 8009ca8 <__smakebuf_r+0x70>
 8009c9c:	89a3      	ldrh	r3, [r4, #12]
 8009c9e:	f023 0303 	bic.w	r3, r3, #3
 8009ca2:	f043 0301 	orr.w	r3, r3, #1
 8009ca6:	81a3      	strh	r3, [r4, #12]
 8009ca8:	89a3      	ldrh	r3, [r4, #12]
 8009caa:	431d      	orrs	r5, r3
 8009cac:	81a5      	strh	r5, [r4, #12]
 8009cae:	e7cf      	b.n	8009c50 <__smakebuf_r+0x18>

08009cb0 <_fstat_r>:
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	4d07      	ldr	r5, [pc, #28]	@ (8009cd0 <_fstat_r+0x20>)
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	4608      	mov	r0, r1
 8009cba:	4611      	mov	r1, r2
 8009cbc:	602b      	str	r3, [r5, #0]
 8009cbe:	f7f7 ff47 	bl	8001b50 <_fstat>
 8009cc2:	1c43      	adds	r3, r0, #1
 8009cc4:	d102      	bne.n	8009ccc <_fstat_r+0x1c>
 8009cc6:	682b      	ldr	r3, [r5, #0]
 8009cc8:	b103      	cbz	r3, 8009ccc <_fstat_r+0x1c>
 8009cca:	6023      	str	r3, [r4, #0]
 8009ccc:	bd38      	pop	{r3, r4, r5, pc}
 8009cce:	bf00      	nop
 8009cd0:	200048ac 	.word	0x200048ac

08009cd4 <_isatty_r>:
 8009cd4:	b538      	push	{r3, r4, r5, lr}
 8009cd6:	4d06      	ldr	r5, [pc, #24]	@ (8009cf0 <_isatty_r+0x1c>)
 8009cd8:	2300      	movs	r3, #0
 8009cda:	4604      	mov	r4, r0
 8009cdc:	4608      	mov	r0, r1
 8009cde:	602b      	str	r3, [r5, #0]
 8009ce0:	f7f7 ff46 	bl	8001b70 <_isatty>
 8009ce4:	1c43      	adds	r3, r0, #1
 8009ce6:	d102      	bne.n	8009cee <_isatty_r+0x1a>
 8009ce8:	682b      	ldr	r3, [r5, #0]
 8009cea:	b103      	cbz	r3, 8009cee <_isatty_r+0x1a>
 8009cec:	6023      	str	r3, [r4, #0]
 8009cee:	bd38      	pop	{r3, r4, r5, pc}
 8009cf0:	200048ac 	.word	0x200048ac
 8009cf4:	00000000 	.word	0x00000000

08009cf8 <cos>:
 8009cf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009cfa:	ec53 2b10 	vmov	r2, r3, d0
 8009cfe:	4826      	ldr	r0, [pc, #152]	@ (8009d98 <cos+0xa0>)
 8009d00:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009d04:	4281      	cmp	r1, r0
 8009d06:	d806      	bhi.n	8009d16 <cos+0x1e>
 8009d08:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8009d90 <cos+0x98>
 8009d0c:	b005      	add	sp, #20
 8009d0e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d12:	f000 b8ad 	b.w	8009e70 <__kernel_cos>
 8009d16:	4821      	ldr	r0, [pc, #132]	@ (8009d9c <cos+0xa4>)
 8009d18:	4281      	cmp	r1, r0
 8009d1a:	d908      	bls.n	8009d2e <cos+0x36>
 8009d1c:	4610      	mov	r0, r2
 8009d1e:	4619      	mov	r1, r3
 8009d20:	f7f6 fb12 	bl	8000348 <__aeabi_dsub>
 8009d24:	ec41 0b10 	vmov	d0, r0, r1
 8009d28:	b005      	add	sp, #20
 8009d2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8009d2e:	4668      	mov	r0, sp
 8009d30:	f000 fa22 	bl	800a178 <__ieee754_rem_pio2>
 8009d34:	f000 0003 	and.w	r0, r0, #3
 8009d38:	2801      	cmp	r0, #1
 8009d3a:	d00b      	beq.n	8009d54 <cos+0x5c>
 8009d3c:	2802      	cmp	r0, #2
 8009d3e:	d015      	beq.n	8009d6c <cos+0x74>
 8009d40:	b9d8      	cbnz	r0, 8009d7a <cos+0x82>
 8009d42:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009d46:	ed9d 0b00 	vldr	d0, [sp]
 8009d4a:	f000 f891 	bl	8009e70 <__kernel_cos>
 8009d4e:	ec51 0b10 	vmov	r0, r1, d0
 8009d52:	e7e7      	b.n	8009d24 <cos+0x2c>
 8009d54:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009d58:	ed9d 0b00 	vldr	d0, [sp]
 8009d5c:	f000 f950 	bl	800a000 <__kernel_sin>
 8009d60:	ec53 2b10 	vmov	r2, r3, d0
 8009d64:	4610      	mov	r0, r2
 8009d66:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009d6a:	e7db      	b.n	8009d24 <cos+0x2c>
 8009d6c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009d70:	ed9d 0b00 	vldr	d0, [sp]
 8009d74:	f000 f87c 	bl	8009e70 <__kernel_cos>
 8009d78:	e7f2      	b.n	8009d60 <cos+0x68>
 8009d7a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009d7e:	ed9d 0b00 	vldr	d0, [sp]
 8009d82:	2001      	movs	r0, #1
 8009d84:	f000 f93c 	bl	800a000 <__kernel_sin>
 8009d88:	e7e1      	b.n	8009d4e <cos+0x56>
 8009d8a:	bf00      	nop
 8009d8c:	f3af 8000 	nop.w
	...
 8009d98:	3fe921fb 	.word	0x3fe921fb
 8009d9c:	7fefffff 	.word	0x7fefffff

08009da0 <sqrtf>:
 8009da0:	b508      	push	{r3, lr}
 8009da2:	ed2d 8b02 	vpush	{d8}
 8009da6:	eeb0 8a40 	vmov.f32	s16, s0
 8009daa:	f000 f817 	bl	8009ddc <__ieee754_sqrtf>
 8009dae:	eeb4 8a48 	vcmp.f32	s16, s16
 8009db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009db6:	d60c      	bvs.n	8009dd2 <sqrtf+0x32>
 8009db8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009dd8 <sqrtf+0x38>
 8009dbc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dc4:	d505      	bpl.n	8009dd2 <sqrtf+0x32>
 8009dc6:	f7fc fc0d 	bl	80065e4 <__errno>
 8009dca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009dce:	2321      	movs	r3, #33	@ 0x21
 8009dd0:	6003      	str	r3, [r0, #0]
 8009dd2:	ecbd 8b02 	vpop	{d8}
 8009dd6:	bd08      	pop	{r3, pc}
 8009dd8:	00000000 	.word	0x00000000

08009ddc <__ieee754_sqrtf>:
 8009ddc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009de0:	4770      	bx	lr
	...

08009de4 <round>:
 8009de4:	ec51 0b10 	vmov	r0, r1, d0
 8009de8:	b570      	push	{r4, r5, r6, lr}
 8009dea:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8009dee:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8009df2:	2a13      	cmp	r2, #19
 8009df4:	460b      	mov	r3, r1
 8009df6:	4605      	mov	r5, r0
 8009df8:	dc1b      	bgt.n	8009e32 <round+0x4e>
 8009dfa:	2a00      	cmp	r2, #0
 8009dfc:	da0b      	bge.n	8009e16 <round+0x32>
 8009dfe:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8009e02:	3201      	adds	r2, #1
 8009e04:	bf04      	itt	eq
 8009e06:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8009e0a:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8009e0e:	2200      	movs	r2, #0
 8009e10:	4619      	mov	r1, r3
 8009e12:	4610      	mov	r0, r2
 8009e14:	e015      	b.n	8009e42 <round+0x5e>
 8009e16:	4c15      	ldr	r4, [pc, #84]	@ (8009e6c <round+0x88>)
 8009e18:	4114      	asrs	r4, r2
 8009e1a:	ea04 0601 	and.w	r6, r4, r1
 8009e1e:	4306      	orrs	r6, r0
 8009e20:	d00f      	beq.n	8009e42 <round+0x5e>
 8009e22:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8009e26:	fa41 f202 	asr.w	r2, r1, r2
 8009e2a:	4413      	add	r3, r2
 8009e2c:	ea23 0304 	bic.w	r3, r3, r4
 8009e30:	e7ed      	b.n	8009e0e <round+0x2a>
 8009e32:	2a33      	cmp	r2, #51	@ 0x33
 8009e34:	dd08      	ble.n	8009e48 <round+0x64>
 8009e36:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8009e3a:	d102      	bne.n	8009e42 <round+0x5e>
 8009e3c:	4602      	mov	r2, r0
 8009e3e:	f7f6 fa85 	bl	800034c <__adddf3>
 8009e42:	ec41 0b10 	vmov	d0, r0, r1
 8009e46:	bd70      	pop	{r4, r5, r6, pc}
 8009e48:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8009e4c:	f04f 34ff 	mov.w	r4, #4294967295
 8009e50:	40f4      	lsrs	r4, r6
 8009e52:	4204      	tst	r4, r0
 8009e54:	d0f5      	beq.n	8009e42 <round+0x5e>
 8009e56:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	408a      	lsls	r2, r1
 8009e5e:	1952      	adds	r2, r2, r5
 8009e60:	bf28      	it	cs
 8009e62:	3301      	addcs	r3, #1
 8009e64:	ea22 0204 	bic.w	r2, r2, r4
 8009e68:	e7d2      	b.n	8009e10 <round+0x2c>
 8009e6a:	bf00      	nop
 8009e6c:	000fffff 	.word	0x000fffff

08009e70 <__kernel_cos>:
 8009e70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e74:	ec57 6b10 	vmov	r6, r7, d0
 8009e78:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009e7c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8009e80:	ed8d 1b00 	vstr	d1, [sp]
 8009e84:	d206      	bcs.n	8009e94 <__kernel_cos+0x24>
 8009e86:	4630      	mov	r0, r6
 8009e88:	4639      	mov	r1, r7
 8009e8a:	f7f6 fec5 	bl	8000c18 <__aeabi_d2iz>
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	f000 8088 	beq.w	8009fa4 <__kernel_cos+0x134>
 8009e94:	4632      	mov	r2, r6
 8009e96:	463b      	mov	r3, r7
 8009e98:	4630      	mov	r0, r6
 8009e9a:	4639      	mov	r1, r7
 8009e9c:	f7f6 fc0c 	bl	80006b8 <__aeabi_dmul>
 8009ea0:	4b51      	ldr	r3, [pc, #324]	@ (8009fe8 <__kernel_cos+0x178>)
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	4604      	mov	r4, r0
 8009ea6:	460d      	mov	r5, r1
 8009ea8:	f7f6 fc06 	bl	80006b8 <__aeabi_dmul>
 8009eac:	a340      	add	r3, pc, #256	@ (adr r3, 8009fb0 <__kernel_cos+0x140>)
 8009eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb2:	4682      	mov	sl, r0
 8009eb4:	468b      	mov	fp, r1
 8009eb6:	4620      	mov	r0, r4
 8009eb8:	4629      	mov	r1, r5
 8009eba:	f7f6 fbfd 	bl	80006b8 <__aeabi_dmul>
 8009ebe:	a33e      	add	r3, pc, #248	@ (adr r3, 8009fb8 <__kernel_cos+0x148>)
 8009ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec4:	f7f6 fa42 	bl	800034c <__adddf3>
 8009ec8:	4622      	mov	r2, r4
 8009eca:	462b      	mov	r3, r5
 8009ecc:	f7f6 fbf4 	bl	80006b8 <__aeabi_dmul>
 8009ed0:	a33b      	add	r3, pc, #236	@ (adr r3, 8009fc0 <__kernel_cos+0x150>)
 8009ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed6:	f7f6 fa37 	bl	8000348 <__aeabi_dsub>
 8009eda:	4622      	mov	r2, r4
 8009edc:	462b      	mov	r3, r5
 8009ede:	f7f6 fbeb 	bl	80006b8 <__aeabi_dmul>
 8009ee2:	a339      	add	r3, pc, #228	@ (adr r3, 8009fc8 <__kernel_cos+0x158>)
 8009ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee8:	f7f6 fa30 	bl	800034c <__adddf3>
 8009eec:	4622      	mov	r2, r4
 8009eee:	462b      	mov	r3, r5
 8009ef0:	f7f6 fbe2 	bl	80006b8 <__aeabi_dmul>
 8009ef4:	a336      	add	r3, pc, #216	@ (adr r3, 8009fd0 <__kernel_cos+0x160>)
 8009ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efa:	f7f6 fa25 	bl	8000348 <__aeabi_dsub>
 8009efe:	4622      	mov	r2, r4
 8009f00:	462b      	mov	r3, r5
 8009f02:	f7f6 fbd9 	bl	80006b8 <__aeabi_dmul>
 8009f06:	a334      	add	r3, pc, #208	@ (adr r3, 8009fd8 <__kernel_cos+0x168>)
 8009f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0c:	f7f6 fa1e 	bl	800034c <__adddf3>
 8009f10:	4622      	mov	r2, r4
 8009f12:	462b      	mov	r3, r5
 8009f14:	f7f6 fbd0 	bl	80006b8 <__aeabi_dmul>
 8009f18:	4622      	mov	r2, r4
 8009f1a:	462b      	mov	r3, r5
 8009f1c:	f7f6 fbcc 	bl	80006b8 <__aeabi_dmul>
 8009f20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f24:	4604      	mov	r4, r0
 8009f26:	460d      	mov	r5, r1
 8009f28:	4630      	mov	r0, r6
 8009f2a:	4639      	mov	r1, r7
 8009f2c:	f7f6 fbc4 	bl	80006b8 <__aeabi_dmul>
 8009f30:	460b      	mov	r3, r1
 8009f32:	4602      	mov	r2, r0
 8009f34:	4629      	mov	r1, r5
 8009f36:	4620      	mov	r0, r4
 8009f38:	f7f6 fa06 	bl	8000348 <__aeabi_dsub>
 8009f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8009fec <__kernel_cos+0x17c>)
 8009f3e:	4598      	cmp	r8, r3
 8009f40:	4606      	mov	r6, r0
 8009f42:	460f      	mov	r7, r1
 8009f44:	d810      	bhi.n	8009f68 <__kernel_cos+0xf8>
 8009f46:	4602      	mov	r2, r0
 8009f48:	460b      	mov	r3, r1
 8009f4a:	4650      	mov	r0, sl
 8009f4c:	4659      	mov	r1, fp
 8009f4e:	f7f6 f9fb 	bl	8000348 <__aeabi_dsub>
 8009f52:	460b      	mov	r3, r1
 8009f54:	4926      	ldr	r1, [pc, #152]	@ (8009ff0 <__kernel_cos+0x180>)
 8009f56:	4602      	mov	r2, r0
 8009f58:	2000      	movs	r0, #0
 8009f5a:	f7f6 f9f5 	bl	8000348 <__aeabi_dsub>
 8009f5e:	ec41 0b10 	vmov	d0, r0, r1
 8009f62:	b003      	add	sp, #12
 8009f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f68:	4b22      	ldr	r3, [pc, #136]	@ (8009ff4 <__kernel_cos+0x184>)
 8009f6a:	4921      	ldr	r1, [pc, #132]	@ (8009ff0 <__kernel_cos+0x180>)
 8009f6c:	4598      	cmp	r8, r3
 8009f6e:	bf8c      	ite	hi
 8009f70:	4d21      	ldrhi	r5, [pc, #132]	@ (8009ff8 <__kernel_cos+0x188>)
 8009f72:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8009f76:	2400      	movs	r4, #0
 8009f78:	4622      	mov	r2, r4
 8009f7a:	462b      	mov	r3, r5
 8009f7c:	2000      	movs	r0, #0
 8009f7e:	f7f6 f9e3 	bl	8000348 <__aeabi_dsub>
 8009f82:	4622      	mov	r2, r4
 8009f84:	4680      	mov	r8, r0
 8009f86:	4689      	mov	r9, r1
 8009f88:	462b      	mov	r3, r5
 8009f8a:	4650      	mov	r0, sl
 8009f8c:	4659      	mov	r1, fp
 8009f8e:	f7f6 f9db 	bl	8000348 <__aeabi_dsub>
 8009f92:	4632      	mov	r2, r6
 8009f94:	463b      	mov	r3, r7
 8009f96:	f7f6 f9d7 	bl	8000348 <__aeabi_dsub>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	4640      	mov	r0, r8
 8009fa0:	4649      	mov	r1, r9
 8009fa2:	e7da      	b.n	8009f5a <__kernel_cos+0xea>
 8009fa4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8009fe0 <__kernel_cos+0x170>
 8009fa8:	e7db      	b.n	8009f62 <__kernel_cos+0xf2>
 8009faa:	bf00      	nop
 8009fac:	f3af 8000 	nop.w
 8009fb0:	be8838d4 	.word	0xbe8838d4
 8009fb4:	bda8fae9 	.word	0xbda8fae9
 8009fb8:	bdb4b1c4 	.word	0xbdb4b1c4
 8009fbc:	3e21ee9e 	.word	0x3e21ee9e
 8009fc0:	809c52ad 	.word	0x809c52ad
 8009fc4:	3e927e4f 	.word	0x3e927e4f
 8009fc8:	19cb1590 	.word	0x19cb1590
 8009fcc:	3efa01a0 	.word	0x3efa01a0
 8009fd0:	16c15177 	.word	0x16c15177
 8009fd4:	3f56c16c 	.word	0x3f56c16c
 8009fd8:	5555554c 	.word	0x5555554c
 8009fdc:	3fa55555 	.word	0x3fa55555
 8009fe0:	00000000 	.word	0x00000000
 8009fe4:	3ff00000 	.word	0x3ff00000
 8009fe8:	3fe00000 	.word	0x3fe00000
 8009fec:	3fd33332 	.word	0x3fd33332
 8009ff0:	3ff00000 	.word	0x3ff00000
 8009ff4:	3fe90000 	.word	0x3fe90000
 8009ff8:	3fd20000 	.word	0x3fd20000
 8009ffc:	00000000 	.word	0x00000000

0800a000 <__kernel_sin>:
 800a000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	ec55 4b10 	vmov	r4, r5, d0
 800a008:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a00c:	b085      	sub	sp, #20
 800a00e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800a012:	ed8d 1b02 	vstr	d1, [sp, #8]
 800a016:	4680      	mov	r8, r0
 800a018:	d205      	bcs.n	800a026 <__kernel_sin+0x26>
 800a01a:	4620      	mov	r0, r4
 800a01c:	4629      	mov	r1, r5
 800a01e:	f7f6 fdfb 	bl	8000c18 <__aeabi_d2iz>
 800a022:	2800      	cmp	r0, #0
 800a024:	d052      	beq.n	800a0cc <__kernel_sin+0xcc>
 800a026:	4622      	mov	r2, r4
 800a028:	462b      	mov	r3, r5
 800a02a:	4620      	mov	r0, r4
 800a02c:	4629      	mov	r1, r5
 800a02e:	f7f6 fb43 	bl	80006b8 <__aeabi_dmul>
 800a032:	4682      	mov	sl, r0
 800a034:	468b      	mov	fp, r1
 800a036:	4602      	mov	r2, r0
 800a038:	460b      	mov	r3, r1
 800a03a:	4620      	mov	r0, r4
 800a03c:	4629      	mov	r1, r5
 800a03e:	f7f6 fb3b 	bl	80006b8 <__aeabi_dmul>
 800a042:	a342      	add	r3, pc, #264	@ (adr r3, 800a14c <__kernel_sin+0x14c>)
 800a044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a048:	e9cd 0100 	strd	r0, r1, [sp]
 800a04c:	4650      	mov	r0, sl
 800a04e:	4659      	mov	r1, fp
 800a050:	f7f6 fb32 	bl	80006b8 <__aeabi_dmul>
 800a054:	a33f      	add	r3, pc, #252	@ (adr r3, 800a154 <__kernel_sin+0x154>)
 800a056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05a:	f7f6 f975 	bl	8000348 <__aeabi_dsub>
 800a05e:	4652      	mov	r2, sl
 800a060:	465b      	mov	r3, fp
 800a062:	f7f6 fb29 	bl	80006b8 <__aeabi_dmul>
 800a066:	a33d      	add	r3, pc, #244	@ (adr r3, 800a15c <__kernel_sin+0x15c>)
 800a068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a06c:	f7f6 f96e 	bl	800034c <__adddf3>
 800a070:	4652      	mov	r2, sl
 800a072:	465b      	mov	r3, fp
 800a074:	f7f6 fb20 	bl	80006b8 <__aeabi_dmul>
 800a078:	a33a      	add	r3, pc, #232	@ (adr r3, 800a164 <__kernel_sin+0x164>)
 800a07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a07e:	f7f6 f963 	bl	8000348 <__aeabi_dsub>
 800a082:	4652      	mov	r2, sl
 800a084:	465b      	mov	r3, fp
 800a086:	f7f6 fb17 	bl	80006b8 <__aeabi_dmul>
 800a08a:	a338      	add	r3, pc, #224	@ (adr r3, 800a16c <__kernel_sin+0x16c>)
 800a08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a090:	f7f6 f95c 	bl	800034c <__adddf3>
 800a094:	4606      	mov	r6, r0
 800a096:	460f      	mov	r7, r1
 800a098:	f1b8 0f00 	cmp.w	r8, #0
 800a09c:	d11b      	bne.n	800a0d6 <__kernel_sin+0xd6>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	4650      	mov	r0, sl
 800a0a4:	4659      	mov	r1, fp
 800a0a6:	f7f6 fb07 	bl	80006b8 <__aeabi_dmul>
 800a0aa:	a325      	add	r3, pc, #148	@ (adr r3, 800a140 <__kernel_sin+0x140>)
 800a0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b0:	f7f6 f94a 	bl	8000348 <__aeabi_dsub>
 800a0b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0b8:	f7f6 fafe 	bl	80006b8 <__aeabi_dmul>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	460b      	mov	r3, r1
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	4629      	mov	r1, r5
 800a0c4:	f7f6 f942 	bl	800034c <__adddf3>
 800a0c8:	4604      	mov	r4, r0
 800a0ca:	460d      	mov	r5, r1
 800a0cc:	ec45 4b10 	vmov	d0, r4, r5
 800a0d0:	b005      	add	sp, #20
 800a0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0da:	4b1b      	ldr	r3, [pc, #108]	@ (800a148 <__kernel_sin+0x148>)
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f7f6 faeb 	bl	80006b8 <__aeabi_dmul>
 800a0e2:	4632      	mov	r2, r6
 800a0e4:	4680      	mov	r8, r0
 800a0e6:	4689      	mov	r9, r1
 800a0e8:	463b      	mov	r3, r7
 800a0ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0ee:	f7f6 fae3 	bl	80006b8 <__aeabi_dmul>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	4640      	mov	r0, r8
 800a0f8:	4649      	mov	r1, r9
 800a0fa:	f7f6 f925 	bl	8000348 <__aeabi_dsub>
 800a0fe:	4652      	mov	r2, sl
 800a100:	465b      	mov	r3, fp
 800a102:	f7f6 fad9 	bl	80006b8 <__aeabi_dmul>
 800a106:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a10a:	f7f6 f91d 	bl	8000348 <__aeabi_dsub>
 800a10e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a140 <__kernel_sin+0x140>)
 800a110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a114:	4606      	mov	r6, r0
 800a116:	460f      	mov	r7, r1
 800a118:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a11c:	f7f6 facc 	bl	80006b8 <__aeabi_dmul>
 800a120:	4602      	mov	r2, r0
 800a122:	460b      	mov	r3, r1
 800a124:	4630      	mov	r0, r6
 800a126:	4639      	mov	r1, r7
 800a128:	f7f6 f910 	bl	800034c <__adddf3>
 800a12c:	4602      	mov	r2, r0
 800a12e:	460b      	mov	r3, r1
 800a130:	4620      	mov	r0, r4
 800a132:	4629      	mov	r1, r5
 800a134:	f7f6 f908 	bl	8000348 <__aeabi_dsub>
 800a138:	e7c6      	b.n	800a0c8 <__kernel_sin+0xc8>
 800a13a:	bf00      	nop
 800a13c:	f3af 8000 	nop.w
 800a140:	55555549 	.word	0x55555549
 800a144:	3fc55555 	.word	0x3fc55555
 800a148:	3fe00000 	.word	0x3fe00000
 800a14c:	5acfd57c 	.word	0x5acfd57c
 800a150:	3de5d93a 	.word	0x3de5d93a
 800a154:	8a2b9ceb 	.word	0x8a2b9ceb
 800a158:	3e5ae5e6 	.word	0x3e5ae5e6
 800a15c:	57b1fe7d 	.word	0x57b1fe7d
 800a160:	3ec71de3 	.word	0x3ec71de3
 800a164:	19c161d5 	.word	0x19c161d5
 800a168:	3f2a01a0 	.word	0x3f2a01a0
 800a16c:	1110f8a6 	.word	0x1110f8a6
 800a170:	3f811111 	.word	0x3f811111
 800a174:	00000000 	.word	0x00000000

0800a178 <__ieee754_rem_pio2>:
 800a178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17c:	ec57 6b10 	vmov	r6, r7, d0
 800a180:	4bc5      	ldr	r3, [pc, #788]	@ (800a498 <__ieee754_rem_pio2+0x320>)
 800a182:	b08d      	sub	sp, #52	@ 0x34
 800a184:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a188:	4598      	cmp	r8, r3
 800a18a:	4604      	mov	r4, r0
 800a18c:	9704      	str	r7, [sp, #16]
 800a18e:	d807      	bhi.n	800a1a0 <__ieee754_rem_pio2+0x28>
 800a190:	2200      	movs	r2, #0
 800a192:	2300      	movs	r3, #0
 800a194:	ed80 0b00 	vstr	d0, [r0]
 800a198:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a19c:	2500      	movs	r5, #0
 800a19e:	e028      	b.n	800a1f2 <__ieee754_rem_pio2+0x7a>
 800a1a0:	4bbe      	ldr	r3, [pc, #760]	@ (800a49c <__ieee754_rem_pio2+0x324>)
 800a1a2:	4598      	cmp	r8, r3
 800a1a4:	d878      	bhi.n	800a298 <__ieee754_rem_pio2+0x120>
 800a1a6:	9b04      	ldr	r3, [sp, #16]
 800a1a8:	4dbd      	ldr	r5, [pc, #756]	@ (800a4a0 <__ieee754_rem_pio2+0x328>)
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	a3ac      	add	r3, pc, #688	@ (adr r3, 800a460 <__ieee754_rem_pio2+0x2e8>)
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	4639      	mov	r1, r7
 800a1b6:	dd38      	ble.n	800a22a <__ieee754_rem_pio2+0xb2>
 800a1b8:	f7f6 f8c6 	bl	8000348 <__aeabi_dsub>
 800a1bc:	45a8      	cmp	r8, r5
 800a1be:	4606      	mov	r6, r0
 800a1c0:	460f      	mov	r7, r1
 800a1c2:	d01a      	beq.n	800a1fa <__ieee754_rem_pio2+0x82>
 800a1c4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800a468 <__ieee754_rem_pio2+0x2f0>)
 800a1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ca:	f7f6 f8bd 	bl	8000348 <__aeabi_dsub>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4680      	mov	r8, r0
 800a1d4:	4689      	mov	r9, r1
 800a1d6:	4630      	mov	r0, r6
 800a1d8:	4639      	mov	r1, r7
 800a1da:	f7f6 f8b5 	bl	8000348 <__aeabi_dsub>
 800a1de:	a3a2      	add	r3, pc, #648	@ (adr r3, 800a468 <__ieee754_rem_pio2+0x2f0>)
 800a1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e4:	f7f6 f8b0 	bl	8000348 <__aeabi_dsub>
 800a1e8:	e9c4 8900 	strd	r8, r9, [r4]
 800a1ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a1f0:	2501      	movs	r5, #1
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	b00d      	add	sp, #52	@ 0x34
 800a1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1fa:	a39d      	add	r3, pc, #628	@ (adr r3, 800a470 <__ieee754_rem_pio2+0x2f8>)
 800a1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a200:	f7f6 f8a2 	bl	8000348 <__aeabi_dsub>
 800a204:	a39c      	add	r3, pc, #624	@ (adr r3, 800a478 <__ieee754_rem_pio2+0x300>)
 800a206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20a:	4606      	mov	r6, r0
 800a20c:	460f      	mov	r7, r1
 800a20e:	f7f6 f89b 	bl	8000348 <__aeabi_dsub>
 800a212:	4602      	mov	r2, r0
 800a214:	460b      	mov	r3, r1
 800a216:	4680      	mov	r8, r0
 800a218:	4689      	mov	r9, r1
 800a21a:	4630      	mov	r0, r6
 800a21c:	4639      	mov	r1, r7
 800a21e:	f7f6 f893 	bl	8000348 <__aeabi_dsub>
 800a222:	a395      	add	r3, pc, #596	@ (adr r3, 800a478 <__ieee754_rem_pio2+0x300>)
 800a224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a228:	e7dc      	b.n	800a1e4 <__ieee754_rem_pio2+0x6c>
 800a22a:	f7f6 f88f 	bl	800034c <__adddf3>
 800a22e:	45a8      	cmp	r8, r5
 800a230:	4606      	mov	r6, r0
 800a232:	460f      	mov	r7, r1
 800a234:	d018      	beq.n	800a268 <__ieee754_rem_pio2+0xf0>
 800a236:	a38c      	add	r3, pc, #560	@ (adr r3, 800a468 <__ieee754_rem_pio2+0x2f0>)
 800a238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23c:	f7f6 f886 	bl	800034c <__adddf3>
 800a240:	4602      	mov	r2, r0
 800a242:	460b      	mov	r3, r1
 800a244:	4680      	mov	r8, r0
 800a246:	4689      	mov	r9, r1
 800a248:	4630      	mov	r0, r6
 800a24a:	4639      	mov	r1, r7
 800a24c:	f7f6 f87c 	bl	8000348 <__aeabi_dsub>
 800a250:	a385      	add	r3, pc, #532	@ (adr r3, 800a468 <__ieee754_rem_pio2+0x2f0>)
 800a252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a256:	f7f6 f879 	bl	800034c <__adddf3>
 800a25a:	f04f 35ff 	mov.w	r5, #4294967295
 800a25e:	e9c4 8900 	strd	r8, r9, [r4]
 800a262:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a266:	e7c4      	b.n	800a1f2 <__ieee754_rem_pio2+0x7a>
 800a268:	a381      	add	r3, pc, #516	@ (adr r3, 800a470 <__ieee754_rem_pio2+0x2f8>)
 800a26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26e:	f7f6 f86d 	bl	800034c <__adddf3>
 800a272:	a381      	add	r3, pc, #516	@ (adr r3, 800a478 <__ieee754_rem_pio2+0x300>)
 800a274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a278:	4606      	mov	r6, r0
 800a27a:	460f      	mov	r7, r1
 800a27c:	f7f6 f866 	bl	800034c <__adddf3>
 800a280:	4602      	mov	r2, r0
 800a282:	460b      	mov	r3, r1
 800a284:	4680      	mov	r8, r0
 800a286:	4689      	mov	r9, r1
 800a288:	4630      	mov	r0, r6
 800a28a:	4639      	mov	r1, r7
 800a28c:	f7f6 f85c 	bl	8000348 <__aeabi_dsub>
 800a290:	a379      	add	r3, pc, #484	@ (adr r3, 800a478 <__ieee754_rem_pio2+0x300>)
 800a292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a296:	e7de      	b.n	800a256 <__ieee754_rem_pio2+0xde>
 800a298:	4b82      	ldr	r3, [pc, #520]	@ (800a4a4 <__ieee754_rem_pio2+0x32c>)
 800a29a:	4598      	cmp	r8, r3
 800a29c:	f200 80d1 	bhi.w	800a442 <__ieee754_rem_pio2+0x2ca>
 800a2a0:	f000 f966 	bl	800a570 <fabs>
 800a2a4:	ec57 6b10 	vmov	r6, r7, d0
 800a2a8:	a375      	add	r3, pc, #468	@ (adr r3, 800a480 <__ieee754_rem_pio2+0x308>)
 800a2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ae:	4630      	mov	r0, r6
 800a2b0:	4639      	mov	r1, r7
 800a2b2:	f7f6 fa01 	bl	80006b8 <__aeabi_dmul>
 800a2b6:	4b7c      	ldr	r3, [pc, #496]	@ (800a4a8 <__ieee754_rem_pio2+0x330>)
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	f7f6 f847 	bl	800034c <__adddf3>
 800a2be:	f7f6 fcab 	bl	8000c18 <__aeabi_d2iz>
 800a2c2:	4605      	mov	r5, r0
 800a2c4:	f7f6 f98e 	bl	80005e4 <__aeabi_i2d>
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	460b      	mov	r3, r1
 800a2cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a2d0:	a363      	add	r3, pc, #396	@ (adr r3, 800a460 <__ieee754_rem_pio2+0x2e8>)
 800a2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d6:	f7f6 f9ef 	bl	80006b8 <__aeabi_dmul>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	460b      	mov	r3, r1
 800a2de:	4630      	mov	r0, r6
 800a2e0:	4639      	mov	r1, r7
 800a2e2:	f7f6 f831 	bl	8000348 <__aeabi_dsub>
 800a2e6:	a360      	add	r3, pc, #384	@ (adr r3, 800a468 <__ieee754_rem_pio2+0x2f0>)
 800a2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ec:	4682      	mov	sl, r0
 800a2ee:	468b      	mov	fp, r1
 800a2f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2f4:	f7f6 f9e0 	bl	80006b8 <__aeabi_dmul>
 800a2f8:	2d1f      	cmp	r5, #31
 800a2fa:	4606      	mov	r6, r0
 800a2fc:	460f      	mov	r7, r1
 800a2fe:	dc0c      	bgt.n	800a31a <__ieee754_rem_pio2+0x1a2>
 800a300:	4b6a      	ldr	r3, [pc, #424]	@ (800a4ac <__ieee754_rem_pio2+0x334>)
 800a302:	1e6a      	subs	r2, r5, #1
 800a304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a308:	4543      	cmp	r3, r8
 800a30a:	d006      	beq.n	800a31a <__ieee754_rem_pio2+0x1a2>
 800a30c:	4632      	mov	r2, r6
 800a30e:	463b      	mov	r3, r7
 800a310:	4650      	mov	r0, sl
 800a312:	4659      	mov	r1, fp
 800a314:	f7f6 f818 	bl	8000348 <__aeabi_dsub>
 800a318:	e00e      	b.n	800a338 <__ieee754_rem_pio2+0x1c0>
 800a31a:	463b      	mov	r3, r7
 800a31c:	4632      	mov	r2, r6
 800a31e:	4650      	mov	r0, sl
 800a320:	4659      	mov	r1, fp
 800a322:	f7f6 f811 	bl	8000348 <__aeabi_dsub>
 800a326:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a32a:	9305      	str	r3, [sp, #20]
 800a32c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a330:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a334:	2b10      	cmp	r3, #16
 800a336:	dc02      	bgt.n	800a33e <__ieee754_rem_pio2+0x1c6>
 800a338:	e9c4 0100 	strd	r0, r1, [r4]
 800a33c:	e039      	b.n	800a3b2 <__ieee754_rem_pio2+0x23a>
 800a33e:	a34c      	add	r3, pc, #304	@ (adr r3, 800a470 <__ieee754_rem_pio2+0x2f8>)
 800a340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a344:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a348:	f7f6 f9b6 	bl	80006b8 <__aeabi_dmul>
 800a34c:	4606      	mov	r6, r0
 800a34e:	460f      	mov	r7, r1
 800a350:	4602      	mov	r2, r0
 800a352:	460b      	mov	r3, r1
 800a354:	4650      	mov	r0, sl
 800a356:	4659      	mov	r1, fp
 800a358:	f7f5 fff6 	bl	8000348 <__aeabi_dsub>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4680      	mov	r8, r0
 800a362:	4689      	mov	r9, r1
 800a364:	4650      	mov	r0, sl
 800a366:	4659      	mov	r1, fp
 800a368:	f7f5 ffee 	bl	8000348 <__aeabi_dsub>
 800a36c:	4632      	mov	r2, r6
 800a36e:	463b      	mov	r3, r7
 800a370:	f7f5 ffea 	bl	8000348 <__aeabi_dsub>
 800a374:	a340      	add	r3, pc, #256	@ (adr r3, 800a478 <__ieee754_rem_pio2+0x300>)
 800a376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a37a:	4606      	mov	r6, r0
 800a37c:	460f      	mov	r7, r1
 800a37e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a382:	f7f6 f999 	bl	80006b8 <__aeabi_dmul>
 800a386:	4632      	mov	r2, r6
 800a388:	463b      	mov	r3, r7
 800a38a:	f7f5 ffdd 	bl	8000348 <__aeabi_dsub>
 800a38e:	4602      	mov	r2, r0
 800a390:	460b      	mov	r3, r1
 800a392:	4606      	mov	r6, r0
 800a394:	460f      	mov	r7, r1
 800a396:	4640      	mov	r0, r8
 800a398:	4649      	mov	r1, r9
 800a39a:	f7f5 ffd5 	bl	8000348 <__aeabi_dsub>
 800a39e:	9a05      	ldr	r2, [sp, #20]
 800a3a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	2b31      	cmp	r3, #49	@ 0x31
 800a3a8:	dc20      	bgt.n	800a3ec <__ieee754_rem_pio2+0x274>
 800a3aa:	e9c4 0100 	strd	r0, r1, [r4]
 800a3ae:	46c2      	mov	sl, r8
 800a3b0:	46cb      	mov	fp, r9
 800a3b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a3b6:	4650      	mov	r0, sl
 800a3b8:	4642      	mov	r2, r8
 800a3ba:	464b      	mov	r3, r9
 800a3bc:	4659      	mov	r1, fp
 800a3be:	f7f5 ffc3 	bl	8000348 <__aeabi_dsub>
 800a3c2:	463b      	mov	r3, r7
 800a3c4:	4632      	mov	r2, r6
 800a3c6:	f7f5 ffbf 	bl	8000348 <__aeabi_dsub>
 800a3ca:	9b04      	ldr	r3, [sp, #16]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a3d2:	f6bf af0e 	bge.w	800a1f2 <__ieee754_rem_pio2+0x7a>
 800a3d6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800a3da:	6063      	str	r3, [r4, #4]
 800a3dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a3e0:	f8c4 8000 	str.w	r8, [r4]
 800a3e4:	60a0      	str	r0, [r4, #8]
 800a3e6:	60e3      	str	r3, [r4, #12]
 800a3e8:	426d      	negs	r5, r5
 800a3ea:	e702      	b.n	800a1f2 <__ieee754_rem_pio2+0x7a>
 800a3ec:	a326      	add	r3, pc, #152	@ (adr r3, 800a488 <__ieee754_rem_pio2+0x310>)
 800a3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3f6:	f7f6 f95f 	bl	80006b8 <__aeabi_dmul>
 800a3fa:	4606      	mov	r6, r0
 800a3fc:	460f      	mov	r7, r1
 800a3fe:	4602      	mov	r2, r0
 800a400:	460b      	mov	r3, r1
 800a402:	4640      	mov	r0, r8
 800a404:	4649      	mov	r1, r9
 800a406:	f7f5 ff9f 	bl	8000348 <__aeabi_dsub>
 800a40a:	4602      	mov	r2, r0
 800a40c:	460b      	mov	r3, r1
 800a40e:	4682      	mov	sl, r0
 800a410:	468b      	mov	fp, r1
 800a412:	4640      	mov	r0, r8
 800a414:	4649      	mov	r1, r9
 800a416:	f7f5 ff97 	bl	8000348 <__aeabi_dsub>
 800a41a:	4632      	mov	r2, r6
 800a41c:	463b      	mov	r3, r7
 800a41e:	f7f5 ff93 	bl	8000348 <__aeabi_dsub>
 800a422:	a31b      	add	r3, pc, #108	@ (adr r3, 800a490 <__ieee754_rem_pio2+0x318>)
 800a424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a428:	4606      	mov	r6, r0
 800a42a:	460f      	mov	r7, r1
 800a42c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a430:	f7f6 f942 	bl	80006b8 <__aeabi_dmul>
 800a434:	4632      	mov	r2, r6
 800a436:	463b      	mov	r3, r7
 800a438:	f7f5 ff86 	bl	8000348 <__aeabi_dsub>
 800a43c:	4606      	mov	r6, r0
 800a43e:	460f      	mov	r7, r1
 800a440:	e764      	b.n	800a30c <__ieee754_rem_pio2+0x194>
 800a442:	4b1b      	ldr	r3, [pc, #108]	@ (800a4b0 <__ieee754_rem_pio2+0x338>)
 800a444:	4598      	cmp	r8, r3
 800a446:	d935      	bls.n	800a4b4 <__ieee754_rem_pio2+0x33c>
 800a448:	4632      	mov	r2, r6
 800a44a:	463b      	mov	r3, r7
 800a44c:	4630      	mov	r0, r6
 800a44e:	4639      	mov	r1, r7
 800a450:	f7f5 ff7a 	bl	8000348 <__aeabi_dsub>
 800a454:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a458:	e9c4 0100 	strd	r0, r1, [r4]
 800a45c:	e69e      	b.n	800a19c <__ieee754_rem_pio2+0x24>
 800a45e:	bf00      	nop
 800a460:	54400000 	.word	0x54400000
 800a464:	3ff921fb 	.word	0x3ff921fb
 800a468:	1a626331 	.word	0x1a626331
 800a46c:	3dd0b461 	.word	0x3dd0b461
 800a470:	1a600000 	.word	0x1a600000
 800a474:	3dd0b461 	.word	0x3dd0b461
 800a478:	2e037073 	.word	0x2e037073
 800a47c:	3ba3198a 	.word	0x3ba3198a
 800a480:	6dc9c883 	.word	0x6dc9c883
 800a484:	3fe45f30 	.word	0x3fe45f30
 800a488:	2e000000 	.word	0x2e000000
 800a48c:	3ba3198a 	.word	0x3ba3198a
 800a490:	252049c1 	.word	0x252049c1
 800a494:	397b839a 	.word	0x397b839a
 800a498:	3fe921fb 	.word	0x3fe921fb
 800a49c:	4002d97b 	.word	0x4002d97b
 800a4a0:	3ff921fb 	.word	0x3ff921fb
 800a4a4:	413921fb 	.word	0x413921fb
 800a4a8:	3fe00000 	.word	0x3fe00000
 800a4ac:	0800e08c 	.word	0x0800e08c
 800a4b0:	7fefffff 	.word	0x7fefffff
 800a4b4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800a4b8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800a4bc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	460f      	mov	r7, r1
 800a4c4:	f7f6 fba8 	bl	8000c18 <__aeabi_d2iz>
 800a4c8:	f7f6 f88c 	bl	80005e4 <__aeabi_i2d>
 800a4cc:	4602      	mov	r2, r0
 800a4ce:	460b      	mov	r3, r1
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	4639      	mov	r1, r7
 800a4d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a4d8:	f7f5 ff36 	bl	8000348 <__aeabi_dsub>
 800a4dc:	4b22      	ldr	r3, [pc, #136]	@ (800a568 <__ieee754_rem_pio2+0x3f0>)
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f7f6 f8ea 	bl	80006b8 <__aeabi_dmul>
 800a4e4:	460f      	mov	r7, r1
 800a4e6:	4606      	mov	r6, r0
 800a4e8:	f7f6 fb96 	bl	8000c18 <__aeabi_d2iz>
 800a4ec:	f7f6 f87a 	bl	80005e4 <__aeabi_i2d>
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	460b      	mov	r3, r1
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	4639      	mov	r1, r7
 800a4f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a4fc:	f7f5 ff24 	bl	8000348 <__aeabi_dsub>
 800a500:	4b19      	ldr	r3, [pc, #100]	@ (800a568 <__ieee754_rem_pio2+0x3f0>)
 800a502:	2200      	movs	r2, #0
 800a504:	f7f6 f8d8 	bl	80006b8 <__aeabi_dmul>
 800a508:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800a50c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800a510:	f04f 0803 	mov.w	r8, #3
 800a514:	2600      	movs	r6, #0
 800a516:	2700      	movs	r7, #0
 800a518:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800a51c:	4632      	mov	r2, r6
 800a51e:	463b      	mov	r3, r7
 800a520:	46c2      	mov	sl, r8
 800a522:	f108 38ff 	add.w	r8, r8, #4294967295
 800a526:	f7f6 fb2f 	bl	8000b88 <__aeabi_dcmpeq>
 800a52a:	2800      	cmp	r0, #0
 800a52c:	d1f4      	bne.n	800a518 <__ieee754_rem_pio2+0x3a0>
 800a52e:	4b0f      	ldr	r3, [pc, #60]	@ (800a56c <__ieee754_rem_pio2+0x3f4>)
 800a530:	9301      	str	r3, [sp, #4]
 800a532:	2302      	movs	r3, #2
 800a534:	9300      	str	r3, [sp, #0]
 800a536:	462a      	mov	r2, r5
 800a538:	4653      	mov	r3, sl
 800a53a:	4621      	mov	r1, r4
 800a53c:	a806      	add	r0, sp, #24
 800a53e:	f000 f81f 	bl	800a580 <__kernel_rem_pio2>
 800a542:	9b04      	ldr	r3, [sp, #16]
 800a544:	2b00      	cmp	r3, #0
 800a546:	4605      	mov	r5, r0
 800a548:	f6bf ae53 	bge.w	800a1f2 <__ieee754_rem_pio2+0x7a>
 800a54c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800a550:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a554:	e9c4 2300 	strd	r2, r3, [r4]
 800a558:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800a55c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a560:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a564:	e740      	b.n	800a3e8 <__ieee754_rem_pio2+0x270>
 800a566:	bf00      	nop
 800a568:	41700000 	.word	0x41700000
 800a56c:	0800e10c 	.word	0x0800e10c

0800a570 <fabs>:
 800a570:	ec51 0b10 	vmov	r0, r1, d0
 800a574:	4602      	mov	r2, r0
 800a576:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a57a:	ec43 2b10 	vmov	d0, r2, r3
 800a57e:	4770      	bx	lr

0800a580 <__kernel_rem_pio2>:
 800a580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a584:	ed2d 8b02 	vpush	{d8}
 800a588:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800a58c:	f112 0f14 	cmn.w	r2, #20
 800a590:	9306      	str	r3, [sp, #24]
 800a592:	9104      	str	r1, [sp, #16]
 800a594:	4bc2      	ldr	r3, [pc, #776]	@ (800a8a0 <__kernel_rem_pio2+0x320>)
 800a596:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800a598:	9008      	str	r0, [sp, #32]
 800a59a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a59e:	9300      	str	r3, [sp, #0]
 800a5a0:	9b06      	ldr	r3, [sp, #24]
 800a5a2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a5a6:	bfa8      	it	ge
 800a5a8:	1ed4      	subge	r4, r2, #3
 800a5aa:	9305      	str	r3, [sp, #20]
 800a5ac:	bfb2      	itee	lt
 800a5ae:	2400      	movlt	r4, #0
 800a5b0:	2318      	movge	r3, #24
 800a5b2:	fb94 f4f3 	sdivge	r4, r4, r3
 800a5b6:	f06f 0317 	mvn.w	r3, #23
 800a5ba:	fb04 3303 	mla	r3, r4, r3, r3
 800a5be:	eb03 0b02 	add.w	fp, r3, r2
 800a5c2:	9b00      	ldr	r3, [sp, #0]
 800a5c4:	9a05      	ldr	r2, [sp, #20]
 800a5c6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800a890 <__kernel_rem_pio2+0x310>
 800a5ca:	eb03 0802 	add.w	r8, r3, r2
 800a5ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a5d0:	1aa7      	subs	r7, r4, r2
 800a5d2:	ae20      	add	r6, sp, #128	@ 0x80
 800a5d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a5d8:	2500      	movs	r5, #0
 800a5da:	4545      	cmp	r5, r8
 800a5dc:	dd12      	ble.n	800a604 <__kernel_rem_pio2+0x84>
 800a5de:	9b06      	ldr	r3, [sp, #24]
 800a5e0:	aa20      	add	r2, sp, #128	@ 0x80
 800a5e2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a5e6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800a5ea:	2700      	movs	r7, #0
 800a5ec:	9b00      	ldr	r3, [sp, #0]
 800a5ee:	429f      	cmp	r7, r3
 800a5f0:	dc2e      	bgt.n	800a650 <__kernel_rem_pio2+0xd0>
 800a5f2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800a890 <__kernel_rem_pio2+0x310>
 800a5f6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a5fe:	46a8      	mov	r8, r5
 800a600:	2600      	movs	r6, #0
 800a602:	e01b      	b.n	800a63c <__kernel_rem_pio2+0xbc>
 800a604:	42ef      	cmn	r7, r5
 800a606:	d407      	bmi.n	800a618 <__kernel_rem_pio2+0x98>
 800a608:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a60c:	f7f5 ffea 	bl	80005e4 <__aeabi_i2d>
 800a610:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a614:	3501      	adds	r5, #1
 800a616:	e7e0      	b.n	800a5da <__kernel_rem_pio2+0x5a>
 800a618:	ec51 0b18 	vmov	r0, r1, d8
 800a61c:	e7f8      	b.n	800a610 <__kernel_rem_pio2+0x90>
 800a61e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800a622:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a626:	f7f6 f847 	bl	80006b8 <__aeabi_dmul>
 800a62a:	4602      	mov	r2, r0
 800a62c:	460b      	mov	r3, r1
 800a62e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a632:	f7f5 fe8b 	bl	800034c <__adddf3>
 800a636:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a63a:	3601      	adds	r6, #1
 800a63c:	9b05      	ldr	r3, [sp, #20]
 800a63e:	429e      	cmp	r6, r3
 800a640:	dded      	ble.n	800a61e <__kernel_rem_pio2+0x9e>
 800a642:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a646:	3701      	adds	r7, #1
 800a648:	ecaa 7b02 	vstmia	sl!, {d7}
 800a64c:	3508      	adds	r5, #8
 800a64e:	e7cd      	b.n	800a5ec <__kernel_rem_pio2+0x6c>
 800a650:	9b00      	ldr	r3, [sp, #0]
 800a652:	f8dd 8000 	ldr.w	r8, [sp]
 800a656:	aa0c      	add	r2, sp, #48	@ 0x30
 800a658:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a65c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a65e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a660:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a664:	9309      	str	r3, [sp, #36]	@ 0x24
 800a666:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800a66a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a66c:	ab98      	add	r3, sp, #608	@ 0x260
 800a66e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a672:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800a676:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a67a:	ac0c      	add	r4, sp, #48	@ 0x30
 800a67c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a67e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800a682:	46a1      	mov	r9, r4
 800a684:	46c2      	mov	sl, r8
 800a686:	f1ba 0f00 	cmp.w	sl, #0
 800a68a:	dc77      	bgt.n	800a77c <__kernel_rem_pio2+0x1fc>
 800a68c:	4658      	mov	r0, fp
 800a68e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a692:	f000 fac5 	bl	800ac20 <scalbn>
 800a696:	ec57 6b10 	vmov	r6, r7, d0
 800a69a:	2200      	movs	r2, #0
 800a69c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	f7f6 f808 	bl	80006b8 <__aeabi_dmul>
 800a6a8:	ec41 0b10 	vmov	d0, r0, r1
 800a6ac:	f000 fb34 	bl	800ad18 <floor>
 800a6b0:	4b7c      	ldr	r3, [pc, #496]	@ (800a8a4 <__kernel_rem_pio2+0x324>)
 800a6b2:	ec51 0b10 	vmov	r0, r1, d0
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f7f5 fffe 	bl	80006b8 <__aeabi_dmul>
 800a6bc:	4602      	mov	r2, r0
 800a6be:	460b      	mov	r3, r1
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	4639      	mov	r1, r7
 800a6c4:	f7f5 fe40 	bl	8000348 <__aeabi_dsub>
 800a6c8:	460f      	mov	r7, r1
 800a6ca:	4606      	mov	r6, r0
 800a6cc:	f7f6 faa4 	bl	8000c18 <__aeabi_d2iz>
 800a6d0:	9002      	str	r0, [sp, #8]
 800a6d2:	f7f5 ff87 	bl	80005e4 <__aeabi_i2d>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	460b      	mov	r3, r1
 800a6da:	4630      	mov	r0, r6
 800a6dc:	4639      	mov	r1, r7
 800a6de:	f7f5 fe33 	bl	8000348 <__aeabi_dsub>
 800a6e2:	f1bb 0f00 	cmp.w	fp, #0
 800a6e6:	4606      	mov	r6, r0
 800a6e8:	460f      	mov	r7, r1
 800a6ea:	dd6c      	ble.n	800a7c6 <__kernel_rem_pio2+0x246>
 800a6ec:	f108 31ff 	add.w	r1, r8, #4294967295
 800a6f0:	ab0c      	add	r3, sp, #48	@ 0x30
 800a6f2:	9d02      	ldr	r5, [sp, #8]
 800a6f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a6f8:	f1cb 0018 	rsb	r0, fp, #24
 800a6fc:	fa43 f200 	asr.w	r2, r3, r0
 800a700:	4415      	add	r5, r2
 800a702:	4082      	lsls	r2, r0
 800a704:	1a9b      	subs	r3, r3, r2
 800a706:	aa0c      	add	r2, sp, #48	@ 0x30
 800a708:	9502      	str	r5, [sp, #8]
 800a70a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800a70e:	f1cb 0217 	rsb	r2, fp, #23
 800a712:	fa43 f902 	asr.w	r9, r3, r2
 800a716:	f1b9 0f00 	cmp.w	r9, #0
 800a71a:	dd64      	ble.n	800a7e6 <__kernel_rem_pio2+0x266>
 800a71c:	9b02      	ldr	r3, [sp, #8]
 800a71e:	2200      	movs	r2, #0
 800a720:	3301      	adds	r3, #1
 800a722:	9302      	str	r3, [sp, #8]
 800a724:	4615      	mov	r5, r2
 800a726:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800a72a:	4590      	cmp	r8, r2
 800a72c:	f300 80a1 	bgt.w	800a872 <__kernel_rem_pio2+0x2f2>
 800a730:	f1bb 0f00 	cmp.w	fp, #0
 800a734:	dd07      	ble.n	800a746 <__kernel_rem_pio2+0x1c6>
 800a736:	f1bb 0f01 	cmp.w	fp, #1
 800a73a:	f000 80c1 	beq.w	800a8c0 <__kernel_rem_pio2+0x340>
 800a73e:	f1bb 0f02 	cmp.w	fp, #2
 800a742:	f000 80c8 	beq.w	800a8d6 <__kernel_rem_pio2+0x356>
 800a746:	f1b9 0f02 	cmp.w	r9, #2
 800a74a:	d14c      	bne.n	800a7e6 <__kernel_rem_pio2+0x266>
 800a74c:	4632      	mov	r2, r6
 800a74e:	463b      	mov	r3, r7
 800a750:	4955      	ldr	r1, [pc, #340]	@ (800a8a8 <__kernel_rem_pio2+0x328>)
 800a752:	2000      	movs	r0, #0
 800a754:	f7f5 fdf8 	bl	8000348 <__aeabi_dsub>
 800a758:	4606      	mov	r6, r0
 800a75a:	460f      	mov	r7, r1
 800a75c:	2d00      	cmp	r5, #0
 800a75e:	d042      	beq.n	800a7e6 <__kernel_rem_pio2+0x266>
 800a760:	4658      	mov	r0, fp
 800a762:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800a898 <__kernel_rem_pio2+0x318>
 800a766:	f000 fa5b 	bl	800ac20 <scalbn>
 800a76a:	4630      	mov	r0, r6
 800a76c:	4639      	mov	r1, r7
 800a76e:	ec53 2b10 	vmov	r2, r3, d0
 800a772:	f7f5 fde9 	bl	8000348 <__aeabi_dsub>
 800a776:	4606      	mov	r6, r0
 800a778:	460f      	mov	r7, r1
 800a77a:	e034      	b.n	800a7e6 <__kernel_rem_pio2+0x266>
 800a77c:	4b4b      	ldr	r3, [pc, #300]	@ (800a8ac <__kernel_rem_pio2+0x32c>)
 800a77e:	2200      	movs	r2, #0
 800a780:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a784:	f7f5 ff98 	bl	80006b8 <__aeabi_dmul>
 800a788:	f7f6 fa46 	bl	8000c18 <__aeabi_d2iz>
 800a78c:	f7f5 ff2a 	bl	80005e4 <__aeabi_i2d>
 800a790:	4b47      	ldr	r3, [pc, #284]	@ (800a8b0 <__kernel_rem_pio2+0x330>)
 800a792:	2200      	movs	r2, #0
 800a794:	4606      	mov	r6, r0
 800a796:	460f      	mov	r7, r1
 800a798:	f7f5 ff8e 	bl	80006b8 <__aeabi_dmul>
 800a79c:	4602      	mov	r2, r0
 800a79e:	460b      	mov	r3, r1
 800a7a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7a4:	f7f5 fdd0 	bl	8000348 <__aeabi_dsub>
 800a7a8:	f7f6 fa36 	bl	8000c18 <__aeabi_d2iz>
 800a7ac:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a7b0:	f849 0b04 	str.w	r0, [r9], #4
 800a7b4:	4639      	mov	r1, r7
 800a7b6:	4630      	mov	r0, r6
 800a7b8:	f7f5 fdc8 	bl	800034c <__adddf3>
 800a7bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7c4:	e75f      	b.n	800a686 <__kernel_rem_pio2+0x106>
 800a7c6:	d107      	bne.n	800a7d8 <__kernel_rem_pio2+0x258>
 800a7c8:	f108 33ff 	add.w	r3, r8, #4294967295
 800a7cc:	aa0c      	add	r2, sp, #48	@ 0x30
 800a7ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7d2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800a7d6:	e79e      	b.n	800a716 <__kernel_rem_pio2+0x196>
 800a7d8:	4b36      	ldr	r3, [pc, #216]	@ (800a8b4 <__kernel_rem_pio2+0x334>)
 800a7da:	2200      	movs	r2, #0
 800a7dc:	f7f6 f9f2 	bl	8000bc4 <__aeabi_dcmpge>
 800a7e0:	2800      	cmp	r0, #0
 800a7e2:	d143      	bne.n	800a86c <__kernel_rem_pio2+0x2ec>
 800a7e4:	4681      	mov	r9, r0
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	4630      	mov	r0, r6
 800a7ec:	4639      	mov	r1, r7
 800a7ee:	f7f6 f9cb 	bl	8000b88 <__aeabi_dcmpeq>
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	f000 80c1 	beq.w	800a97a <__kernel_rem_pio2+0x3fa>
 800a7f8:	f108 33ff 	add.w	r3, r8, #4294967295
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	9900      	ldr	r1, [sp, #0]
 800a800:	428b      	cmp	r3, r1
 800a802:	da70      	bge.n	800a8e6 <__kernel_rem_pio2+0x366>
 800a804:	2a00      	cmp	r2, #0
 800a806:	f000 808b 	beq.w	800a920 <__kernel_rem_pio2+0x3a0>
 800a80a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a80e:	ab0c      	add	r3, sp, #48	@ 0x30
 800a810:	f1ab 0b18 	sub.w	fp, fp, #24
 800a814:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d0f6      	beq.n	800a80a <__kernel_rem_pio2+0x28a>
 800a81c:	4658      	mov	r0, fp
 800a81e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800a898 <__kernel_rem_pio2+0x318>
 800a822:	f000 f9fd 	bl	800ac20 <scalbn>
 800a826:	f108 0301 	add.w	r3, r8, #1
 800a82a:	00da      	lsls	r2, r3, #3
 800a82c:	9205      	str	r2, [sp, #20]
 800a82e:	ec55 4b10 	vmov	r4, r5, d0
 800a832:	aa70      	add	r2, sp, #448	@ 0x1c0
 800a834:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800a8ac <__kernel_rem_pio2+0x32c>
 800a838:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800a83c:	4646      	mov	r6, r8
 800a83e:	f04f 0a00 	mov.w	sl, #0
 800a842:	2e00      	cmp	r6, #0
 800a844:	f280 80d1 	bge.w	800a9ea <__kernel_rem_pio2+0x46a>
 800a848:	4644      	mov	r4, r8
 800a84a:	2c00      	cmp	r4, #0
 800a84c:	f2c0 80ff 	blt.w	800aa4e <__kernel_rem_pio2+0x4ce>
 800a850:	4b19      	ldr	r3, [pc, #100]	@ (800a8b8 <__kernel_rem_pio2+0x338>)
 800a852:	461f      	mov	r7, r3
 800a854:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a856:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a85a:	9306      	str	r3, [sp, #24]
 800a85c:	f04f 0a00 	mov.w	sl, #0
 800a860:	f04f 0b00 	mov.w	fp, #0
 800a864:	2600      	movs	r6, #0
 800a866:	eba8 0504 	sub.w	r5, r8, r4
 800a86a:	e0e4      	b.n	800aa36 <__kernel_rem_pio2+0x4b6>
 800a86c:	f04f 0902 	mov.w	r9, #2
 800a870:	e754      	b.n	800a71c <__kernel_rem_pio2+0x19c>
 800a872:	f854 3b04 	ldr.w	r3, [r4], #4
 800a876:	bb0d      	cbnz	r5, 800a8bc <__kernel_rem_pio2+0x33c>
 800a878:	b123      	cbz	r3, 800a884 <__kernel_rem_pio2+0x304>
 800a87a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800a87e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a882:	2301      	movs	r3, #1
 800a884:	3201      	adds	r2, #1
 800a886:	461d      	mov	r5, r3
 800a888:	e74f      	b.n	800a72a <__kernel_rem_pio2+0x1aa>
 800a88a:	bf00      	nop
 800a88c:	f3af 8000 	nop.w
	...
 800a89c:	3ff00000 	.word	0x3ff00000
 800a8a0:	0800e258 	.word	0x0800e258
 800a8a4:	40200000 	.word	0x40200000
 800a8a8:	3ff00000 	.word	0x3ff00000
 800a8ac:	3e700000 	.word	0x3e700000
 800a8b0:	41700000 	.word	0x41700000
 800a8b4:	3fe00000 	.word	0x3fe00000
 800a8b8:	0800e218 	.word	0x0800e218
 800a8bc:	1acb      	subs	r3, r1, r3
 800a8be:	e7de      	b.n	800a87e <__kernel_rem_pio2+0x2fe>
 800a8c0:	f108 32ff 	add.w	r2, r8, #4294967295
 800a8c4:	ab0c      	add	r3, sp, #48	@ 0x30
 800a8c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8ca:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a8ce:	a90c      	add	r1, sp, #48	@ 0x30
 800a8d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a8d4:	e737      	b.n	800a746 <__kernel_rem_pio2+0x1c6>
 800a8d6:	f108 32ff 	add.w	r2, r8, #4294967295
 800a8da:	ab0c      	add	r3, sp, #48	@ 0x30
 800a8dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a8e4:	e7f3      	b.n	800a8ce <__kernel_rem_pio2+0x34e>
 800a8e6:	a90c      	add	r1, sp, #48	@ 0x30
 800a8e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a8ec:	3b01      	subs	r3, #1
 800a8ee:	430a      	orrs	r2, r1
 800a8f0:	e785      	b.n	800a7fe <__kernel_rem_pio2+0x27e>
 800a8f2:	3401      	adds	r4, #1
 800a8f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a8f8:	2a00      	cmp	r2, #0
 800a8fa:	d0fa      	beq.n	800a8f2 <__kernel_rem_pio2+0x372>
 800a8fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8fe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a902:	eb0d 0503 	add.w	r5, sp, r3
 800a906:	9b06      	ldr	r3, [sp, #24]
 800a908:	aa20      	add	r2, sp, #128	@ 0x80
 800a90a:	4443      	add	r3, r8
 800a90c:	f108 0701 	add.w	r7, r8, #1
 800a910:	3d98      	subs	r5, #152	@ 0x98
 800a912:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800a916:	4444      	add	r4, r8
 800a918:	42bc      	cmp	r4, r7
 800a91a:	da04      	bge.n	800a926 <__kernel_rem_pio2+0x3a6>
 800a91c:	46a0      	mov	r8, r4
 800a91e:	e6a2      	b.n	800a666 <__kernel_rem_pio2+0xe6>
 800a920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a922:	2401      	movs	r4, #1
 800a924:	e7e6      	b.n	800a8f4 <__kernel_rem_pio2+0x374>
 800a926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a928:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a92c:	f7f5 fe5a 	bl	80005e4 <__aeabi_i2d>
 800a930:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800abf0 <__kernel_rem_pio2+0x670>
 800a934:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a938:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a93c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a940:	46b2      	mov	sl, r6
 800a942:	f04f 0800 	mov.w	r8, #0
 800a946:	9b05      	ldr	r3, [sp, #20]
 800a948:	4598      	cmp	r8, r3
 800a94a:	dd05      	ble.n	800a958 <__kernel_rem_pio2+0x3d8>
 800a94c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a950:	3701      	adds	r7, #1
 800a952:	eca5 7b02 	vstmia	r5!, {d7}
 800a956:	e7df      	b.n	800a918 <__kernel_rem_pio2+0x398>
 800a958:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800a95c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a960:	f7f5 feaa 	bl	80006b8 <__aeabi_dmul>
 800a964:	4602      	mov	r2, r0
 800a966:	460b      	mov	r3, r1
 800a968:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a96c:	f7f5 fcee 	bl	800034c <__adddf3>
 800a970:	f108 0801 	add.w	r8, r8, #1
 800a974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a978:	e7e5      	b.n	800a946 <__kernel_rem_pio2+0x3c6>
 800a97a:	f1cb 0000 	rsb	r0, fp, #0
 800a97e:	ec47 6b10 	vmov	d0, r6, r7
 800a982:	f000 f94d 	bl	800ac20 <scalbn>
 800a986:	ec55 4b10 	vmov	r4, r5, d0
 800a98a:	4b9b      	ldr	r3, [pc, #620]	@ (800abf8 <__kernel_rem_pio2+0x678>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	4620      	mov	r0, r4
 800a990:	4629      	mov	r1, r5
 800a992:	f7f6 f917 	bl	8000bc4 <__aeabi_dcmpge>
 800a996:	b300      	cbz	r0, 800a9da <__kernel_rem_pio2+0x45a>
 800a998:	4b98      	ldr	r3, [pc, #608]	@ (800abfc <__kernel_rem_pio2+0x67c>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	4620      	mov	r0, r4
 800a99e:	4629      	mov	r1, r5
 800a9a0:	f7f5 fe8a 	bl	80006b8 <__aeabi_dmul>
 800a9a4:	f7f6 f938 	bl	8000c18 <__aeabi_d2iz>
 800a9a8:	4606      	mov	r6, r0
 800a9aa:	f7f5 fe1b 	bl	80005e4 <__aeabi_i2d>
 800a9ae:	4b92      	ldr	r3, [pc, #584]	@ (800abf8 <__kernel_rem_pio2+0x678>)
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f7f5 fe81 	bl	80006b8 <__aeabi_dmul>
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	4629      	mov	r1, r5
 800a9bc:	4620      	mov	r0, r4
 800a9be:	f7f5 fcc3 	bl	8000348 <__aeabi_dsub>
 800a9c2:	f7f6 f929 	bl	8000c18 <__aeabi_d2iz>
 800a9c6:	ab0c      	add	r3, sp, #48	@ 0x30
 800a9c8:	f10b 0b18 	add.w	fp, fp, #24
 800a9cc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a9d0:	f108 0801 	add.w	r8, r8, #1
 800a9d4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800a9d8:	e720      	b.n	800a81c <__kernel_rem_pio2+0x29c>
 800a9da:	4620      	mov	r0, r4
 800a9dc:	4629      	mov	r1, r5
 800a9de:	f7f6 f91b 	bl	8000c18 <__aeabi_d2iz>
 800a9e2:	ab0c      	add	r3, sp, #48	@ 0x30
 800a9e4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a9e8:	e718      	b.n	800a81c <__kernel_rem_pio2+0x29c>
 800a9ea:	ab0c      	add	r3, sp, #48	@ 0x30
 800a9ec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a9f0:	f7f5 fdf8 	bl	80005e4 <__aeabi_i2d>
 800a9f4:	4622      	mov	r2, r4
 800a9f6:	462b      	mov	r3, r5
 800a9f8:	f7f5 fe5e 	bl	80006b8 <__aeabi_dmul>
 800a9fc:	4652      	mov	r2, sl
 800a9fe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800aa02:	465b      	mov	r3, fp
 800aa04:	4620      	mov	r0, r4
 800aa06:	4629      	mov	r1, r5
 800aa08:	f7f5 fe56 	bl	80006b8 <__aeabi_dmul>
 800aa0c:	3e01      	subs	r6, #1
 800aa0e:	4604      	mov	r4, r0
 800aa10:	460d      	mov	r5, r1
 800aa12:	e716      	b.n	800a842 <__kernel_rem_pio2+0x2c2>
 800aa14:	9906      	ldr	r1, [sp, #24]
 800aa16:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800aa1a:	9106      	str	r1, [sp, #24]
 800aa1c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800aa20:	f7f5 fe4a 	bl	80006b8 <__aeabi_dmul>
 800aa24:	4602      	mov	r2, r0
 800aa26:	460b      	mov	r3, r1
 800aa28:	4650      	mov	r0, sl
 800aa2a:	4659      	mov	r1, fp
 800aa2c:	f7f5 fc8e 	bl	800034c <__adddf3>
 800aa30:	3601      	adds	r6, #1
 800aa32:	4682      	mov	sl, r0
 800aa34:	468b      	mov	fp, r1
 800aa36:	9b00      	ldr	r3, [sp, #0]
 800aa38:	429e      	cmp	r6, r3
 800aa3a:	dc01      	bgt.n	800aa40 <__kernel_rem_pio2+0x4c0>
 800aa3c:	42ae      	cmp	r6, r5
 800aa3e:	dde9      	ble.n	800aa14 <__kernel_rem_pio2+0x494>
 800aa40:	ab48      	add	r3, sp, #288	@ 0x120
 800aa42:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800aa46:	e9c5 ab00 	strd	sl, fp, [r5]
 800aa4a:	3c01      	subs	r4, #1
 800aa4c:	e6fd      	b.n	800a84a <__kernel_rem_pio2+0x2ca>
 800aa4e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800aa50:	2b02      	cmp	r3, #2
 800aa52:	dc0b      	bgt.n	800aa6c <__kernel_rem_pio2+0x4ec>
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	dc35      	bgt.n	800aac4 <__kernel_rem_pio2+0x544>
 800aa58:	d059      	beq.n	800ab0e <__kernel_rem_pio2+0x58e>
 800aa5a:	9b02      	ldr	r3, [sp, #8]
 800aa5c:	f003 0007 	and.w	r0, r3, #7
 800aa60:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800aa64:	ecbd 8b02 	vpop	{d8}
 800aa68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa6c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800aa6e:	2b03      	cmp	r3, #3
 800aa70:	d1f3      	bne.n	800aa5a <__kernel_rem_pio2+0x4da>
 800aa72:	9b05      	ldr	r3, [sp, #20]
 800aa74:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800aa78:	eb0d 0403 	add.w	r4, sp, r3
 800aa7c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800aa80:	4625      	mov	r5, r4
 800aa82:	46c2      	mov	sl, r8
 800aa84:	f1ba 0f00 	cmp.w	sl, #0
 800aa88:	dc69      	bgt.n	800ab5e <__kernel_rem_pio2+0x5de>
 800aa8a:	4645      	mov	r5, r8
 800aa8c:	2d01      	cmp	r5, #1
 800aa8e:	f300 8087 	bgt.w	800aba0 <__kernel_rem_pio2+0x620>
 800aa92:	9c05      	ldr	r4, [sp, #20]
 800aa94:	ab48      	add	r3, sp, #288	@ 0x120
 800aa96:	441c      	add	r4, r3
 800aa98:	2000      	movs	r0, #0
 800aa9a:	2100      	movs	r1, #0
 800aa9c:	f1b8 0f01 	cmp.w	r8, #1
 800aaa0:	f300 809c 	bgt.w	800abdc <__kernel_rem_pio2+0x65c>
 800aaa4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800aaa8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800aaac:	f1b9 0f00 	cmp.w	r9, #0
 800aab0:	f040 80a6 	bne.w	800ac00 <__kernel_rem_pio2+0x680>
 800aab4:	9b04      	ldr	r3, [sp, #16]
 800aab6:	e9c3 5600 	strd	r5, r6, [r3]
 800aaba:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800aabe:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800aac2:	e7ca      	b.n	800aa5a <__kernel_rem_pio2+0x4da>
 800aac4:	9d05      	ldr	r5, [sp, #20]
 800aac6:	ab48      	add	r3, sp, #288	@ 0x120
 800aac8:	441d      	add	r5, r3
 800aaca:	4644      	mov	r4, r8
 800aacc:	2000      	movs	r0, #0
 800aace:	2100      	movs	r1, #0
 800aad0:	2c00      	cmp	r4, #0
 800aad2:	da35      	bge.n	800ab40 <__kernel_rem_pio2+0x5c0>
 800aad4:	f1b9 0f00 	cmp.w	r9, #0
 800aad8:	d038      	beq.n	800ab4c <__kernel_rem_pio2+0x5cc>
 800aada:	4602      	mov	r2, r0
 800aadc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aae0:	9c04      	ldr	r4, [sp, #16]
 800aae2:	e9c4 2300 	strd	r2, r3, [r4]
 800aae6:	4602      	mov	r2, r0
 800aae8:	460b      	mov	r3, r1
 800aaea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800aaee:	f7f5 fc2b 	bl	8000348 <__aeabi_dsub>
 800aaf2:	ad4a      	add	r5, sp, #296	@ 0x128
 800aaf4:	2401      	movs	r4, #1
 800aaf6:	45a0      	cmp	r8, r4
 800aaf8:	da2b      	bge.n	800ab52 <__kernel_rem_pio2+0x5d2>
 800aafa:	f1b9 0f00 	cmp.w	r9, #0
 800aafe:	d002      	beq.n	800ab06 <__kernel_rem_pio2+0x586>
 800ab00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab04:	4619      	mov	r1, r3
 800ab06:	9b04      	ldr	r3, [sp, #16]
 800ab08:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ab0c:	e7a5      	b.n	800aa5a <__kernel_rem_pio2+0x4da>
 800ab0e:	9c05      	ldr	r4, [sp, #20]
 800ab10:	ab48      	add	r3, sp, #288	@ 0x120
 800ab12:	441c      	add	r4, r3
 800ab14:	2000      	movs	r0, #0
 800ab16:	2100      	movs	r1, #0
 800ab18:	f1b8 0f00 	cmp.w	r8, #0
 800ab1c:	da09      	bge.n	800ab32 <__kernel_rem_pio2+0x5b2>
 800ab1e:	f1b9 0f00 	cmp.w	r9, #0
 800ab22:	d002      	beq.n	800ab2a <__kernel_rem_pio2+0x5aa>
 800ab24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab28:	4619      	mov	r1, r3
 800ab2a:	9b04      	ldr	r3, [sp, #16]
 800ab2c:	e9c3 0100 	strd	r0, r1, [r3]
 800ab30:	e793      	b.n	800aa5a <__kernel_rem_pio2+0x4da>
 800ab32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ab36:	f7f5 fc09 	bl	800034c <__adddf3>
 800ab3a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab3e:	e7eb      	b.n	800ab18 <__kernel_rem_pio2+0x598>
 800ab40:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ab44:	f7f5 fc02 	bl	800034c <__adddf3>
 800ab48:	3c01      	subs	r4, #1
 800ab4a:	e7c1      	b.n	800aad0 <__kernel_rem_pio2+0x550>
 800ab4c:	4602      	mov	r2, r0
 800ab4e:	460b      	mov	r3, r1
 800ab50:	e7c6      	b.n	800aae0 <__kernel_rem_pio2+0x560>
 800ab52:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ab56:	f7f5 fbf9 	bl	800034c <__adddf3>
 800ab5a:	3401      	adds	r4, #1
 800ab5c:	e7cb      	b.n	800aaf6 <__kernel_rem_pio2+0x576>
 800ab5e:	ed35 7b02 	vldmdb	r5!, {d7}
 800ab62:	ed8d 7b00 	vstr	d7, [sp]
 800ab66:	ed95 7b02 	vldr	d7, [r5, #8]
 800ab6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab6e:	ec53 2b17 	vmov	r2, r3, d7
 800ab72:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab76:	f7f5 fbe9 	bl	800034c <__adddf3>
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	4606      	mov	r6, r0
 800ab80:	460f      	mov	r7, r1
 800ab82:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab86:	f7f5 fbdf 	bl	8000348 <__aeabi_dsub>
 800ab8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ab8e:	f7f5 fbdd 	bl	800034c <__adddf3>
 800ab92:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab96:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ab9a:	e9c5 6700 	strd	r6, r7, [r5]
 800ab9e:	e771      	b.n	800aa84 <__kernel_rem_pio2+0x504>
 800aba0:	ed34 7b02 	vldmdb	r4!, {d7}
 800aba4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800aba8:	ec51 0b17 	vmov	r0, r1, d7
 800abac:	4652      	mov	r2, sl
 800abae:	465b      	mov	r3, fp
 800abb0:	ed8d 7b00 	vstr	d7, [sp]
 800abb4:	f7f5 fbca 	bl	800034c <__adddf3>
 800abb8:	4602      	mov	r2, r0
 800abba:	460b      	mov	r3, r1
 800abbc:	4606      	mov	r6, r0
 800abbe:	460f      	mov	r7, r1
 800abc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abc4:	f7f5 fbc0 	bl	8000348 <__aeabi_dsub>
 800abc8:	4652      	mov	r2, sl
 800abca:	465b      	mov	r3, fp
 800abcc:	f7f5 fbbe 	bl	800034c <__adddf3>
 800abd0:	3d01      	subs	r5, #1
 800abd2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800abd6:	e9c4 6700 	strd	r6, r7, [r4]
 800abda:	e757      	b.n	800aa8c <__kernel_rem_pio2+0x50c>
 800abdc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800abe0:	f7f5 fbb4 	bl	800034c <__adddf3>
 800abe4:	f108 38ff 	add.w	r8, r8, #4294967295
 800abe8:	e758      	b.n	800aa9c <__kernel_rem_pio2+0x51c>
 800abea:	bf00      	nop
 800abec:	f3af 8000 	nop.w
	...
 800abf8:	41700000 	.word	0x41700000
 800abfc:	3e700000 	.word	0x3e700000
 800ac00:	9b04      	ldr	r3, [sp, #16]
 800ac02:	9a04      	ldr	r2, [sp, #16]
 800ac04:	601d      	str	r5, [r3, #0]
 800ac06:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ac0a:	605c      	str	r4, [r3, #4]
 800ac0c:	609f      	str	r7, [r3, #8]
 800ac0e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ac12:	60d3      	str	r3, [r2, #12]
 800ac14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ac18:	6110      	str	r0, [r2, #16]
 800ac1a:	6153      	str	r3, [r2, #20]
 800ac1c:	e71d      	b.n	800aa5a <__kernel_rem_pio2+0x4da>
 800ac1e:	bf00      	nop

0800ac20 <scalbn>:
 800ac20:	b570      	push	{r4, r5, r6, lr}
 800ac22:	ec55 4b10 	vmov	r4, r5, d0
 800ac26:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ac2a:	4606      	mov	r6, r0
 800ac2c:	462b      	mov	r3, r5
 800ac2e:	b991      	cbnz	r1, 800ac56 <scalbn+0x36>
 800ac30:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ac34:	4323      	orrs	r3, r4
 800ac36:	d03b      	beq.n	800acb0 <scalbn+0x90>
 800ac38:	4b33      	ldr	r3, [pc, #204]	@ (800ad08 <scalbn+0xe8>)
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	4629      	mov	r1, r5
 800ac3e:	2200      	movs	r2, #0
 800ac40:	f7f5 fd3a 	bl	80006b8 <__aeabi_dmul>
 800ac44:	4b31      	ldr	r3, [pc, #196]	@ (800ad0c <scalbn+0xec>)
 800ac46:	429e      	cmp	r6, r3
 800ac48:	4604      	mov	r4, r0
 800ac4a:	460d      	mov	r5, r1
 800ac4c:	da0f      	bge.n	800ac6e <scalbn+0x4e>
 800ac4e:	a326      	add	r3, pc, #152	@ (adr r3, 800ace8 <scalbn+0xc8>)
 800ac50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac54:	e01e      	b.n	800ac94 <scalbn+0x74>
 800ac56:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ac5a:	4291      	cmp	r1, r2
 800ac5c:	d10b      	bne.n	800ac76 <scalbn+0x56>
 800ac5e:	4622      	mov	r2, r4
 800ac60:	4620      	mov	r0, r4
 800ac62:	4629      	mov	r1, r5
 800ac64:	f7f5 fb72 	bl	800034c <__adddf3>
 800ac68:	4604      	mov	r4, r0
 800ac6a:	460d      	mov	r5, r1
 800ac6c:	e020      	b.n	800acb0 <scalbn+0x90>
 800ac6e:	460b      	mov	r3, r1
 800ac70:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ac74:	3936      	subs	r1, #54	@ 0x36
 800ac76:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ac7a:	4296      	cmp	r6, r2
 800ac7c:	dd0d      	ble.n	800ac9a <scalbn+0x7a>
 800ac7e:	2d00      	cmp	r5, #0
 800ac80:	a11b      	add	r1, pc, #108	@ (adr r1, 800acf0 <scalbn+0xd0>)
 800ac82:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac86:	da02      	bge.n	800ac8e <scalbn+0x6e>
 800ac88:	a11b      	add	r1, pc, #108	@ (adr r1, 800acf8 <scalbn+0xd8>)
 800ac8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac8e:	a318      	add	r3, pc, #96	@ (adr r3, 800acf0 <scalbn+0xd0>)
 800ac90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac94:	f7f5 fd10 	bl	80006b8 <__aeabi_dmul>
 800ac98:	e7e6      	b.n	800ac68 <scalbn+0x48>
 800ac9a:	1872      	adds	r2, r6, r1
 800ac9c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800aca0:	428a      	cmp	r2, r1
 800aca2:	dcec      	bgt.n	800ac7e <scalbn+0x5e>
 800aca4:	2a00      	cmp	r2, #0
 800aca6:	dd06      	ble.n	800acb6 <scalbn+0x96>
 800aca8:	f36f 531e 	bfc	r3, #20, #11
 800acac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800acb0:	ec45 4b10 	vmov	d0, r4, r5
 800acb4:	bd70      	pop	{r4, r5, r6, pc}
 800acb6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800acba:	da08      	bge.n	800acce <scalbn+0xae>
 800acbc:	2d00      	cmp	r5, #0
 800acbe:	a10a      	add	r1, pc, #40	@ (adr r1, 800ace8 <scalbn+0xc8>)
 800acc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acc4:	dac3      	bge.n	800ac4e <scalbn+0x2e>
 800acc6:	a10e      	add	r1, pc, #56	@ (adr r1, 800ad00 <scalbn+0xe0>)
 800acc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800accc:	e7bf      	b.n	800ac4e <scalbn+0x2e>
 800acce:	3236      	adds	r2, #54	@ 0x36
 800acd0:	f36f 531e 	bfc	r3, #20, #11
 800acd4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800acd8:	4620      	mov	r0, r4
 800acda:	4b0d      	ldr	r3, [pc, #52]	@ (800ad10 <scalbn+0xf0>)
 800acdc:	4629      	mov	r1, r5
 800acde:	2200      	movs	r2, #0
 800ace0:	e7d8      	b.n	800ac94 <scalbn+0x74>
 800ace2:	bf00      	nop
 800ace4:	f3af 8000 	nop.w
 800ace8:	c2f8f359 	.word	0xc2f8f359
 800acec:	01a56e1f 	.word	0x01a56e1f
 800acf0:	8800759c 	.word	0x8800759c
 800acf4:	7e37e43c 	.word	0x7e37e43c
 800acf8:	8800759c 	.word	0x8800759c
 800acfc:	fe37e43c 	.word	0xfe37e43c
 800ad00:	c2f8f359 	.word	0xc2f8f359
 800ad04:	81a56e1f 	.word	0x81a56e1f
 800ad08:	43500000 	.word	0x43500000
 800ad0c:	ffff3cb0 	.word	0xffff3cb0
 800ad10:	3c900000 	.word	0x3c900000
 800ad14:	00000000 	.word	0x00000000

0800ad18 <floor>:
 800ad18:	ec51 0b10 	vmov	r0, r1, d0
 800ad1c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ad20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad24:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ad28:	2e13      	cmp	r6, #19
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	4605      	mov	r5, r0
 800ad2e:	4680      	mov	r8, r0
 800ad30:	dc34      	bgt.n	800ad9c <floor+0x84>
 800ad32:	2e00      	cmp	r6, #0
 800ad34:	da17      	bge.n	800ad66 <floor+0x4e>
 800ad36:	a332      	add	r3, pc, #200	@ (adr r3, 800ae00 <floor+0xe8>)
 800ad38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3c:	f7f5 fb06 	bl	800034c <__adddf3>
 800ad40:	2200      	movs	r2, #0
 800ad42:	2300      	movs	r3, #0
 800ad44:	f7f5 ff48 	bl	8000bd8 <__aeabi_dcmpgt>
 800ad48:	b150      	cbz	r0, 800ad60 <floor+0x48>
 800ad4a:	2c00      	cmp	r4, #0
 800ad4c:	da55      	bge.n	800adfa <floor+0xe2>
 800ad4e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ad52:	432c      	orrs	r4, r5
 800ad54:	2500      	movs	r5, #0
 800ad56:	42ac      	cmp	r4, r5
 800ad58:	4c2b      	ldr	r4, [pc, #172]	@ (800ae08 <floor+0xf0>)
 800ad5a:	bf08      	it	eq
 800ad5c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ad60:	4621      	mov	r1, r4
 800ad62:	4628      	mov	r0, r5
 800ad64:	e023      	b.n	800adae <floor+0x96>
 800ad66:	4f29      	ldr	r7, [pc, #164]	@ (800ae0c <floor+0xf4>)
 800ad68:	4137      	asrs	r7, r6
 800ad6a:	ea01 0307 	and.w	r3, r1, r7
 800ad6e:	4303      	orrs	r3, r0
 800ad70:	d01d      	beq.n	800adae <floor+0x96>
 800ad72:	a323      	add	r3, pc, #140	@ (adr r3, 800ae00 <floor+0xe8>)
 800ad74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad78:	f7f5 fae8 	bl	800034c <__adddf3>
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	2300      	movs	r3, #0
 800ad80:	f7f5 ff2a 	bl	8000bd8 <__aeabi_dcmpgt>
 800ad84:	2800      	cmp	r0, #0
 800ad86:	d0eb      	beq.n	800ad60 <floor+0x48>
 800ad88:	2c00      	cmp	r4, #0
 800ad8a:	bfbe      	ittt	lt
 800ad8c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800ad90:	4133      	asrlt	r3, r6
 800ad92:	18e4      	addlt	r4, r4, r3
 800ad94:	ea24 0407 	bic.w	r4, r4, r7
 800ad98:	2500      	movs	r5, #0
 800ad9a:	e7e1      	b.n	800ad60 <floor+0x48>
 800ad9c:	2e33      	cmp	r6, #51	@ 0x33
 800ad9e:	dd0a      	ble.n	800adb6 <floor+0x9e>
 800ada0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800ada4:	d103      	bne.n	800adae <floor+0x96>
 800ada6:	4602      	mov	r2, r0
 800ada8:	460b      	mov	r3, r1
 800adaa:	f7f5 facf 	bl	800034c <__adddf3>
 800adae:	ec41 0b10 	vmov	d0, r0, r1
 800adb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adb6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800adba:	f04f 37ff 	mov.w	r7, #4294967295
 800adbe:	40df      	lsrs	r7, r3
 800adc0:	4207      	tst	r7, r0
 800adc2:	d0f4      	beq.n	800adae <floor+0x96>
 800adc4:	a30e      	add	r3, pc, #56	@ (adr r3, 800ae00 <floor+0xe8>)
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	f7f5 fabf 	bl	800034c <__adddf3>
 800adce:	2200      	movs	r2, #0
 800add0:	2300      	movs	r3, #0
 800add2:	f7f5 ff01 	bl	8000bd8 <__aeabi_dcmpgt>
 800add6:	2800      	cmp	r0, #0
 800add8:	d0c2      	beq.n	800ad60 <floor+0x48>
 800adda:	2c00      	cmp	r4, #0
 800addc:	da0a      	bge.n	800adf4 <floor+0xdc>
 800adde:	2e14      	cmp	r6, #20
 800ade0:	d101      	bne.n	800ade6 <floor+0xce>
 800ade2:	3401      	adds	r4, #1
 800ade4:	e006      	b.n	800adf4 <floor+0xdc>
 800ade6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800adea:	2301      	movs	r3, #1
 800adec:	40b3      	lsls	r3, r6
 800adee:	441d      	add	r5, r3
 800adf0:	4545      	cmp	r5, r8
 800adf2:	d3f6      	bcc.n	800ade2 <floor+0xca>
 800adf4:	ea25 0507 	bic.w	r5, r5, r7
 800adf8:	e7b2      	b.n	800ad60 <floor+0x48>
 800adfa:	2500      	movs	r5, #0
 800adfc:	462c      	mov	r4, r5
 800adfe:	e7af      	b.n	800ad60 <floor+0x48>
 800ae00:	8800759c 	.word	0x8800759c
 800ae04:	7e37e43c 	.word	0x7e37e43c
 800ae08:	bff00000 	.word	0xbff00000
 800ae0c:	000fffff 	.word	0x000fffff

0800ae10 <_init>:
 800ae10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae12:	bf00      	nop
 800ae14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae16:	bc08      	pop	{r3}
 800ae18:	469e      	mov	lr, r3
 800ae1a:	4770      	bx	lr

0800ae1c <_fini>:
 800ae1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1e:	bf00      	nop
 800ae20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae22:	bc08      	pop	{r3}
 800ae24:	469e      	mov	lr, r3
 800ae26:	4770      	bx	lr
