

================================================================
== Vitis HLS Report for 'decoder_bit_Loop_VITIS_LOOP_227_6_proc'
================================================================
* Date:           Mon Dec  5 17:43:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.680 us|  0.680 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_6  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%best_branch = alloca i32 1"   --->   Operation 6 'alloca' 'best_branch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %p_read_1, i32 %best_branch"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%best_branch_2 = load i32 %best_branch" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 12 'load' 'best_branch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln227 = icmp_eq  i6 %i, i6 32" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 15 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 16 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%i_2 = add i6 %i, i6 1" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 17 'add' 'i_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %_ifconv, void %decoder_bit_Loop_VITIS_LOOP_227_6_proc.exit" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 18 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:229]   --->   Operation 19 'zext' 'zext_ln229' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_trellis_survivor_V_addr = getelementptr i33 %temp_trellis_survivor_V, i64 0, i64 %zext_ln229"   --->   Operation 20 'getelementptr' 'temp_trellis_survivor_V_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%temp_trellis_survivor_V_load = load i6 %temp_trellis_survivor_V_addr"   --->   Operation 21 'load' 'temp_trellis_survivor_V_load' <Predicate = (!icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln227 = store i6 %i_2, i6 %i_1" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 22 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln238 = ret i1 %empty" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 51 'ret' 'ret_ln238' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.81>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_8_cast_i = zext i6 %i" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 23 'zext' 'i_8_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [ecc_decoder_src/src/decoder.cpp:228]   --->   Operation 24 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%temp_trellis_survivor_V_load = load i6 %temp_trellis_survivor_V_addr"   --->   Operation 25 'load' 'temp_trellis_survivor_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 64> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tobool_i = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %temp_trellis_survivor_V_load, i32 %i_8_cast_i" [ecc_decoder_src/src/decoder.cpp:229]   --->   Operation 26 'bitselect' 'tobool_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln232 = add i32 %best_branch_2, i32 4294967295" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 27 'add' 'add_ln232' <Predicate = (empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln232, i32 31" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.01ns)   --->   "%sub_ln232 = sub i32 1, i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 29 'sub' 'sub_ln232' <Predicate = (empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln232_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln232, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 30 'partselect' 'lshr_ln232_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i31 %lshr_ln232_1" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 31 'zext' 'zext_ln232' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%sub_ln232_1 = sub i32 0, i32 %zext_ln232" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 32 'sub' 'sub_ln232_1' <Predicate = (empty)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln232_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln232, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 33 'partselect' 'lshr_ln232_2' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i31 %lshr_ln232_2" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 34 'zext' 'zext_ln232_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%select_ln232 = select i1 %tmp, i32 %sub_ln232_1, i32 %zext_ln232_1" [ecc_decoder_src/src/decoder.cpp:232]   --->   Operation 35 'select' 'select_ln232' <Predicate = (empty)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%add_ln230 = add i32 %select_ln232, i32 32" [ecc_decoder_src/src/decoder.cpp:230]   --->   Operation 36 'add' 'add_ln230' <Predicate = (empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node best_branch_1)   --->   "%select_ln229 = select i1 %tobool_i, i32 %add_ln230, i32 %select_ln232" [ecc_decoder_src/src/decoder.cpp:229]   --->   Operation 37 'select' 'select_ln229' <Predicate = (empty)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %best_branch_2, i32 31" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 38 'bitselect' 'tmp_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%sub_ln238 = sub i32 0, i32 %best_branch_2" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 39 'sub' 'sub_ln238' <Predicate = (!empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln238_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln238, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 40 'partselect' 'lshr_ln238_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i31 %lshr_ln238_1" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 41 'zext' 'zext_ln238' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%sub_ln238_1 = sub i32 0, i32 %zext_ln238" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 42 'sub' 'sub_ln238_1' <Predicate = (!empty)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln238_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %best_branch_2, i32 1, i32 31" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 43 'partselect' 'lshr_ln238_2' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i31 %lshr_ln238_2" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 44 'zext' 'zext_ln238_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.44ns)   --->   "%select_ln238 = select i1 %tmp_1, i32 %sub_ln238_1, i32 %zext_ln238_1" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 45 'select' 'select_ln238' <Predicate = (!empty)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.01ns)   --->   "%add_ln236 = add i32 %select_ln238, i32 32" [ecc_decoder_src/src/decoder.cpp:236]   --->   Operation 46 'add' 'add_ln236' <Predicate = (!empty)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln235 = select i1 %tobool_i, i32 %add_ln236, i32 %select_ln238" [ecc_decoder_src/src/decoder.cpp:235]   --->   Operation 47 'select' 'select_ln235' <Predicate = (!empty)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.44ns) (out node of the LUT)   --->   "%best_branch_1 = select i1 %empty, i32 %select_ln229, i32 %select_ln235" [ecc_decoder_src/src/decoder.cpp:238]   --->   Operation 48 'select' 'best_branch_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln227 = store i32 %best_branch_1, i32 %best_branch" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 49 'store' 'store_ln227' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln227 = br void" [ecc_decoder_src/src/decoder.cpp:227]   --->   Operation 50 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('best_branch') [4]  (0 ns)
	'load' operation ('best_branch', ecc_decoder_src/src/decoder.cpp:238) on local variable 'best_branch' [11]  (0 ns)
	'getelementptr' operation ('temp_trellis_survivor_V_addr') [22]  (0 ns)
	'load' operation ('temp_trellis_survivor_V_load') on array 'temp_trellis_survivor_V' [23]  (1.24 ns)

 <State 2>: 4.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln238', ecc_decoder_src/src/decoder.cpp:238) [37]  (1.02 ns)
	'sub' operation ('sub_ln238_1', ecc_decoder_src/src/decoder.cpp:238) [40]  (1.01 ns)
	'select' operation ('select_ln238', ecc_decoder_src/src/decoder.cpp:238) [43]  (0.449 ns)
	'add' operation ('add_ln236', ecc_decoder_src/src/decoder.cpp:236) [44]  (1.02 ns)
	'select' operation ('select_ln235', ecc_decoder_src/src/decoder.cpp:235) [45]  (0.449 ns)
	'select' operation ('best_branch', ecc_decoder_src/src/decoder.cpp:238) [46]  (0.449 ns)
	'store' operation ('store_ln227', ecc_decoder_src/src/decoder.cpp:227) of variable 'best_branch', ecc_decoder_src/src/decoder.cpp:238 on local variable 'best_branch' [47]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
