/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/iomodule_v3_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap iomodule_v3_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/iomodule_v3_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work iomodule_v3_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.cmf
