[connectivity]
nk=m01300_a0:1:m01300_a0_1
sp=m01300_a0_1.input:DDR[0]
sp=m01300_a0_1.output:DDR[0]
sp=m01300_a0_1.match_index:DDR[0]
slr=m01300_a0_1:SLR0

[vivado]
# Vivado synthesis/implementation strategies for high LUT utilization
prop=run.synth_1.STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE=AreaOptimized_high
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraNetDelay_high
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore

