--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 779991 paths analyzed, 1854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.187ns.
--------------------------------------------------------------------------------
Slack:                  2.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_7 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.688 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_7 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_7
    SLICE_X5Y48.A5       net (fanout=7)        1.792   logic/M_timer_out[7]
    SLICE_X5Y48.A        Tilo                  0.259   logic/M_aluCompute_b[4]
                                                       logic/Mmux_M_aluCompute_a81
    DSP48_X0Y12.B7       net (fanout=1)        0.799   logic/M_aluCompute_a[7]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     17.083ns (5.779ns logic, 11.304ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  2.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_0 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.960ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_0 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_0
    SLICE_X7Y46.B1       net (fanout=7)        1.900   logic/M_timer_out[0]
    SLICE_X7Y46.B        Tilo                  0.259   logic/M_aluCompute_a[0]
                                                       logic/Mmux_M_aluCompute_a11
    DSP48_X0Y12.B0       net (fanout=2)        0.568   logic/M_aluCompute_a[0]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.960ns (5.779ns logic, 11.181ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  2.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_2 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.959ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_2 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_2
    SLICE_X4Y47.B4       net (fanout=8)        1.669   logic/M_timer_out[2]
    SLICE_X4Y47.B        Tilo                  0.254   M_counter_failscreen_q_2
                                                       logic/Mmux_M_aluCompute_a31
    DSP48_X0Y12.B2       net (fanout=2)        0.803   logic/M_aluCompute_a[2]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.959ns (5.774ns logic, 11.185ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  2.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_7 (FF)
  Destination:          logic/M_leftMines_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.909ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.688 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_7 to logic/M_leftMines_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_7
    SLICE_X5Y48.A5       net (fanout=7)        1.792   logic/M_timer_out[7]
    SLICE_X5Y48.A        Tilo                  0.259   logic/M_aluCompute_b[4]
                                                       logic/Mmux_M_aluCompute_a81
    DSP48_X0Y12.B7       net (fanout=1)        0.799   logic/M_aluCompute_a[7]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.A1      net (fanout=21)       3.359   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_23_dpot
                                                       logic/M_leftMines_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.909ns (5.779ns logic, 11.130ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_3 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.902ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_3 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_3
    SLICE_X7Y47.A4       net (fanout=12)       1.871   logic/M_timer_out[3]
    SLICE_X7Y47.A        Tilo                  0.259   logic/M_aluCompute_a[3]
                                                       logic/Mmux_M_aluCompute_a41
    DSP48_X0Y12.B3       net (fanout=2)        0.539   logic/M_aluCompute_a[3]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.902ns (5.779ns logic, 11.123ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  2.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_7 (FF)
  Destination:          logic/M_leftMines_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.896ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.683 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_7 to logic/M_leftMines_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_7
    SLICE_X5Y48.A5       net (fanout=7)        1.792   logic/M_timer_out[7]
    SLICE_X5Y48.A        Tilo                  0.259   logic/M_aluCompute_b[4]
                                                       logic/Mmux_M_aluCompute_a81
    DSP48_X0Y12.B7       net (fanout=1)        0.799   logic/M_aluCompute_a[7]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y27.C2      net (fanout=21)       3.346   logic/out
    SLICE_X15Y27.CLK     Tas                   0.373   M_leftMines_q_12
                                                       logic/M_leftMines_q_12_dpot
                                                       logic/M_leftMines_q_12
    -------------------------------------------------  ---------------------------
    Total                                     16.896ns (5.779ns logic, 11.117ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  3.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_7 (FF)
  Destination:          logic/M_leftMines_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.787ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.686 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_7 to logic/M_leftMines_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_7
    SLICE_X5Y48.A5       net (fanout=7)        1.792   logic/M_timer_out[7]
    SLICE_X5Y48.A        Tilo                  0.259   logic/M_aluCompute_b[4]
                                                       logic/Mmux_M_aluCompute_a81
    DSP48_X0Y12.B7       net (fanout=1)        0.799   logic/M_aluCompute_a[7]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y28.D3      net (fanout=21)       3.237   logic/out
    SLICE_X19Y28.CLK     Tas                   0.373   M_leftMines_q_29
                                                       logic/M_leftMines_q_29_dpot
                                                       logic/M_leftMines_q_29
    -------------------------------------------------  ---------------------------
    Total                                     16.787ns (5.779ns logic, 11.008ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  3.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_0 (FF)
  Destination:          logic/M_leftMines_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.786ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_0 to logic/M_leftMines_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_0
    SLICE_X7Y46.B1       net (fanout=7)        1.900   logic/M_timer_out[0]
    SLICE_X7Y46.B        Tilo                  0.259   logic/M_aluCompute_a[0]
                                                       logic/Mmux_M_aluCompute_a11
    DSP48_X0Y12.B0       net (fanout=2)        0.568   logic/M_aluCompute_a[0]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.A1      net (fanout=21)       3.359   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_23_dpot
                                                       logic/M_leftMines_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.786ns (5.779ns logic, 11.007ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  3.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_2 (FF)
  Destination:          logic/M_leftMines_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.785ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_2 to logic/M_leftMines_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_2
    SLICE_X4Y47.B4       net (fanout=8)        1.669   logic/M_timer_out[2]
    SLICE_X4Y47.B        Tilo                  0.254   M_counter_failscreen_q_2
                                                       logic/Mmux_M_aluCompute_a31
    DSP48_X0Y12.B2       net (fanout=2)        0.803   logic/M_aluCompute_a[2]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.A1      net (fanout=21)       3.359   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_23_dpot
                                                       logic/M_leftMines_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.785ns (5.774ns logic, 11.011ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  3.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_0 (FF)
  Destination:          logic/M_leftMines_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.683 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_0 to logic/M_leftMines_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_0
    SLICE_X7Y46.B1       net (fanout=7)        1.900   logic/M_timer_out[0]
    SLICE_X7Y46.B        Tilo                  0.259   logic/M_aluCompute_a[0]
                                                       logic/Mmux_M_aluCompute_a11
    DSP48_X0Y12.B0       net (fanout=2)        0.568   logic/M_aluCompute_a[0]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y27.C2      net (fanout=21)       3.346   logic/out
    SLICE_X15Y27.CLK     Tas                   0.373   M_leftMines_q_12
                                                       logic/M_leftMines_q_12_dpot
                                                       logic/M_leftMines_q_12
    -------------------------------------------------  ---------------------------
    Total                                     16.773ns (5.779ns logic, 10.994ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_2 (FF)
  Destination:          logic/M_leftMines_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.772ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.683 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_2 to logic/M_leftMines_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_2
    SLICE_X4Y47.B4       net (fanout=8)        1.669   logic/M_timer_out[2]
    SLICE_X4Y47.B        Tilo                  0.254   M_counter_failscreen_q_2
                                                       logic/Mmux_M_aluCompute_a31
    DSP48_X0Y12.B2       net (fanout=2)        0.803   logic/M_aluCompute_a[2]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y27.C2      net (fanout=21)       3.346   logic/out
    SLICE_X15Y27.CLK     Tas                   0.373   M_leftMines_q_12
                                                       logic/M_leftMines_q_12_dpot
                                                       logic/M_leftMines_q_12
    -------------------------------------------------  ---------------------------
    Total                                     16.772ns (5.774ns logic, 10.998ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  3.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_4 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.756ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.688 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_4 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.AQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_4
    SLICE_X4Y48.D3       net (fanout=11)       1.726   logic/M_timer_out[4]
    SLICE_X4Y48.D        Tilo                  0.254   logic/M_aluCompute_a[4]
                                                       logic/Mmux_M_aluCompute_a51
    DSP48_X0Y12.B4       net (fanout=2)        0.543   logic/M_aluCompute_a[4]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.756ns (5.774ns logic, 10.982ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  3.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_3 (FF)
  Destination:          logic/M_leftMines_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.728ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_3 to logic/M_leftMines_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_3
    SLICE_X7Y47.A4       net (fanout=12)       1.871   logic/M_timer_out[3]
    SLICE_X7Y47.A        Tilo                  0.259   logic/M_aluCompute_a[3]
                                                       logic/Mmux_M_aluCompute_a41
    DSP48_X0Y12.B3       net (fanout=2)        0.539   logic/M_aluCompute_a[3]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.A1      net (fanout=21)       3.359   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_23_dpot
                                                       logic/M_leftMines_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.728ns (5.779ns logic, 10.949ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  3.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_3 (FF)
  Destination:          logic/M_leftMines_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.683 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_3 to logic/M_leftMines_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_3
    SLICE_X7Y47.A4       net (fanout=12)       1.871   logic/M_timer_out[3]
    SLICE_X7Y47.A        Tilo                  0.259   logic/M_aluCompute_a[3]
                                                       logic/Mmux_M_aluCompute_a41
    DSP48_X0Y12.B3       net (fanout=2)        0.539   logic/M_aluCompute_a[3]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y27.C2      net (fanout=21)       3.346   logic/out
    SLICE_X15Y27.CLK     Tas                   0.373   M_leftMines_q_12
                                                       logic/M_leftMines_q_12_dpot
                                                       logic/M_leftMines_q_12
    -------------------------------------------------  ---------------------------
    Total                                     16.715ns (5.779ns logic, 10.936ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  3.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_7 (FF)
  Destination:          logic/M_leftMines_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.079ns (0.678 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_7 to logic/M_leftMines_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_7
    SLICE_X5Y48.A5       net (fanout=7)        1.792   logic/M_timer_out[7]
    SLICE_X5Y48.A        Tilo                  0.259   logic/M_aluCompute_b[4]
                                                       logic/Mmux_M_aluCompute_a81
    DSP48_X0Y12.B7       net (fanout=1)        0.799   logic/M_aluCompute_a[7]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y25.C2      net (fanout=21)       3.133   logic/out
    SLICE_X15Y25.CLK     Tas                   0.373   logic/M_leftMines_q[13]
                                                       logic/M_leftMines_q_13_dpot
                                                       logic/M_leftMines_q_13
    -------------------------------------------------  ---------------------------
    Total                                     16.683ns (5.779ns logic, 10.904ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  3.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_1 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_1 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.BQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_1
    SLICE_X5Y46.A5       net (fanout=7)        1.555   logic/M_timer_out[1]
    SLICE_X5Y46.A        Tilo                  0.259   logic/M_state_q_FSM_FFd2_3
                                                       logic/Mmux_M_aluCompute_a21
    DSP48_X0Y12.B1       net (fanout=2)        0.631   logic/M_aluCompute_a[1]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (5.779ns logic, 10.899ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  3.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_0 (FF)
  Destination:          logic/M_leftMines_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.664ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.686 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_0 to logic/M_leftMines_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_0
    SLICE_X7Y46.B1       net (fanout=7)        1.900   logic/M_timer_out[0]
    SLICE_X7Y46.B        Tilo                  0.259   logic/M_aluCompute_a[0]
                                                       logic/Mmux_M_aluCompute_a11
    DSP48_X0Y12.B0       net (fanout=2)        0.568   logic/M_aluCompute_a[0]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y28.D3      net (fanout=21)       3.237   logic/out
    SLICE_X19Y28.CLK     Tas                   0.373   M_leftMines_q_29
                                                       logic/M_leftMines_q_29_dpot
                                                       logic/M_leftMines_q_29
    -------------------------------------------------  ---------------------------
    Total                                     16.664ns (5.779ns logic, 10.885ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_2 (FF)
  Destination:          logic/M_leftMines_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.686 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_2 to logic/M_leftMines_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_2
    SLICE_X4Y47.B4       net (fanout=8)        1.669   logic/M_timer_out[2]
    SLICE_X4Y47.B        Tilo                  0.254   M_counter_failscreen_q_2
                                                       logic/Mmux_M_aluCompute_a31
    DSP48_X0Y12.B2       net (fanout=2)        0.803   logic/M_aluCompute_a[2]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y28.D3      net (fanout=21)       3.237   logic/out
    SLICE_X19Y28.CLK     Tas                   0.373   M_leftMines_q_29
                                                       logic/M_leftMines_q_29_dpot
                                                       logic/M_leftMines_q_29
    -------------------------------------------------  ---------------------------
    Total                                     16.663ns (5.774ns logic, 10.889ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  3.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_6 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.647ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.688 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_6 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.CQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_6
    SLICE_X4Y48.A5       net (fanout=8)        1.615   logic/M_timer_out[6]
    SLICE_X4Y48.A        Tilo                  0.254   logic/M_aluCompute_a[4]
                                                       logic/Mmux_M_aluCompute_a71
    DSP48_X0Y12.B6       net (fanout=2)        0.545   logic/M_aluCompute_a[6]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.647ns (5.774ns logic, 10.873ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  3.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_5 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.688 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_5 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.BQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_5
    SLICE_X4Y48.B5       net (fanout=9)        1.578   logic/M_timer_out[5]
    SLICE_X4Y48.B        Tilo                  0.254   logic/M_aluCompute_a[4]
                                                       logic/Mmux_M_aluCompute_a61
    DSP48_X0Y12.B5       net (fanout=2)        0.559   logic/M_aluCompute_a[5]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.624ns (5.774ns logic, 10.850ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  3.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_3 (FF)
  Destination:          logic/M_leftMines_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.686 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_3 to logic/M_leftMines_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_3
    SLICE_X7Y47.A4       net (fanout=12)       1.871   logic/M_timer_out[3]
    SLICE_X7Y47.A        Tilo                  0.259   logic/M_aluCompute_a[3]
                                                       logic/Mmux_M_aluCompute_a41
    DSP48_X0Y12.B3       net (fanout=2)        0.539   logic/M_aluCompute_a[3]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y28.D3      net (fanout=21)       3.237   logic/out
    SLICE_X19Y28.CLK     Tas                   0.373   M_leftMines_q_29
                                                       logic/M_leftMines_q_29_dpot
                                                       logic/M_leftMines_q_29
    -------------------------------------------------  ---------------------------
    Total                                     16.606ns (5.779ns logic, 10.827ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  3.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_4 (FF)
  Destination:          logic/M_leftMines_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.582ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.688 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_4 to logic/M_leftMines_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.AQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_4
    SLICE_X4Y48.D3       net (fanout=11)       1.726   logic/M_timer_out[4]
    SLICE_X4Y48.D        Tilo                  0.254   logic/M_aluCompute_a[4]
                                                       logic/Mmux_M_aluCompute_a51
    DSP48_X0Y12.B4       net (fanout=2)        0.543   logic/M_aluCompute_a[4]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.A1      net (fanout=21)       3.359   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_23_dpot
                                                       logic/M_leftMines_q_23
    -------------------------------------------------  ---------------------------
    Total                                     16.582ns (5.774ns logic, 10.808ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_4 (FF)
  Destination:          logic/M_leftMines_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.569ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.683 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_4 to logic/M_leftMines_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.AQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_4
    SLICE_X4Y48.D3       net (fanout=11)       1.726   logic/M_timer_out[4]
    SLICE_X4Y48.D        Tilo                  0.254   logic/M_aluCompute_a[4]
                                                       logic/Mmux_M_aluCompute_a51
    DSP48_X0Y12.B4       net (fanout=2)        0.543   logic/M_aluCompute_a[4]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y27.C2      net (fanout=21)       3.346   logic/out
    SLICE_X15Y27.CLK     Tas                   0.373   M_leftMines_q_12
                                                       logic/M_leftMines_q_12_dpot
                                                       logic/M_leftMines_q_12
    -------------------------------------------------  ---------------------------
    Total                                     16.569ns (5.774ns logic, 10.795ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  3.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_0 (FF)
  Destination:          logic/M_leftMines_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.560ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.678 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_0 to logic/M_leftMines_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_0
    SLICE_X7Y46.B1       net (fanout=7)        1.900   logic/M_timer_out[0]
    SLICE_X7Y46.B        Tilo                  0.259   logic/M_aluCompute_a[0]
                                                       logic/Mmux_M_aluCompute_a11
    DSP48_X0Y12.B0       net (fanout=2)        0.568   logic/M_aluCompute_a[0]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y25.C2      net (fanout=21)       3.133   logic/out
    SLICE_X15Y25.CLK     Tas                   0.373   logic/M_leftMines_q[13]
                                                       logic/M_leftMines_q_13_dpot
                                                       logic/M_leftMines_q_13
    -------------------------------------------------  ---------------------------
    Total                                     16.560ns (5.779ns logic, 10.781ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  3.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_2 (FF)
  Destination:          logic/M_leftMines_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.559ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.678 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_2 to logic/M_leftMines_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_2
    SLICE_X4Y47.B4       net (fanout=8)        1.669   logic/M_timer_out[2]
    SLICE_X4Y47.B        Tilo                  0.254   M_counter_failscreen_q_2
                                                       logic/Mmux_M_aluCompute_a31
    DSP48_X0Y12.B2       net (fanout=2)        0.803   logic/M_aluCompute_a[2]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y25.C2      net (fanout=21)       3.133   logic/out
    SLICE_X15Y25.CLK     Tas                   0.373   logic/M_leftMines_q[13]
                                                       logic/M_leftMines_q_13_dpot
                                                       logic/M_leftMines_q_13
    -------------------------------------------------  ---------------------------
    Total                                     16.559ns (5.774ns logic, 10.785ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  3.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_3 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.546ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.688 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_3 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_3
    SLICE_X7Y50.B4       net (fanout=12)       1.969   logic/M_timer_out[3]
    SLICE_X7Y50.B        Tilo                  0.259   logic/M_aluCompute_b[3]
                                                       logic/Mmux_M_aluCompute_b41
    DSP48_X0Y12.A3       net (fanout=1)        0.714   logic/M_aluCompute_b[3]
    DSP48_X0Y12.M7       Tdspdo_A_M            3.265   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.546ns (5.150ns logic, 11.396ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  3.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/M_counter_failscreen_q_1 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/M_counter_failscreen_q_1 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.DQ       Tcko                  0.525   logic/M_counter_failscreen_q[1]
                                                       logic/M_counter_failscreen_q_1
    SLICE_X5Y46.A1       net (fanout=8)        1.380   logic/M_counter_failscreen_q[1]
    SLICE_X5Y46.A        Tilo                  0.259   logic/M_state_q_FSM_FFd2_3
                                                       logic/Mmux_M_aluCompute_a21
    DSP48_X0Y12.B1       net (fanout=2)        0.631   logic/M_aluCompute_a[1]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.552ns (5.828ns logic, 10.724ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  3.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_7 (FF)
  Destination:          logic/M_leftMines_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.071ns (0.686 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_7 to logic/M_leftMines_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_7
    SLICE_X5Y48.A5       net (fanout=7)        1.792   logic/M_timer_out[7]
    SLICE_X5Y48.A        Tilo                  0.259   logic/M_aluCompute_b[4]
                                                       logic/Mmux_M_aluCompute_a81
    DSP48_X0Y12.B7       net (fanout=1)        0.799   logic/M_aluCompute_a[7]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y28.A6      net (fanout=21)       2.989   logic/out
    SLICE_X19Y28.CLK     Tas                   0.373   M_leftMines_q_29
                                                       logic/M_leftMines_q_26_dpot
                                                       logic/M_leftMines_q_26
    -------------------------------------------------  ---------------------------
    Total                                     16.539ns (5.779ns logic, 10.760ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  3.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_3 (FF)
  Destination:          logic/M_leftMines_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.502ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.678 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_3 to logic/M_leftMines_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   logic/M_timer_out[3]
                                                       logic/timer/M_totalTime_q_3
    SLICE_X7Y47.A4       net (fanout=12)       1.871   logic/M_timer_out[3]
    SLICE_X7Y47.A        Tilo                  0.259   logic/M_aluCompute_a[3]
                                                       logic/Mmux_M_aluCompute_a41
    DSP48_X0Y12.B3       net (fanout=2)        0.539   logic/M_aluCompute_a[3]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X15Y25.C2      net (fanout=21)       3.133   logic/out
    SLICE_X15Y25.CLK     Tas                   0.373   logic/M_leftMines_q[13]
                                                       logic/M_leftMines_q_13_dpot
                                                       logic/M_leftMines_q_13
    -------------------------------------------------  ---------------------------
    Total                                     16.502ns (5.779ns logic, 10.723ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               logic/timer/M_totalTime_q_5 (FF)
  Destination:          logic/M_leftMines_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.507ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.688 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: logic/timer/M_totalTime_q_5 to logic/M_leftMines_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.BQ       Tcko                  0.476   logic/M_timer_out[7]
                                                       logic/timer/M_totalTime_q_5
    SLICE_X7Y50.A6       net (fanout=9)        1.750   logic/M_timer_out[5]
    SLICE_X7Y50.A        Tilo                  0.259   logic/M_aluCompute_b[3]
                                                       logic/Mmux_M_aluCompute_b61
    DSP48_X0Y12.A5       net (fanout=1)        0.894   logic/M_aluCompute_b[5]
    DSP48_X0Y12.M7       Tdspdo_A_M            3.265   logic/aluCompute/Mmult_n0065
                                                       logic/aluCompute/Mmult_n0065
    SLICE_X1Y44.A5       net (fanout=1)        1.246   logic/aluCompute/n0065[7]
    SLICE_X1Y44.A        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/aluCompute/Mmux_out811
    SLICE_X1Y44.B4       net (fanout=4)        1.208   logic/M_aluCompute_out[7]
    SLICE_X1Y44.B        Tilo                  0.259   logic/timer/_n0031_inv
                                                       logic/out_SW0_1
    SLICE_X13Y47.A2      net (fanout=6)        2.726   logic/out_SW0
    SLICE_X13Y47.A       Tilo                  0.259   logic/M_now_position_col_q[2]
                                                       logic/out_1
    SLICE_X19Y29.C2      net (fanout=21)       3.533   logic/out
    SLICE_X19Y29.CLK     Tas                   0.373   M_leftMines_q_24
                                                       logic/M_leftMines_q_24_dpot
                                                       logic/M_leftMines_q_24
    -------------------------------------------------  ---------------------------
    Total                                     16.507ns (5.150ns logic, 11.357ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_con/M_sync_out/CLK
  Logical resource: left_con/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_con/M_sync_out/CLK
  Logical resource: up_con/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_con/M_sync_out/CLK
  Logical resource: down_con/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_con/M_sync_out/CLK
  Logical resource: myreset_con/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_con/M_sync_out/CLK
  Logical resource: confirm_con/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_con/M_sync_out/CLK
  Logical resource: right_con/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[3]/CLK
  Logical resource: right_con/M_ctr_q_0/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[3]/CLK
  Logical resource: right_con/M_ctr_q_1/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[3]/CLK
  Logical resource: right_con/M_ctr_q_2/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[3]/CLK
  Logical resource: right_con/M_ctr_q_3/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[7]/CLK
  Logical resource: right_con/M_ctr_q_4/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[7]/CLK
  Logical resource: right_con/M_ctr_q_5/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[7]/CLK
  Logical resource: right_con/M_ctr_q_6/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[7]/CLK
  Logical resource: right_con/M_ctr_q_7/CK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[11]/CLK
  Logical resource: right_con/M_ctr_q_8/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[11]/CLK
  Logical resource: right_con/M_ctr_q_9/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[11]/CLK
  Logical resource: right_con/M_ctr_q_10/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[11]/CLK
  Logical resource: right_con/M_ctr_q_11/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[15]/CLK
  Logical resource: right_con/M_ctr_q_12/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[15]/CLK
  Logical resource: right_con/M_ctr_q_13/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[15]/CLK
  Logical resource: right_con/M_ctr_q_14/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[15]/CLK
  Logical resource: right_con/M_ctr_q_15/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[19]/CLK
  Logical resource: right_con/M_ctr_q_16/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[19]/CLK
  Logical resource: right_con/M_ctr_q_17/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[19]/CLK
  Logical resource: right_con/M_ctr_q_18/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_con/M_ctr_q[19]/CLK
  Logical resource: right_con/M_ctr_q_19/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_gclk_q_3/CLK
  Logical resource: logic/M_gclk_q_0/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_gclk_q_3/CLK
  Logical resource: logic/M_gclk_q_1/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_gclk_q_3/CLK
  Logical resource: logic/M_gclk_q_2/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.187|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 779991 paths, 0 nets, and 3599 connections

Design statistics:
   Minimum period:  17.187ns{1}   (Maximum frequency:  58.184MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 22:13:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 181 MB



