# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition
# File: E:/Documents and Settings/Roderick Hoffman/Desktop/Cam_Proj/shift_reg/shift_reg.csv
# Generated on: Thu Oct 25 17:33:01 2012

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,I/O Bank,VREF Group
clk,Input,PIN_6,3.3-V LVCMOS,,,,,1,B1_N0
q[3],Output,PIN_43,3.3-V LVCMOS,,,,,2,B2_N0
q[2],Output,PIN_44,3.3-V LVCMOS,,,,,2,B2_N1
q[1],Output,PIN_45,3.3-V LVCMOS,,,,,2,B2_N1
q[0],Output,PIN_46,3.3-V LVCMOS,,,,,2,B2_N1
reset,Input,PIN_39,3.3-V LVCMOS,,,,,2,B2_N0
s_in,Input,PIN_41,3.3-V LVCMOS,,,,,2,B2_N0
strobe,Input,PIN_9,3.3-V LVCMOS,,,,,1,B1_N1
