{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521476423323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521476423327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 13:20:23 2018 " "Processing started: Mon Mar 19 13:20:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521476423327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521476423327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xbar_gen_5 -c xbar_gen_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off xbar_gen_5 -c xbar_gen_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521476423327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521476423638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521476423638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xbar_stage_8.vhd 2 1 " "Using design file xbar_stage_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xbar_stage_8-rtl " "Found design unit 1: xbar_stage_8-rtl" {  } { { "xbar_stage_8.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_stage_8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521476432098 ""} { "Info" "ISGN_ENTITY_NAME" "1 xbar_stage_8 " "Found entity 1: xbar_stage_8" {  } { { "xbar_stage_8.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_stage_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521476432098 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521476432098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xbar_stage_8 " "Elaborating entity \"xbar_stage_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521476432105 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xbar_gen.vhd 2 1 " "Using design file xbar_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xbar_gen-rtl " "Found design unit 1: xbar_gen-rtl" {  } { { "xbar_gen.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521476432123 ""} { "Info" "ISGN_ENTITY_NAME" "1 xbar_gen " "Found entity 1: xbar_gen" {  } { { "xbar_gen.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521476432123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521476432123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xbar_gen xbar_gen:xbar5 " "Elaborating entity \"xbar_gen\" for hierarchy \"xbar_gen:xbar5\"" {  } { { "xbar_stage_8.vhd" "xbar5" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_stage_8.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521476432124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xbar_v1.vhd 2 1 " "Using design file xbar_v1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xbar_v1-rtl " "Found design unit 1: xbar_v1-rtl" {  } { { "xbar_v1.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_v1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521476432129 ""} { "Info" "ISGN_ENTITY_NAME" "1 xbar_v1 " "Found entity 1: xbar_v1" {  } { { "xbar_v1.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_v1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521476432129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521476432129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xbar_v1 xbar_gen:xbar5\|xbar_v1:\\G1:0:xbar " "Elaborating entity \"xbar_v1\" for hierarchy \"xbar_gen:xbar5\|xbar_v1:\\G1:0:xbar\"" {  } { { "xbar_gen.vhd" "\\G1:0:xbar" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 1/lab03-xbar-gen-5/xbar_gen.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521476432130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521476432628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521476432922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521476432922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521476432972 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521476432972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521476432972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521476432972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1185 " "Peak virtual memory: 1185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521476432991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 13:20:32 2018 " "Processing ended: Mon Mar 19 13:20:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521476432991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521476432991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521476432991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521476432991 ""}
