// Seed: 3870308160
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3
);
  tri id_5 = id_3, id_6 = -1;
  integer id_7 = id_5;
  logic id_8 = id_6;
  assign id_6 = -1;
  always if ("") if (-1'b0);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3
);
  assign id_2 = id_0;
  or primCall (id_2, id_3, id_1, id_0);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic id_5;
endmodule
