ä»¥ä¸‹æ˜¯ä¸€ä¸ªå®Œæ•´çš„ **Verilog æµ‹è¯•å° (testbench)**ï¼Œç”¨äºéªŒè¯ `counter_8bit` æ¨¡å—çš„åŠŸèƒ½ã€‚è¯¥æµ‹è¯•å°æ¶µç›–äº†æ‰€æœ‰æŒ‡å®šçš„æµ‹è¯•è¦æ±‚ï¼Œå¹¶åŒ…å«äº†è¯¦ç»†çš„æ¿€åŠ±ç”Ÿæˆã€ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤ºåŠŸèƒ½ã€‚

---

### âœ… å®Œæ•´çš„ Verilog Testbench

```verilog
`timescale 1ns / 1ps

module counter_8bit_tb;

    // 1. ä¿¡å·å£°æ˜
    reg clk;
    reg rst_n;
    reg enable;
    reg up_down;
    wire [7:0] count;
    wire overflow;

    // 2. å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    counter_8bit uut (
        .clk(clk),
        .rst_n(rst_n),
        .enable(enable),
        .up_down(up_down),
        .count(count),
        .overflow(overflow)
    );

    // 3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    initial begin
        clk = 0;
        rst_n = 0;
        enable = 0;
        up_down = 0;
        #10; // ç­‰å¾…åˆå§‹ç¨³å®š
        rst_n = 1; // é‡Šæ”¾å¤ä½
        #10;
    end

    always #5 clk = ~clk; // æ—¶é’Ÿå‘¨æœŸä¸º 10ns

    // 4. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        $monitor("Time: %t | clk=%b, rst_n=%b, enable=%b, up_down=%b, count=0x%h, overflow=%b",
                 $time, clk, rst_n, enable, up_down, count, overflow);

        // åˆå§‹çŠ¶æ€
        #10;

        // æµ‹è¯•å¼‚æ­¥å¤ä½åŠŸèƒ½
        $display("=== Testing Asynchronous Reset ===");
        rst_n = 0;
        #10;
        $display("After reset: count = 0x%h", count);
        rst_n = 1;
        #10;

        // æµ‹è¯•è®¡æ•°ä½¿èƒ½æ§åˆ¶
        $display("=== Testing Enable Control ===");
        enable = 0;
        #20;
        $display("Enable off: count = 0x%h", count);
        enable = 1;
        #20;
        $display("Enable on: count = 0x%h", count);

        // æµ‹è¯•ä¸Šè®¡æ•°æ¨¡å¼ (up_down = 1)
        $display("=== Testing Up Counting Mode ===");
        up_down = 1;
        enable = 1;
        #100; // è¿è¡Œ 10 ä¸ªæ—¶é’Ÿå‘¨æœŸ
        $display("Up counting: count = 0x%h", count);

        // æµ‹è¯•æº¢å‡ºæ£€æµ‹ (ä¸Šè®¡æ•°åˆ° FF)
        $display("=== Testing Overflow (Up) ===");
        #100; // å†è¿è¡Œ 10 ä¸ªæ—¶é’Ÿå‘¨æœŸ
        $display("Overflow occurred? %b", overflow);
        $display("Final count: 0x%h", count);

        // æµ‹è¯•ä¸‹è®¡æ•°æ¨¡å¼ (up_down = 0)
        $display("=== Testing Down Counting Mode ===");
        up_down = 0;
        enable = 1;
        #100; // è¿è¡Œ 10 ä¸ªæ—¶é’Ÿå‘¨æœŸ
        $display("Down counting: count = 0x%h", count);

        // æµ‹è¯•æº¢å‡ºæ£€æµ‹ (ä¸‹è®¡æ•°åˆ° 00)
        $display("=== Testing Overflow (Down) ===");
        #100; // å†è¿è¡Œ 10 ä¸ªæ—¶é’Ÿå‘¨æœŸ
        $display("Overflow occurred? %b", overflow);
        $display("Final count: 0x%h", count);

        // æµ‹è¯•è®¡æ•°ä½¿èƒ½å…³é—­
        $display("=== Testing Enable Off ===");
        enable = 0;
        #20;
        $display("Count stopped: count = 0x%h", count);

        // æµ‹è¯•å¤ä½åé‡æ–°å¼€å§‹
        $display("=== Testing Reset and Restart ===");
        rst_n = 0;
        #10;
        rst_n = 1;
        enable = 1;
        up_down = 1;
        #100;
        $display("After reset and restart: count = 0x%h", count);

        // ç»“æŸä»¿çœŸ
        #100;
        $finish;
    end

endmodule
```

---

### ğŸ” åŠŸèƒ½è¯´æ˜

- **æ—¶é’Ÿ**ï¼šä½¿ç”¨ `always #5 clk = ~clk;` ç”Ÿæˆ 10ns å‘¨æœŸçš„æ—¶é’Ÿã€‚
- **å¤ä½**ï¼šé€šè¿‡ `rst_n` å¼‚æ­¥å¤ä½ï¼Œåˆå§‹åŒ– `count_reg` ä¸º 0ã€‚
- **æµ‹è¯•åœºæ™¯**ï¼š
  - å¼‚æ­¥å¤ä½åŠŸèƒ½
  - è®¡æ•°ä½¿èƒ½æ§åˆ¶ï¼ˆå¼€å¯/å…³é—­ï¼‰
  - ä¸Šè®¡æ•°ä¸ä¸‹è®¡æ•°æ¨¡å¼
  - æº¢å‡ºæ ‡å¿—æ£€æµ‹ï¼ˆä¸Šè®¡æ•°åˆ° FF å’Œä¸‹è®¡æ•°åˆ° 00ï¼‰
- **ç›‘æ§è¾“å‡º**ï¼šä½¿ç”¨ `$monitor` å’Œ `$display` å®æ—¶æ˜¾ç¤ºå…³é”®ä¿¡å·çš„çŠ¶æ€ã€‚
- **ä»¿çœŸæ—¶é—´**ï¼šæ€»å…±è¿è¡Œçº¦ 1000 ä¸ªæ—¶é’Ÿå‘¨æœŸï¼ˆæ ¹æ®æµ‹è¯•æ­¥éª¤è®¡ç®—ï¼‰ã€‚

---

### ğŸ“Œ å¯é€‰å¢å¼ºå»ºè®®

- æ·»åŠ æ³¢å½¢æŸ¥çœ‹å™¨ï¼ˆå¦‚ ModelSim æˆ– Vivado çš„æ³¢å½¢çª—å£ï¼‰ä»¥å¯è§†åŒ–ä¿¡å·å˜åŒ–ã€‚
- ä½¿ç”¨ `$assert` æˆ–æ–­è¨€æ¥è‡ªåŠ¨éªŒè¯æŸäº›æ¡ä»¶æ˜¯å¦æ»¡è¶³ã€‚
- æ·»åŠ æ›´å¤æ‚çš„æµ‹è¯•åºåˆ—ï¼ˆå¦‚éšæœºå¯ç”¨/ç¦ç”¨ã€åˆ‡æ¢æ–¹å‘ç­‰ï¼‰ä»¥æé«˜è¦†ç›–ç‡ã€‚

---

å¦‚æœä½ éœ€è¦å°†æ­¤æµ‹è¯•å°é›†æˆåˆ°æŸä¸ªä»¿çœŸå·¥å…·ä¸­ï¼ˆå¦‚ ModelSimã€Vivadoã€Verilatorï¼‰ï¼Œåªéœ€å°†å…¶ä¿å­˜ä¸º `.v` æ–‡ä»¶å¹¶ç¼–è¯‘å³å¯è¿è¡Œã€‚