Qflow static timing analysis logfile created on Tue Dec 10 20:42:59 MST 2024
Running vesta static timing analysis
vesta --long up_counter.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "up_counter"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 64 lines.
Number of paths analyzed:  16

Top 16 maximum delay paths:
Path DFFSR_2/CLK to DFFSR_8/D delay 1715.14 ps
      0.0 ps     clk:             ->   DFFSR_2/CLK
    561.3 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    831.9 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1038.8 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
   1284.6 ps    _17_: NAND3X1_2/Y -> OAI21X1_1/B
   1425.5 ps    _19_: OAI21X1_1/Y -> NAND2X1_4/A
   1532.4 ps  _0__7_: NAND2X1_4/Y ->   DFFSR_8/D

   clock skew at destination = 0
   setup at destination = 182.695

Path DFFSR_2/CLK to DFFSR_7/D delay 1623.23 ps
      0.0 ps     clk:             ->   DFFSR_2/CLK
    561.3 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    831.9 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1038.8 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
   1284.6 ps    _17_: NAND3X1_2/Y -> XNOR2X1_3/A
   1440.0 ps  _0__6_: XNOR2X1_3/Y ->   DFFSR_7/D

   clock skew at destination = 0
   setup at destination = 183.223

Path DFFSR_2/CLK to DFFSR_6/D delay 1421.76 ps
      0.0 ps     clk:             ->   DFFSR_2/CLK
    561.3 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    831.9 ps     _5_: NAND2X1_2/Y ->  NOR3X1_1/C
   1019.6 ps     _9_:  NOR3X1_1/Y -> AOI21X1_2/A
   1156.0 ps    _13_: AOI21X1_2/Y ->  NOR2X1_8/B
   1238.5 ps  _0__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = 0
   setup at destination = 183.216

Path DFFSR_2/CLK to DFFSR_4/D delay 1414.8 ps
      0.0 ps     clk:             ->   DFFSR_2/CLK
    561.3 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    831.9 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1038.8 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_5/B
   1151.1 ps     _7_:  NOR2X1_5/Y ->  NOR2X1_6/B
   1232.0 ps  _0__3_:  NOR2X1_6/Y ->   DFFSR_4/D

   clock skew at destination = 0
   setup at destination = 182.777

Path DFFSR_2/CLK to DFFSR_5/D delay 1320.52 ps
      0.0 ps     clk:             ->   DFFSR_2/CLK
    561.3 ps    _23_:   DFFSR_2/Q ->  AND2X2_2/A
    800.9 ps    _11_:  AND2X2_2/Y -> NAND3X1_1/C
    987.1 ps    _12_: NAND3X1_1/Y -> XNOR2X1_2/A
   1137.3 ps  _0__4_: XNOR2X1_2/Y ->   DFFSR_5/D

   clock skew at destination = 0
   setup at destination = 183.202

Path DFFSR_2/CLK to DFFSR_3/D delay 1312.01 ps
      0.0 ps     clk:             ->   DFFSR_2/CLK
    561.3 ps    _23_:   DFFSR_2/Q -> NAND2X1_2/A
    831.9 ps     _5_: NAND2X1_2/Y ->  NOR2X1_3/B
   1038.8 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_4/A
   1125.1 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   clock skew at destination = 0
   setup at destination = 186.933

Path DFFSR_1/CLK to DFFSR_2/D delay 1095.99 ps
      0.0 ps     clk:             ->   DFFSR_1/CLK
    459.9 ps    _22_:   DFFSR_1/Q -> NAND2X1_1/B
    742.1 ps     _3_: NAND2X1_1/Y -> XNOR2X1_1/A
    912.7 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   clock skew at destination = 0
   setup at destination = 183.287

Path DFFSR_1/CLK to DFFSR_1/D delay 987.465 ps
      0.0 ps     clk:            ->  DFFSR_1/CLK
    459.9 ps    _22_:  DFFSR_1/Q -> AND2X2_1/B
    731.2 ps     _1_: AND2X2_1/Y -> NOR2X1_2/B
    804.8 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   clock skew at destination = 0
   setup at destination = 182.695

Path DFFSR_2/CLK to output pin out1 delay 753.457 ps
      0.0 ps   clk:           -> DFFSR_2/CLK
    561.3 ps  _23_: DFFSR_2/Q -> BUFX2_2/A
    753.5 ps  out1: BUFX2_2/Y -> out1

Path DFFSR_5/CLK to output pin out4 delay 707.722 ps
      0.0 ps   clk:           -> DFFSR_5/CLK
    526.4 ps  _26_: DFFSR_5/Q -> BUFX2_5/A
    707.7 ps  out4: BUFX2_5/Y -> out4

Path DFFSR_7/CLK to output pin out6 delay 686.377 ps
      0.0 ps   clk:           -> DFFSR_7/CLK
    510.2 ps  _28_: DFFSR_7/Q -> BUFX2_7/A
    686.4 ps  out6: BUFX2_7/Y -> out6

Path DFFSR_4/CLK to output pin out3 delay 667.698 ps
      0.0 ps   clk:           -> DFFSR_4/CLK
    496.4 ps  _25_: DFFSR_4/Q -> BUFX2_4/A
    667.7 ps  out3: BUFX2_4/Y -> out3

Path DFFSR_3/CLK to output pin out2 delay 618.332 ps
      0.0 ps   clk:           -> DFFSR_3/CLK
    460.0 ps  _24_: DFFSR_3/Q -> BUFX2_3/A
    618.3 ps  out2: BUFX2_3/Y -> out2

Path DFFSR_1/CLK to output pin out0 delay 618.291 ps
      0.0 ps   clk:           -> DFFSR_1/CLK
    459.9 ps  _22_: DFFSR_1/Q -> BUFX2_1/A
    618.3 ps  out0: BUFX2_1/Y -> out0

Path DFFSR_6/CLK to output pin out5 delay 577.35 ps
      0.0 ps   clk:           -> DFFSR_6/CLK
    429.8 ps  _27_: DFFSR_6/Q -> BUFX2_6/A
    577.3 ps  out5: BUFX2_6/Y -> out5

Path DFFSR_8/CLK to output pin out7 delay 554.262 ps
      0.0 ps   clk:           -> DFFSR_8/CLK
    413.8 ps  _29_: DFFSR_8/Q -> BUFX2_8/A
    554.3 ps  out7: BUFX2_8/Y -> out7

Computed maximum clock frequency (zero margin) = 583.044 MHz
-----------------------------------------

Number of paths analyzed:  16

Top 16 minimum delay paths:
Path DFFSR_8/CLK to output pin out7 delay 513.978 ps
      0.0 ps   clk:           -> DFFSR_8/CLK
    399.8 ps  _29_: DFFSR_8/Q -> BUFX2_8/A
    514.0 ps  out7: BUFX2_8/Y -> out7

Path DFFSR_6/CLK to output pin out5 delay 535.557 ps
      0.0 ps   clk:           -> DFFSR_6/CLK
    418.0 ps  _27_: DFFSR_6/Q -> BUFX2_6/A
    535.6 ps  out5: BUFX2_6/Y -> out5

Path DFFSR_8/CLK to DFFSR_8/D delay 556.76 ps
      0.0 ps     clk:             ->   DFFSR_8/CLK
    399.8 ps    _29_:   DFFSR_8/Q -> OAI21X1_1/C
    500.6 ps    _19_: OAI21X1_1/Y -> NAND2X1_4/A
    549.9 ps  _0__7_: NAND2X1_4/Y ->   DFFSR_8/D

   clock skew at destination = 0
   hold at destination = 6.88983

Path DFFSR_1/CLK to output pin out0 delay 576.442 ps
      0.0 ps   clk:           -> DFFSR_1/CLK
    452.4 ps  _22_: DFFSR_1/Q -> BUFX2_1/A
    576.4 ps  out0: BUFX2_1/Y -> out0

Path DFFSR_3/CLK to output pin out2 delay 576.445 ps
      0.0 ps   clk:           -> DFFSR_3/CLK
    452.4 ps  _24_: DFFSR_3/Q -> BUFX2_3/A
    576.4 ps  out2: BUFX2_3/Y -> out2

Path DFFSR_6/CLK to DFFSR_6/D delay 601.338 ps
      0.0 ps     clk:             ->   DFFSR_6/CLK
    418.0 ps    _27_:   DFFSR_6/Q -> AOI21X1_2/C
    517.5 ps    _13_: AOI21X1_2/Y ->  NOR2X1_8/B
    587.9 ps  _0__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = 0
   hold at destination = 13.4195

Path DFFSR_4/CLK to output pin out3 delay 625.8 ps
      0.0 ps   clk:           -> DFFSR_4/CLK
    494.1 ps  _25_: DFFSR_4/Q -> BUFX2_4/A
    625.8 ps  out3: BUFX2_4/Y -> out3

Path DFFSR_1/CLK to DFFSR_1/D delay 628.838 ps
      0.0 ps     clk:            ->  DFFSR_1/CLK
    452.4 ps    _22_:  DFFSR_1/Q -> NOR2X1_1/B
    555.4 ps     _2_: NOR2X1_1/Y -> NOR2X1_2/A
    634.0 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   clock skew at destination = 0
   hold at destination = -5.13606

Path DFFSR_7/CLK to output pin out6 delay 644.277 ps
      0.0 ps   clk:           -> DFFSR_7/CLK
    509.6 ps  _28_: DFFSR_7/Q -> BUFX2_7/A
    644.3 ps  out6: BUFX2_7/Y -> out6

Path DFFSR_3/CLK to DFFSR_3/D delay 644.294 ps
      0.0 ps     clk:             ->   DFFSR_3/CLK
    452.4 ps    _24_:   DFFSR_3/Q -> AOI21X1_1/C
    560.0 ps     _4_: AOI21X1_1/Y ->  NOR2X1_4/B
    632.1 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   clock skew at destination = 0
   hold at destination = 12.2224

Path DFFSR_5/CLK to output pin out4 delay 663.647 ps
      0.0 ps   clk:           -> DFFSR_5/CLK
    525.7 ps  _26_: DFFSR_5/Q -> BUFX2_5/A
    663.6 ps  out4: BUFX2_5/Y -> out4

Path DFFSR_7/CLK to DFFSR_7/D delay 664.042 ps
      0.0 ps     clk:             ->   DFFSR_7/CLK
    509.6 ps    _28_:   DFFSR_7/Q -> XNOR2X1_3/B
    674.3 ps  _0__6_: XNOR2X1_3/Y ->   DFFSR_7/D

   clock skew at destination = 0
   hold at destination = -10.2374

Path DFFSR_5/CLK to DFFSR_5/D delay 681.376 ps
      0.0 ps     clk:             ->   DFFSR_5/CLK
    525.7 ps    _26_:   DFFSR_5/Q -> XNOR2X1_2/B
    692.0 ps  _0__4_: XNOR2X1_2/Y ->   DFFSR_5/D

   clock skew at destination = 0
   hold at destination = -10.6309

Path DFFSR_4/CLK to DFFSR_4/D delay 685.161 ps
      0.0 ps     clk:            ->  DFFSR_4/CLK
    494.1 ps    _25_:  DFFSR_4/Q -> NOR2X1_5/A
    600.2 ps     _7_: NOR2X1_5/Y -> NOR2X1_6/B
    674.0 ps  _0__3_: NOR2X1_6/Y ->  DFFSR_4/D

   clock skew at destination = 0
   hold at destination = 11.1627

Path DFFSR_2/CLK to output pin out1 delay 700.856 ps
      0.0 ps   clk:           -> DFFSR_2/CLK
    556.4 ps  _23_: DFFSR_2/Q -> BUFX2_2/A
    700.9 ps  out1: BUFX2_2/Y -> out1

Path DFFSR_2/CLK to DFFSR_2/D delay 714.534 ps
      0.0 ps     clk:             ->   DFFSR_2/CLK
    556.4 ps    _23_:   DFFSR_2/Q -> XNOR2X1_1/B
    725.9 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   clock skew at destination = 0
   hold at destination = -11.4132

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  24

Top 20 maximum delay paths:
Path input pin enable to DFFSR_8/D delay 1156.39 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    476.7 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
    725.5 ps    _17_: NAND3X1_2/Y -> OAI21X1_1/B
    866.7 ps    _19_: OAI21X1_1/Y -> NAND2X1_4/A
    973.7 ps  _0__7_: NAND2X1_4/Y ->   DFFSR_8/D

   setup at destination = 182.701

Path input pin enable to DFFSR_7/D delay 1064.41 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    476.7 ps     _6_:  NOR2X1_3/Y -> NAND3X1_2/C
    725.5 ps    _17_: NAND3X1_2/Y -> XNOR2X1_3/A
    881.2 ps  _0__6_: XNOR2X1_3/Y ->   DFFSR_7/D

   setup at destination = 183.224

Path input pin enable to DFFSR_6/D delay 882.619 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y ->  NOR3X1_1/B
    477.1 ps     _9_:  NOR3X1_1/Y -> AOI21X1_2/A
    616.1 ps    _13_: AOI21X1_2/Y ->  NOR2X1_8/B
    699.2 ps  _0__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   setup at destination = 183.395

Path input pin enable to DFFSR_4/D delay 854.429 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    476.7 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_5/B
    590.4 ps     _7_:  NOR2X1_5/Y ->  NOR2X1_6/B
    671.6 ps  _0__3_:  NOR2X1_6/Y ->   DFFSR_4/D

   setup at destination = 182.846

Path input pin enable to DFFSR_3/D delay 750.664 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y ->  NOR2X1_3/A
    476.7 ps     _6_:  NOR2X1_3/Y ->  NOR2X1_4/A
    563.4 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   setup at destination = 187.287

Path input pin enable to DFFSR_5/D delay 746.957 ps
      0.0 ps  enable:             ->  AND2X2_1/A
    178.6 ps     _1_:  AND2X2_1/Y -> NAND3X1_1/B
    406.1 ps    _12_: NAND3X1_1/Y -> XNOR2X1_2/A
    563.7 ps  _0__4_: XNOR2X1_2/Y ->   DFFSR_5/D

   setup at destination = 183.232

Path input pin enable to DFFSR_2/D delay 579.727 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y -> XNOR2X1_1/A
    396.4 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   setup at destination = 183.298

Path input pin enable to DFFSR_1/D delay 433.812 ps
      0.0 ps  enable:            -> AND2X2_1/A
    178.6 ps     _1_: AND2X2_1/Y -> NOR2X1_2/B
    251.3 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   setup at destination = 182.474

Path input pin clk to DFFSR_1/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_1/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_2/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_2/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_3/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_3/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_4/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_4/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_5/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_5/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_6/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_6/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_7/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_7/CLK

   setup at destination = 337.338

Path input pin clk to DFFSR_8/CLK delay 337.338 ps
      0.0 ps  clk:   -> DFFSR_8/CLK

   setup at destination = 337.338

Path input pin reset to DFFSR_1/R delay 277.032 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_1/R

   setup at destination = 127.552

Path input pin reset to DFFSR_2/R delay 277.032 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_2/R

   setup at destination = 127.552

Path input pin reset to DFFSR_3/R delay 277.032 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_3/R

   setup at destination = 127.552

Path input pin reset to DFFSR_4/R delay 277.032 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_4/R

   setup at destination = 127.552

-----------------------------------------

Number of paths analyzed:  24

Top 20 minimum delay paths:
Path input pin clk to DFFSR_8/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_8/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_7/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_7/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_6/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_6/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_5/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_5/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_4/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_4/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_3/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_3/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_2/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_2/CLK

   hold at destination = 21.6

Path input pin clk to DFFSR_1/CLK delay 21.6 ps
      0.0 ps  clk:   -> DFFSR_1/CLK

   hold at destination = 21.6

Path input pin enable to DFFSR_1/D delay 153.549 ps
      0.0 ps  enable:            -> NOR2X1_1/A
     81.3 ps     _2_: NOR2X1_1/Y -> NOR2X1_2/A
    156.2 ps  _0__0_: NOR2X1_2/Y ->  DFFSR_1/D

   hold at destination = -2.60953

Path input pin reset to DFFSR_8/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_8/R

   hold at destination = 18.8646

Path input pin reset to DFFSR_7/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_7/R

   hold at destination = 18.8646

Path input pin reset to DFFSR_6/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_6/R

   hold at destination = 18.8646

Path input pin reset to DFFSR_5/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_5/R

   hold at destination = 18.8646

Path input pin reset to DFFSR_4/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_4/R

   hold at destination = 18.8646

Path input pin reset to DFFSR_3/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_3/R

   hold at destination = 18.8646

Path input pin reset to DFFSR_2/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_2/R

   hold at destination = 18.8646

Path input pin reset to DFFSR_1/R delay 168.345 ps
      0.0 ps  reset:           -> INVX4_1/A
    149.5 ps   _10_: INVX4_1/Y -> DFFSR_1/R

   hold at destination = 18.8646

Path input pin enable to DFFSR_2/D delay 366.445 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y -> XNOR2X1_1/A
    368.0 ps  _0__1_: XNOR2X1_1/Y ->   DFFSR_2/D

   hold at destination = -1.54848

Path input pin enable to DFFSR_3/D delay 370.438 ps
      0.0 ps  enable:             ->  AND2X2_1/A
    164.3 ps     _1_:  AND2X2_1/Y -> AOI21X1_1/A
    286.0 ps     _4_: AOI21X1_1/Y ->  NOR2X1_4/B
    358.5 ps  _0__2_:  NOR2X1_4/Y ->   DFFSR_3/D

   hold at destination = 11.9341

Path input pin enable to DFFSR_4/D delay 474.774 ps
      0.0 ps  enable:             -> NAND2X1_1/A
    223.2 ps     _3_: NAND2X1_1/Y ->  NOR3X1_1/B
    413.4 ps     _9_:  NOR3X1_1/Y ->  NOR2X1_6/A
    498.6 ps  _0__3_:  NOR2X1_6/Y ->   DFFSR_4/D

   hold at destination = -23.7937

-----------------------------------------

