/* SPDX-License-Identifier: GPL-2.0 */
/**
 * pcie-exynos-rc-auto.h - Exynos PCIe RC driver
 *
 * Copyright (c) 2013-2020 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * Authors: Sanghoon Bae <sh86.bae@samsung.com>
 *	    Jiheon Oh <jiheon.oh@samsung.com>
 *
 */

#ifndef __PCIE_EXYNOS_HOST_V1_H
#define __PCIE_EXYNOS_HOST_V1_H

#define FW_VER_205 0x2005
#define FW_VER_207 0x2007
#define FW_VER_240 0x2040

#define EVT20 0x20
#define EVT21 0x21

#include <linux/dma-buf.h>
#include <linux/dma-buf-map.h>
#include <linux/iommu.h>
#include <linux/dma-iommu.h>
#include <linux/dma-heap.h>
#include <soc/samsung/pcie-exynos-v920-rc-auto-external.h>

#define MAX_TIMEOUT		50000
#define ID_MASK			0xffff
#define TPUT_THRESHOLD		150
#define MAX_RC_NUM		4
#define MAX_VF_NUM		4
#define MAX_MSI_SET		1
#define MSIX_MIN_VEC		1
#define MSIX_MAX_VEC		32

#define PCIE_VF_MSI_VECTOR_NUMBER	1
#define PCIE_VF_OB_SIZE	0x1000000

#define GIC_TRANSLATER_ADDR	0x10450000

#if defined(CONFIG_SOC_EXYNOS8890)
#define PCI_DEVICE_ID_EXYNOS	0xa544
#define GPIO_DEBUG_SFR		0x15601068
#else
#define PCI_DEVICE_ID_EXYNOS	0xecec
#define GPIO_DEBUG_SFR		0x0
#endif

#define PCIE_CH0 0
#define PCIE_CH1 1
#define PCIE_CH2 2
#define PCIE_CH3 3

#define PCIE_RC_RETRY 10


#define to_exynos_pcie(x)	dev_get_drvdata((x)->dev)

#define PCIE_BUS_PRIV_DATA(pdev) \
	((struct pcie_port *)pdev->bus->sysdata)

#define MAX_PCIE_PIN_STATE	2
#define PCIE_PIN_DEFAULT	0
#define PCIE_PIN_IDLE		1

struct regmap;

enum __ltssm_states {
	S_DETECT_QUIET		= 0x00,
	S_DETECT_ACT		= 0x01,
	S_POLL_ACTIVE		= 0x02,
	S_POLL_COMPLIANCE	= 0x03,
	S_POLL_CONFIG		= 0x04,
	S_PRE_DETECT_QUIET	= 0x05,
	S_DETECT_WAIT		= 0x06,
	S_CFG_LINKWD_START	= 0x07,
	S_CFG_LINKWD_ACEPT	= 0x08,
	S_CFG_LANENUM_WAIT	= 0x09,
	S_CFG_LANENUM_ACEPT	= 0x0A,
	S_CFG_COMPLETE		= 0x0B,
	S_CFG_IDLE		= 0x0C,
	S_RCVRY_LOCK		= 0x0D,
	S_RCVRY_SPEED		= 0x0E,
	S_RCVRY_RCVRCFG		= 0x0F,
	S_RCVRY_IDLE		= 0x10,
	S_L0			= 0x11,
	S_L0S			= 0x12,
	S_L123_SEND_EIDLE	= 0x13,
	S_L1_IDLE		= 0x14,
	S_L2_IDLE		= 0x15,
	S_L2_WAKE		= 0x16,
	S_DISABLED_ENTRY	= 0x17,
	S_DISABLED_IDLE		= 0x18,
	S_DISABLED		= 0x19,
	S_LPBK_ENTRY		= 0x1A,
	S_LPBK_ACTIVE		= 0x1B,
	S_LPBK_EXIT		= 0x1C,
	S_LPBK_EXIT_TIMEOUT	= 0x1D,
	S_HOT_RESET_ENTRY	= 0x1E,
	S_HOT_RESET		= 0x1F,
	GEN3_LINKUP		= 0x91,
};

struct exynos_pcie_clks {
	struct clk	*dbi_hwacg;
	struct clk	*pcie_clks[10];
	struct clk	*phy_clks[3];
};

enum exynos_pcie_state {
	STATE_LINK_DOWN = 0,
	STATE_LINK_UP_TRY,
	STATE_LINK_DOWN_TRY,
	STATE_LINK_UP,
};

enum exynos_pcie_sriov {
	PCIE_PF = 0,
	PCIE_VF1,
	PCIE_VF2,
	PCIE_VF3,
	PCIE_VF4,
	PCIE_VF_MAX
};

struct pcie_phyops {
	void (*phy_check_rx_elecidle)(struct pcie_port *pp,
		int val);
	void (*phy_all_pwrdn)(struct pcie_port *pp);
	void (*phy_all_pwrdn_clear)(struct pcie_port *pp);
	void (*phy_config)(struct pcie_port *pp, int *result, bool fw_update);
	void (*phy_config_regmap)(struct pcie_port *pp);
};

struct exynos_pcie_dma_buf {
	struct dma_buf			*dma_buf;
	struct dma_buf_attachment	*attachment;
	struct sg_table		*sgt;
	dma_addr_t			daddr;
	phys_addr_t			paddr;
	void				*vaddr;
	size_t				size;
	size_t				map_size;
	struct cma			*cma_area;
};

struct exynos_pcie_ext_dd_ops_list {
	struct list_head list;
	struct pci_dev *pdev;
	int ch_num;
	int vdid;
	int vf_num;
	struct chdrv_rc_dd_ops *chdrv_ops;
};

struct exynos_pcie {
	struct dw_pcie		*pci;
	void __iomem		*elbi_base;
	void __iomem		*gen_subsys_base;
	void __iomem		*elbi_base_other;
	void __iomem		*e32_phy_base;
	void __iomem		*atu_base;
	void __iomem		*phy_base;
	void __iomem            *soc_ctrl_base;
	void __iomem            *pmu_base;
	void __iomem		*sysreg_base;
	void __iomem		*rc_dbi_base;
	void __iomem		*shadow_dbi_base;
	void __iomem		*cmu_base;
	void __iomem		*ia_base;
	void __iomem		*elbi_cmn_base;
	void __iomem		*sram_base;

	struct regmap		*pmureg;
	struct regmap		*sysreg;
	resource_size_t		mem_base;
	resource_size_t		mem_bus_addr;
	u32			mem_size;
	int			perst_gpio;
	int			ch_num;
	int			pcie_clk_num;
	int			phy_clk_num;
	enum exynos_pcie_state	state;
	int			probe_ok;
	int			l1ss_enable;
	int			linkdown_cnt;
	int			idle_ip_index;
	bool			use_msi;
	bool			use_cache_coherency;
	bool			use_sicd;
	bool			atu_ok;
	bool			use_sysmmu;
	bool			use_sharability;
	bool			use_ia;
	bool			use_bifurcation;
	bool			use_sris;
	spinlock_t		conf_lock;
	spinlock_t		reg_lock;
	struct workqueue_struct	*pcie_wq;
	struct exynos_pcie_clks	clks;
	struct pci_dev		*pci_dev;
	struct pci_saved_state	*pci_saved_configs;
	struct notifier_block	power_mode_nb;
	struct notifier_block   ss_dma_mon_nb;
	struct delayed_work	dislink_work;
	struct delayed_work	hardaccess_work;
	struct exynos_pcie_register_event *event_reg;
#ifdef CONFIG_PM_DEVFREQ
	unsigned int            int_min_lock;
#endif
	u32			ip_ver;
	u32			num_vfs;
	u32			pmu_phy_offset;
	struct pcie_phyops	phy_ops;
	int			l1ss_ctrl_id_state;
	struct workqueue_struct *pcie_wq_l1ss;
	struct delayed_work     l1ss_boot_delay_work;
	int			boot_cnt;
	int			work_l1ss_cnt;
	int			ep_device_type;
	int			max_link_speed;
	bool			s2r_if_control;

	struct pinctrl		*pcie_pinctrl;
	struct pinctrl_state	*pin_state[MAX_PCIE_PIN_STATE];
	int			msi_irq[PCIE_VF_MAX];
#if IS_ENABLED(CONFIG_PCI_EXYNOS_V920_IOV)
	struct pci_dev	*ep_pci_dev[PCIE_VF_MAX];
	int			sriov_msi_enable[PCIE_VF_MAX];
	int			sriov_supported;
#endif
	unsigned int		s2mpu_base;
	unsigned int		vgen_base;
	int			soc_variant;
	u32			phy_fw_ver;
	u32			evt2_minor_ver;

	struct exynos_pcie_ext_dd_ops_list	ddopslist_head;
	struct exynos_pcie_dma_buf	dma_buf;
	bool is_probe_done;
	bool			fw_update;
	void			*pcie_fw_buf;
	dma_addr_t		fw_paddr;
	u64			phy_fw_size;

	u32			linkflushtime;
};

//To check KITT2 Revision
#define EXYNOSAUTOV920_EVT01	0
#define EXYNOSAUTOV920_EVT2	2

static const int exynosautov920_evt01 = EXYNOSAUTOV920_EVT01;
static const int exynosautov920_evt2 = EXYNOSAUTOV920_EVT2;

/* PCIe ELBI registers */
#define PCIE_IRQ0			0x000
#define IRQ_INTA_ASSERT			(0x1 << 14)
#define IRQ_INTB_ASSERT			(0x1 << 16)
#define IRQ_INTC_ASSERT			(0x1 << 18)
#define IRQ_INTD_ASSERT			(0x1 << 20)
#define IRQ_RADM_PM_TO_ACK              (0x1 << 11)
#define PCIE_IRQ1			0x84
#define PCIE_IRQ2			0x008
#define PCIE_USER_INT_STS		0x8C
#define IRQ_CPL_TIMEOUT			0x1
#define IRQ_LINK_DOWN			(0x1 << 30)
#define IRQ_MSI_FALLING_ASSERT		(0x1 << 16)
#define IRQ_MSI_RISING_ASSERT		(0x1 << 17)
#define INT_STS				0x05C
#define EVT2_PME_ACK_INT_EN		(0x1 << 11)
#define EVT01_PME_ACK_INT_EN		((0x1 << 11) | (0x1 << 0))
#define RX_MSG_INT_EN			0x090
#define PCIE_IRQ0_EN			0x010
#define PCIE_IRQ1_EN			0x94
#define PCIE_IRQ2_EN			0x018
#define PCIE_USER_INT_EN		0x9C
#define IRQ_CPL_TIMEOUT_EN		0x1
#define PCIE_GEN_CTRL4			0xC
#define LINK_FLUSH_TIME_M(x)		((x << 11) & 0xF800)
#define LINK_FLUSH_TIME_NONE		0x0
#define LINK_FLUSH_TIME_1MS_VALUE	0xA
#define LFT_SLEEP_CAL(x)		((1 << (x - LINK_FLUSH_TIME_1MS_VALUE)) + 50)
#define IRQ_LINKDOWN_ENABLE		(0x1 << 30)
#define IRQ_MSI_CTRL_EN_FALLING_EDG	(0x1 << 16)
#define IRQ_MSI_CTRL_EN_RISING_EDG	(0x1 << 17)
#define PCIE_APP_LTSSM_ENABLE		0x8
#define PCIE_ELBI_LTSSM_DISABLE		0x0
#define PCIE_ELBI_LTSSM_ENABLE		0x1
#define EXIT_ASPM_L1_ENABLE		((0x1)<<18)
#define PCIE_APP_REQ_EXIT_L1		0x30
#define PME_TURNOFF_REQ			((0x1)<<19)
#define PME_TURNOFF_REQ_RST		((0x0)<<19)
#define XMIT_PME_TURNOFF		0x1C0
#define PCIE_ELBI_RDLH_LINKUP		0x304
#define PCIE_CXPL_DEBUG_INFO_H		0x2CC
#define PCIE_PM_DSTATE			0x2E8
#define PCIE_LINKDOWN_RST_CTRL_SEL	0x3A0
#define PCIE_LINKDOWN_RST_MANUAL	(0x1 << 1)
#define PCIE_LINKDOWN_RST_FSM		(0x1 << 0)
#define PCIE_SOFT_RESET			0x3A4
#define SOFT_CORE_RESET			(0x1 << 0)
#define SOFT_PWR_RESET			(0x1 << 1)
#define SOFT_STICKY_RESET		(0x1 << 2)
#define SOFT_NON_STICKY_RESET		(0x1 << 3)
#define SOFT_PHY_RESET			(0x1 << 4)
#define PCIE_QCH_SEL			0x3A8
#define CLOCK_GATING_IN_L12		0x1
#define CLOCK_NOT_GATING		0x3
#define CLOCK_GATING_MASK		0x3
#define CLOCK_GATING_PMU_L1		(0x1 << 11)
#define CLOCK_GATING_PMU_L23READY	(0x1 << 10)
#define CLOCK_GATING_PMU_DETECT_QUIET	(0x1 << 9)
#define CLOCK_GATING_PMU_L12		(0x1 << 8)
#define CLOCK_GATING_PMU_ALL		(0xF << 8)
#define CLOCK_GATING_PMU_MASK		(0xF << 8)
#define CLOCK_GATING_APB_L1		(0x1 << 7)
#define CLOCK_GATING_APB_L23READY	(0x1 << 6)
#define CLOCK_GATING_APB_DETECT_QUIET	(0x1 << 5)
#define CLOCK_GATING_APB_L12		(0X1 << 4)
#define CLOCK_GATING_APB_ALL		(0xF << 4)
#define CLOCK_GATING_APB_MASK		(0xF << 4)
#define CLOCK_GATING_AXI_L1		(0x1 << 3)
#define CLOCK_GATING_AXI_L23READY	(0x1 << 2)
#define CLOCK_GATING_AXI_DETECT_QUIET	(0x1 << 1)
#define CLOCK_GATING_AXI_L12		(0x1 << 0)
#define CLOCK_GATING_AXI_ALL		(0xF << 0)
#define CLOCK_GATING_AXI_MASK		(0xF << 0)
#define PCIE_APP_REQ_EXIT_L1_MODE	0x3BC
#define APP_REQ_EXIT_L1_MODE		0x1
#define L1_REQ_NAK_CONTROL		(0x3 << 4)
#define L1_REQ_NAK_CONTROL_MASTER	(0x1 << 4)
#define PCIE_SW_WAKE			0x3D4
#define PCIE_STATE_HISTORY_CHECK	0xC00
#define HISTORY_BUFFER_ENABLE		0x3
#define HISTORY_BUFFER_CLEAR		(0x1 << 1)
#define PCIE_STATE_POWER_S		0xC04
#define PCIE_STATE_POWER_M		0xC08
#define PCIE_HISTORY_REG(x)		(0xC0C + ((x) * 0x4))
#define LTSSM_STATE(x)			(((x) >> 16) & 0x3f)
#define PM_DSTATE(x)			(((x) >> 8) & 0x7)
#define L1SUB_STATE(x)			(((x) >> 0) & 0x7)
#define PCIE_DMA_MONITOR1		0x460
#define PCIE_DMA_MONITOR2		0x464
#define PCIE_DMA_MONITOR3		0x468
#define FSYS1_MON_SEL_MASK		0xf
#define PCIE_MON_SEL_MASK		0xff
#define PCIE_SRIS_MODE			0x1818

/* PCIe PMU registers */
#define IDLE_IP3_STATE			0x3EC
#define IDLE_IP_RC1_SHIFT		(31)
#define IDLE_IP_RC0_SHIFT		(30)
#define IDLE_IP3_MASK			0x3FC
#define WAKEUP_MASK			0x3944
#define WAKEUP_MASK_PCIE_WIFI		16
#define PCIE_PHY_CONTROL		0x071C
#define PCIE_PHY_CONTROL_MASK		0x1
#define PCIE_GEN3_4L_PHY_CONTROL	0x0724
#define PCIE_GEN3_2L_PHY0_CONTROL	0x071C
#define PCIE_GEN3_2L_PHY1_CONTROL	0x0720

/* PCIe DBI registers */
#define PM_CAP_OFFSET			0x40
#define MSI_CAP_OFFSET			0x50
#define MSI_MULTIPLE_MSG_CAP_MASK	(0x7 << 17)
#define MSI_MULTIPLE_MSG_CAP_32	(0x5 << 17)
#define PCIE_CAP_OFFSET			0x70
#define PCIE_LINK_CTRL_STAT		0x80
#define PCI_EXP_LNKCAP_MLW_X1		(0x1 << 4)
#define PCI_EXP_LNKCAP_L1EL_64USEC	(0x7 << 15)
#define PCI_EXP_LNKCTL2_TLS_2_5GB	0x1
#define PCI_EXP_LNKCTL2_TLS_5_0GB	0x2
#define PCI_EXP_LNKCTL2_TLS_8_0GB	0x3
#define PCI_EXP_LNKCTL2_TLS_16_0GB      0x4
#define PCIE_LINK_L1SS_CONTROL		0x158
#define PORT_LINK_TCOMMON_32US		(0x20 << 8)
#define PCIE_LINK_L1SS_CONTROL2		0x15C
#define PORT_LINK_L1SS_ENABLE		(0xf << 0)
#define PORT_LINK_TPOWERON_130US	(0x69 << 0)
#define PORT_LINK_TPOWERON_3100US	(0xfa << 0)
#define PORT_LINK_L1SS_T_PCLKACK	(0x3 << 6)
#define PORT_LINK_L1SS_T_L1_2		(0x4 << 2)
#define PORT_LINK_L1SS_T_POWER_OFF	(0x2 << 0)
#define PCIE_ACK_F_ASPM_CONTROL		0x70C

#define PCIE_MISC_CONTROL		0x8BC
#define DBI_RO_WR_EN			0x1

#define PCIE_HEADERTYPE_L_C			0xC
#define HEADER_1				(0x1 << 16)

#define PCIE_TIMER_CTRL			0x718
#define FAST_LINK_MASK			(0x3 << 29)
#define FAST_LISSM_EN			(0x1 << 29)

#define PCIE_PORT_LINK_CTRL		0x710
#define LINK_CAPABLE_MASK		(0xF << 16)
#define LINK_CAPABLE_4L			(0x7 << 16)
#define LINK_CAPABLE_2L			(0x3 << 16)
#define LINK_CAPABLE_1L			(0x1 << 16)
#define FAST_LINK_MODE			(0x1 << 7)


#define PCIE_AUX_CLK_FREQ_OFF		0xB40
#define PCIE_AUX_CLK_FREQ_24MHZ		0x18
#define PCIE_AUX_CLK_FREQ_26MHZ		0x1A
#define PCIE_L1_SUBSTATES_OFF		0xB44
#define PCIE_L1_SUB_VAL			0xEA

#define PCIE_MSI_CTRL_INTR0_ENABLE	0x2D00
#define PCIE_MSI_CTRL_INTR0_MASK	0x2D04
#define PCIE_MSI_CTRL_INTR0_STATUS	0x2D08
#define PCIE_MSI_CTRL_INT_OFFSET	0x2000


#define PCIE_GEN3_RELATED_OFF		0x890
#define EQUALIZATION_DISABLE		(0x1 << 16)

#define DBI_SHADOW_BASE_ADDR	0x200000

/* PCIe SYSREG registers */
#define PCIE_WIFI0_PCIE_PHY_CONTROL	0xC
#define BIFURCATION_MODE_DISABLE	(0x1 << 16)
#define LINK1_ENABLE			(0x1 << 15)
#define LINK0_ENABLE			(0x1 << 14)
#define PCS_LANE1_ENABLE		(0x1 << 13)
#define PCS_LANE0_ENABLE		(0x1 << 12)

#define PCIE_SYSREG_SHARABILITY_CTRL	0x700
#define PCIE_SYSREG_SHARABLE_OFFSET	8
#define PCIE_SYSREG_SHARABLE_ENABLE	0x3
#define PCIE_SYSREG_SHARABLE_DISABLE	0x0
#define PCIE_SYSREG_SHARABLE_RW_ENABLE	0xC
#define PCIE_SYSREG_SHARABLE_RW_OFFSET	0x10
#define PCIE_SYSREG_SHARABLE_CH_OFFSET	0x4

/* Definitions for WIFI L1.2 */
#define WIFI_L1SS_CAPID			0x240
#define WIFI_L1SS_CAP			0x244
#define WIFI_L1SS_CONTROL		0x248
#define WIFI_L1SS_CONTROL2		0x24C
#define WIFI_L1SS_LINKCTRL		0xBC
#define WIFI_LINK_STATUS		0xBE
#define WIFI_PM_MNG_STATUS_CON		0x4C

/* LINK Control Register */
#define WIFI_ASPM_CONTROL_MASK		(0x3 << 0)
#define WIFI_ASPM_L1_ENTRY_EN		(0x2 << 0)
#define WIFI_USE_SAME_REF_CLK		(0x1 << 6)
#define WIFI_CLK_REQ_EN			(0x1 << 8)

/* L1SSS Control Register */
#define WIFI_ALL_PM_ENABEL		(0xf << 0)
#define WIFI_PCIPM_L12_EN		(0x1 << 0)
#define WIFI_PCIPM_L11_EN		(0x1 << 1)
#define WIFI_ASPM_L12_EN		(0x1 << 2)
#define WIFI_ASPM_L11_EN		(0x1 << 3)
#define WIFI_COMMON_RESTORE_TIME	(0xa << 8) /* Default Value */

/* ETC definitions */
#define IGNORE_ELECIDLE			1
#define ENABLE_ELECIDLE			0
#define	PCIE_DISABLE_CLOCK		0
#define	PCIE_ENABLE_CLOCK		1
#define PCIE_IS_IDLE			1
#define PCIE_IS_ACTIVE			0

/* PCIe PHY definitions */
#define PHY_PLL_STATE			0xBC
#define CHK_PHY_PLL_LOCK		0x3

/* 123456 I will be modified */
/* For Set NCLK OFF to avoid system hang */
#define EXYNOS_PCIE_MAX_NAME_LEN        10
#define PCIE_L12ERR_CTRL                0x2F0
#define NCLK_OFF_OFFSET                 0x2


#if !defined(CONFIG_SOC_EXYNOSAUTO9)
#define PCIE_ATU_CR1_OUTBOUND0		0x300000
#define PCIE_ATU_CR2_OUTBOUND0		0x300004
#define PCIE_ATU_LOWER_BASE_OUTBOUND0	0x300008
#define PCIE_ATU_UPPER_BASE_OUTBOUND0	0x30000C
#define PCIE_ATU_LIMIT_OUTBOUND0	0x300010
#define PCIE_ATU_LOWER_TARGET_OUTBOUND0	0x300014
#define PCIE_ATU_UPPER_TARGET_OUTBOUND0	0x300018

#define PCIE_ATU_CR1_OUTBOUND1		0x300200
#define PCIE_ATU_CR2_OUTBOUND1		0x300204
#define PCIE_ATU_LOWER_BASE_OUTBOUND1	0x300208
#define PCIE_ATU_UPPER_BASE_OUTBOUND1	0x30020C
#define PCIE_ATU_LIMIT_OUTBOUND1	0x300210
#define PCIE_ATU_LOWER_TARGET_OUTBOUND1	0x300214
#define PCIE_ATU_UPPER_TARGET_OUTBOUND1	0x300218
#else
#define PCIE_ATU_CR1_OUTBOUND0		0x00000
#define PCIE_ATU_CR2_OUTBOUND0		0x00004
#define PCIE_ATU_LOWER_BASE_OUTBOUND0	0x00008
#define PCIE_ATU_UPPER_BASE_OUTBOUND0	0x0000C
#define PCIE_ATU_LIMIT_OUTBOUND0	0x00010
#define PCIE_ATU_LOWER_TARGET_OUTBOUND0	0x00014
#define PCIE_ATU_UPPER_TARGET_OUTBOUND0	0x00018

#define PCIE_ATU_CR1_OUTBOUND1		0x00200
#define PCIE_ATU_CR2_OUTBOUND1		0x00204
#define PCIE_ATU_LOWER_BASE_OUTBOUND1	0x00208
#define PCIE_ATU_UPPER_BASE_OUTBOUND1	0x0020C
#define PCIE_ATU_LIMIT_OUTBOUND1	0x00210
#define PCIE_ATU_LOWER_TARGET_OUTBOUND1	0x00214
#define PCIE_ATU_UPPER_TARGET_OUTBOUND1	0x00218
#endif

#define PCIE_ATU_OUTBOUND_OFFSET	0x200

//Maximum Payload supported
#define EXYNOS_PCIE_EVT01_MAX_PAYLOAD	256
#define EXYNOS_PCIE_EVT2_MAX_PAYLOAD	1024

void exynos_v920_pcie_phy_init(struct pcie_port *pp);
void exynos_v920_pcie_poweroff(int ch_num);
int exynos_v920_pcie_poweron(int ch_num);

#ifdef CONFIG_EXYNOS_PCIE_IOMMU
extern void pcie_sysmmu_enable(int ch_num);
extern void pcie_sysmmu_disable(int ch_num);
extern int pcie_iommu_map(int ch_num, unsigned long iova, phys_addr_t paddr,
		size_t size, int prot);
extern size_t pcie_iommu_unmap(int ch_num, unsigned long iova, size_t size);

extern const struct dma_map_ops exynos_pcie_dma_ops;
#else
static void __maybe_unused pcie_sysmmu_enable(int ch_num)
{
	pr_err("PCIe SysMMU is NOT Enabled!!!\n");
}
static void __maybe_unused pcie_sysmmu_disable(int ch_num)
{
	pr_err("PCIe SysMMU is NOT Enabled!!!\n");
}
static int __maybe_unused pcie_iommu_map(int ch_num, unsigned long iova,
		phys_addr_t paddr, size_t size, int prot)
{
	pr_err("PCIe SysMMU is NOT Enabled!!!\n");

	return -ENODEV;
}
static size_t __maybe_unused pcie_iommu_unmap(int ch_num, unsigned long iova,
						size_t size)
{
	pr_err("PCIe SysMMU is NOT Enabled!!!\n");

	return -ENODEV;
}
#endif

#endif
