<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>PLL Options (LatticeXP2)</title><link rel="Prev" href="PLL_Options_-_LatticeSC.htm" title="Previous" /><link rel="Next" href="PLL_Options_XO2.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/PMI_Module_Guide.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pde4y5_002fEOzrqbndIjlbkG5Q" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/IPexpress%20Modules/PLL_Options_XP2.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="intro.htm#1028502">Lattice Module Reference Guide </a> &gt; <a class="WebWorks_Breadcrumb_Link" href="PLL.htm#1028502">PLL</a> &gt; PLL Options (LatticeXP2)</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1028502" class="Heading2"><span></span>PLL Options (LatticeXP2)</h3><p id="ww1217364" class="BodyAfterHead"><span></span>Output frequencies depend on the input frequency and the divider values. To see what the actual output frequencies will be, set the options and then click <span class="GUI">Calculate</span>. If the results are not satisfactory, adjust the values and recalculate before generating the module.</p><div class="ww_skin_page_overflow"><table class="Format_A" cellspacing="0" summary=""><caption class="TableTitle" style="caption-side: top"><div id="ww1028329" class="TableTitle">PLL Dialog Box for LatticeXP2</div></caption><tr><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1045617" class="CellHeading"><span></span>Feature</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1045619" class="CellHeading"><span></span>Description</div></th></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028337" class="CellBody"><span></span>Frequency Mode</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028339" class="CellBody"><span></span><span style="font-weight: bold">Default mode</span> – In this mode, entering input and clock frequencies automatically calculates the divider settings.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028341" class="CellBody"><span></span>Divider Mode</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028343" class="CellBody"><span></span><span style="font-weight: bold">Advanced mode</span> – This mode is for advanced users. Enter input clock frequency and divider values to achieve expected output frequency.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028345" class="CellBody"><span></span>CLKI</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1223188" class="CellBody"><span></span>CLKI is the input reference clock for the PLL. Specify its frequency in MHz. If in Divider mode, also choose a divider value to achieve the desired output frequency.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028362" class="CellBody"><span></span>CLKFB</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028364" class="CellBody"><span></span><span class="GUI">Feedback Mode</span> – Specify the feedback mode to be internal feedback, CLKOP feedback (to compensate the output clock), or an external user clock.</div><div id="ww1028365" class="CellBody"><span></span><span class="GUI">Divider</span> – In the Divider mode, you can select the divider in the feedback path from the drop-down list. In the Frequency mode, clicking the “Calculate” button displays the divider values.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028367" class="CellBody"><span></span>PLL Phase &amp; Duty Options</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028369" class="CellBody"><span></span>Allows you to select <span class="GUI">Static Mode</span> or <span class="GUI">Dynamic Mode</span>.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296186" class="CellBody"><span></span>Enable CLKOK2(CLKOP/3)</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296188" class="CellBody"><span></span>Enables the CLKOK2 PLL output. The frequency of CLKOK2 is one-third the frequency of CLKOP. The CLKOK2 is in phase with CLKOP.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296195" class="CellBody"><span></span>Provide PLL Reset</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296197" class="CellBody"><span></span>Provides a reset pin to reset the PLL.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296199" class="CellBody"><span></span>Provide Dynamic Power Down Port</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296201" class="CellBody"><span></span>Adds a signal that starts the powerdown routine.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296190" class="CellBody"><span></span>Calculate</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296192" class="CellBody"><span></span><span class="GUI">Frequency Mode</span>: Software calculates Divider settings based on input/output frequency.</div><div id="ww1296193" class="CellBody"><span></span><span class="GUI">Divider Mode</span>: Software calculates output frequencies based on divider values.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296071" class="CellBody"><span></span>CLKOP</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1296073" class="CellBody"><span></span><span class="GUI">Bypass (CLKOP=CLKI)</span> – The bypass option will connect the output to the input, bypassing the PLL circuit. </div><div id="ww1296074" class="CellBody"><span></span><span class="GUI">Divider</span> – You cannot select divider values in Frequency mode. Clicking the “Calculate” button displays the actual values used by the generated module. In Divider mode, you can select the CLKOP divider from the drop-down menu.</div><div id="ww1418197" class="CellBody"><span></span><span class="GUI">Desired Frequency</span> – In Frequency mode, specify the output clock frequency.</div><div id="ww1418201" class="CellBody"><span></span><span class="GUI">Tolerance</span> – Specify a tolerance for the frequency, as a percentage of the requested frequency. Since the dividers can only take a certain set of values, not all frequencies can be generated. The tolerance value is used to guide the tool to select a suitable divider value.</div><div id="ww1296077" class="CellBody"><span></span><span class="GUI">Actual Frequency</span> – Clicking the “Calculate” button displays the actual frequency that the PLL will produce.</div><div id="ww1296078" class="CellBody"><span></span><span class="GUI">Duty Trim Option (Dynamic Mode) </span>– Choose a delay multiplier for the rising edge or falling edge duty trim option.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028372" class="CellBody"><span></span>CLKOS</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028374" class="CellBody"><span></span><span style="font-weight: bold">Enable CLKOS</span> – Selecting this option will produce the CLKOS port in the generated module. This clock has the same frequency as CLKOP and it has the specified phase relation with CLKOP.</div><div id="ww1028375" class="CellBody"><span></span><span style="font-weight: bold">Bypass (CLKOS=CLKI)</span> – The bypass option will connect the output to the input, bypassing the PLL circuit. </div><div id="ww1028376" class="CellBody" style="vertical-align: baseline"><span></span><span class="GUI">Phase &amp; Duty Options (Static Mode)</span></div><div id="ww1028377" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Phase Shift (degree)</span> – Allows phase shift selection in 22.5-degree increments from 0 to 360.</div><div id="ww1028378" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Duty Cycle (*1/16)</span> – Allows duty cycle selection in 1/16 increments.</div><div id="ww1028379" class="CellBody"><span></span><span class="GUI">Phase &amp; Duty Options (Dynamic Mode)</span> </div><div id="ww1028380" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Dynamic Phase Shift with 50% Duty</span> – Implements dynamic phase shift with 50% duty option. See tech note, “LatticeXP2 sysCLOCK PLL/DLL Design and Usage Guide” for details.</div><div id="ww1028381" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Dynamic Phase with Dynamic Duty</span> – Implements dynamic phase shift with dynamic duty option. See tech note, “LatticeXP2 sysCLOCK PLL/DLL Design and Usage Guide” for details.</div><div id="ww1028382" class="CellBody" style="vertical-align: baseline"><span></span><span class="GUI">Duty Trim Options (Dynamic Mode) </span></div><div id="ww1028383" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Rising</span> – This selection applies to the rising edge.</div><div id="ww1028384" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Falling</span> – This selection applies to the falling edge.</div><div id="ww1028385" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Delay Multiplier</span> – This selection provides delay multiplier for the rising edge or falling edge duty trim option.</div><div id="ww1295840" class="CellBody"><span></span><span style="font-weight: bold">Provide CLKOS Fine Delay </span>– Adds a signal to add approximately 70 ps of delay.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028387" class="CellBody"><span></span>CLKOK</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028389" class="CellBody"><span></span><span style="font-weight: bold">Enable CLKOK</span> – Selecting this option will produce the CLKOK port in the generated module. This clock is a slower clock than CLKOP. In the Frequency mode, select the desired frequency. In the Divider mode, select the divider value for the desired frequency.</div><div id="ww1028390" class="CellBody"><span></span><span class="GUI">Bypass (CLKOK=CLKI)</span> – The bypass option will connect the output to the input, bypassing the PLL circuit.</div><div id="ww1028391" class="CellBody"><span></span><span style="font-weight: bold">Divider</span> – In the Frequency mode, divider values cannot be selected. Clicking the “Calculate” button displays the actual values used by the generated module. In the Divider mode, the user can select the CLKOK divider from the drop-down. The listed divider values are not limited when the other clock outputs are enabled.</div><div id="ww1028392" class="CellBody"><span></span><span style="font-weight: bold">Desired Frequency</span> – In the Frequency mode, specify the CLKOK Frequency. This is disabled in the Divider mode.</div><div id="ww1028393" class="CellBody"><span></span><span style="font-weight: bold">Tolerance</span> – Specify a tolerance for the CLKOK frequency, as a percentage of requested frequency. Since the dividers can only take a certain set of values, not all frequencies can be generated. The tolerance value is used to guide the tool to select a suitable divider value.</div><div id="ww1028394" class="CellBody"><span></span><span style="font-weight: bold">Actual Frequency</span> – Clicking the “Calculate” button displays the actual frequency that the PLL can produce.</div><div id="ww1028395" class="CellBody"><span></span><span class="GUI">Provide CLKOK Divider Reset</span> – Specify if CLKOK Divider Reset is required as an input port. Selecting this option and enabling CLKOK generates an RSTK input port.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1359200" class="CellBody"><span></span>Import IPX to Diamond project</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1359205" class="CellBody"><span></span>Adds the customized module to the currently open project. Not available if running IPexpress as a stand-alone tool. Not available in Clarity Designer.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028415" class="CellBody"><span></span>Generate</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1282536" class="CellBody"><span></span>Builds the module as specified.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028420" class="CellBody"><span></span>Close</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1282538" class="CellBody"><span></span>Closes the dialog box without generating the module.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1028424" class="CellBody"><span></span>Help</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1282540" class="CellBody"><span></span>Opens the online Help.</div></td></tr></table></div><h5 id="ww1254608" class="HeadingRunIn"><span></span>See Also</h5><div id="ww2066767" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../User%20Guides/Design%20Entry/Generating_an_IP_or_Module.htm#ww1374558" title="Generating a Module or IP with IPexpress">Generating a Module or IP with IPexpress</a></div><div id="ww2066771" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../Reference%20Guides/Hardware%20How-To/how_to_design_with_sysclock_plls_and_dlls.htm#ww1181009" title="How to Design with sysCLOCK PLLs and DLLs">How to Design with sysCLOCK PLLs and DLLs</a></div><div id="ww2050098" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=23975" target="_blank">TN1126</a></span>, <span style="font-style: italic">LatticeXP2 sysCLOCK PLL Design and Usage Guide</span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>