<stg><name>matmul_partition_Pipeline_writeC</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %itr_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="itr_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim

]]></Node>
<StgValue><ssdm name="dim_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln91_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln91

]]></Node>
<StgValue><ssdm name="sext_ln91_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln91_cast = sext i62 %sext_ln91_read

]]></Node>
<StgValue><ssdm name="sext_ln91_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i31 0, i31 %itr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln91 = store i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln91 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body80:0 %itr_2_load = load i31 %itr_2

]]></Node>
<StgValue><ssdm name="itr_2_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
for.body80:1 %itr_2_cast = zext i31 %itr_2_load

]]></Node>
<StgValue><ssdm name="itr_2_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body80:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body80:3 %icmp_ln91 = icmp_slt  i32 %itr_2_cast, i32 %mul_read

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body80:4 %add_ln91 = add i31 %itr_2_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body80:5 %br_ln91 = br i1 %icmp_ln91, void %for.end94.loopexit.exitStub, void %for.body80.split

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body80.split:19 %store_ln91 = store i31 %add_ln91, i31 %itr_2

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body80.split:0 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body80.split:1 %j_load = load i32 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body80.split:6 %icmp_ln93 = icmp_eq  i32 %j_load, i32 %dim_read

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body80.split:7 %add_ln95 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body80.split:8 %i_1 = select i1 %icmp_ln93, i32 %add_ln95, i32 %i_load

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body80.split:9 %j_1 = select i1 %icmp_ln93, i32 0, i32 %j_load

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
for.body80.split:10 %trunc_ln91 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32">
<![CDATA[
for.body80.split:11 %trunc_ln97 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body80.split:12 %shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln97, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body80.split:13 %add_ln97 = add i8 %shl_ln2, i8 %trunc_ln91

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body80.split:18 %j_2 = add i32 %j_1, i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body80.split:21 %store_ln91 = store i32 %i_1, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
for.body80.split:14 %zext_ln97 = zext i8 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body80.split:15 %C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
for.body80.split:16 %C_load = load i8 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body80.split:20 %store_ln91 = store i32 %j_2, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
for.body80.split:16 %C_load = load i8 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.end94.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body80.split:2 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln91_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body80.split:3 %specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln91"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body80.split:4 %speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln92"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body80.split:5 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.body80.split:17 %write_ln97 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %C_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.body80.split:22 %br_ln91 = br void %for.body80

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul"/></StgValue>
</port>
<port id="68" name="sext_ln91" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln91"/></StgValue>
</port>
<port id="69" name="dim" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dim"/></StgValue>
</port>
<port id="70" name="C" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="StgValue_71" to="i" fromId="71" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_71" to="j" fromId="71" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_71" to="itr_2" fromId="71" toId="10">
</dataflow>
<dataflow id="76" from="_ssdm_op_Read.ap_auto.i32" to="dim_read" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="dim" to="dim_read" fromId="69" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln91_read" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="sext_ln91" to="sext_ln91_read" fromId="68" toId="12">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i32" to="mul_read" fromId="75" toId="13">
</dataflow>
<dataflow id="82" from="mul" to="mul_read" fromId="67" toId="13">
</dataflow>
<dataflow id="83" from="sext_ln91_read" to="sext_ln91_cast" fromId="12" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="gmem" to="specinterface_ln0" fromId="66" toId="15">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="93" from="empty_1" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="98" from="empty_2" to="specinterface_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="100" from="empty_10" to="specinterface_ln0" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="107" from="empty_1" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="112" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="16">
</dataflow>
<dataflow id="115" from="itr_2" to="store_ln0" fromId="10" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_89" to="store_ln91" fromId="89" toId="17">
</dataflow>
<dataflow id="117" from="j" to="store_ln91" fromId="9" toId="17">
</dataflow>
<dataflow id="118" from="StgValue_89" to="store_ln91" fromId="89" toId="18">
</dataflow>
<dataflow id="119" from="i" to="store_ln91" fromId="8" toId="18">
</dataflow>
<dataflow id="120" from="itr_2" to="itr_2_load" fromId="10" toId="20">
</dataflow>
<dataflow id="121" from="itr_2_load" to="itr_2_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="124" from="gmem" to="specbitsmap_ln0" fromId="66" toId="22">
</dataflow>
<dataflow id="125" from="itr_2_cast" to="icmp_ln91" fromId="21" toId="23">
</dataflow>
<dataflow id="126" from="mul_read" to="icmp_ln91" fromId="13" toId="23">
</dataflow>
<dataflow id="127" from="itr_2_load" to="add_ln91" fromId="20" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln91" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="icmp_ln91" to="br_ln91" fromId="23" toId="25">
</dataflow>
<dataflow id="131" from="add_ln91" to="store_ln91" fromId="24" toId="26">
</dataflow>
<dataflow id="132" from="itr_2" to="store_ln91" fromId="10" toId="26">
</dataflow>
<dataflow id="133" from="i" to="i_load" fromId="8" toId="27">
</dataflow>
<dataflow id="134" from="j" to="j_load" fromId="9" toId="28">
</dataflow>
<dataflow id="135" from="j_load" to="icmp_ln93" fromId="28" toId="29">
</dataflow>
<dataflow id="136" from="dim_read" to="icmp_ln93" fromId="11" toId="29">
</dataflow>
<dataflow id="137" from="i_load" to="add_ln95" fromId="27" toId="30">
</dataflow>
<dataflow id="138" from="StgValue_71" to="add_ln95" fromId="71" toId="30">
</dataflow>
<dataflow id="139" from="icmp_ln93" to="i_1" fromId="29" toId="31">
</dataflow>
<dataflow id="140" from="add_ln95" to="i_1" fromId="30" toId="31">
</dataflow>
<dataflow id="141" from="i_load" to="i_1" fromId="27" toId="31">
</dataflow>
<dataflow id="142" from="icmp_ln93" to="j_1" fromId="29" toId="32">
</dataflow>
<dataflow id="143" from="StgValue_89" to="j_1" fromId="89" toId="32">
</dataflow>
<dataflow id="144" from="j_load" to="j_1" fromId="28" toId="32">
</dataflow>
<dataflow id="145" from="j_1" to="trunc_ln91" fromId="32" toId="33">
</dataflow>
<dataflow id="146" from="i_1" to="trunc_ln97" fromId="31" toId="34">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="shl_ln2" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="trunc_ln97" to="shl_ln2" fromId="34" toId="35">
</dataflow>
<dataflow id="151" from="StgValue_150" to="shl_ln2" fromId="150" toId="35">
</dataflow>
<dataflow id="152" from="shl_ln2" to="add_ln97" fromId="35" toId="36">
</dataflow>
<dataflow id="153" from="trunc_ln91" to="add_ln97" fromId="33" toId="36">
</dataflow>
<dataflow id="154" from="j_1" to="j_2" fromId="32" toId="37">
</dataflow>
<dataflow id="155" from="StgValue_71" to="j_2" fromId="71" toId="37">
</dataflow>
<dataflow id="156" from="i_1" to="store_ln91" fromId="31" toId="38">
</dataflow>
<dataflow id="157" from="i" to="store_ln91" fromId="8" toId="38">
</dataflow>
<dataflow id="158" from="add_ln97" to="zext_ln97" fromId="36" toId="39">
</dataflow>
<dataflow id="159" from="C" to="C_addr" fromId="70" toId="40">
</dataflow>
<dataflow id="161" from="StgValue_160" to="C_addr" fromId="160" toId="40">
</dataflow>
<dataflow id="162" from="zext_ln97" to="C_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="163" from="C_addr" to="C_load" fromId="40" toId="41">
</dataflow>
<dataflow id="164" from="j_2" to="store_ln91" fromId="37" toId="42">
</dataflow>
<dataflow id="165" from="j" to="store_ln91" fromId="9" toId="42">
</dataflow>
<dataflow id="166" from="C_addr" to="C_load" fromId="40" toId="43">
</dataflow>
<dataflow id="167" from="gmem" to="gmem_addr" fromId="66" toId="44">
</dataflow>
<dataflow id="168" from="sext_ln91_cast" to="gmem_addr" fromId="14" toId="44">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecPipeline" to="specpipeline_ln91" fromId="169" toId="45">
</dataflow>
<dataflow id="171" from="StgValue_109" to="specpipeline_ln91" fromId="109" toId="45">
</dataflow>
<dataflow id="172" from="StgValue_89" to="specpipeline_ln91" fromId="89" toId="45">
</dataflow>
<dataflow id="173" from="StgValue_89" to="specpipeline_ln91" fromId="89" toId="45">
</dataflow>
<dataflow id="174" from="StgValue_89" to="specpipeline_ln91" fromId="89" toId="45">
</dataflow>
<dataflow id="175" from="empty_1" to="specpipeline_ln91" fromId="92" toId="45">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln92" fromId="176" toId="46">
</dataflow>
<dataflow id="179" from="StgValue_178" to="speclooptripcount_ln92" fromId="178" toId="46">
</dataflow>
<dataflow id="180" from="StgValue_178" to="speclooptripcount_ln92" fromId="178" toId="46">
</dataflow>
<dataflow id="181" from="StgValue_178" to="speclooptripcount_ln92" fromId="178" toId="46">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="182" toId="47">
</dataflow>
<dataflow id="185" from="empty_11" to="specloopname_ln91" fromId="184" toId="47">
</dataflow>
<dataflow id="187" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln97" fromId="186" toId="48">
</dataflow>
<dataflow id="188" from="gmem_addr" to="write_ln97" fromId="44" toId="48">
</dataflow>
<dataflow id="189" from="C_load" to="write_ln97" fromId="43" toId="48">
</dataflow>
<dataflow id="191" from="StgValue_190" to="write_ln97" fromId="190" toId="48">
</dataflow>
<dataflow id="192" from="icmp_ln91" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="193" from="icmp_ln91" to="StgValue_5" fromId="23" toId="5">
</dataflow>
</dataflows>


</stg>
