OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 1120 10080
[INFO GPL-0004] CoreAreaLxLy: 20160 20160
[INFO GPL-0005] CoreAreaUxUy: 840000 836640
[INFO GPL-0006] NumInstances: 459
[INFO GPL-0007] NumPlaceInstances: 245
[INFO GPL-0008] NumFixedInstances: 108
[INFO GPL-0009] NumDummyInstances: 106
[INFO GPL-0010] NumNets: 306
[INFO GPL-0011] NumPins: 915
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 860000 860000
[INFO GPL-0014] CoreAreaLxLy: 20160 20160
[INFO GPL-0015] CoreAreaUxUy: 840000 836640
[INFO GPL-0016] CoreArea: 669382963200
[INFO GPL-0017] NonPlaceInstsArea: 245481062400
[INFO GPL-0018] PlaceInstsArea: 53377228800
[INFO GPL-0019] Util(%): 12.59
[INFO GPL-0020] StdInstsArea: 53377228800
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000007 HPWL: 49373368
[InitialPlace]  Iter: 2 CG residual: 0.00000012 HPWL: 51076030
[InitialPlace]  Iter: 3 CG residual: 0.00000006 HPWL: 50486890
[InitialPlace]  Iter: 4 CG residual: 0.00000010 HPWL: 49935439
[InitialPlace]  Iter: 5 CG residual: 0.00000010 HPWL: 49556610
[INFO GPL-0031] FillerInit: NumGCells: 1187
[INFO GPL-0032] FillerInit: NumGNets: 306
[INFO GPL-0033] FillerInit: NumGPins: 915
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 217866240
[INFO GPL-0025] IdealBinArea: 363110400
[INFO GPL-0026] IdealBinCnt: 1843
[INFO GPL-0027] TotalBinArea: 669382963200
[INFO GPL-0028] BinCnt: 32 32
[INFO GPL-0029] BinSize: 25620 25515
[INFO GPL-0030] NumBins: 1024
[NesterovSolve] Iter: 1 overflow: 0.865623 HPWL: 18067314
[NesterovSolve] Iter: 10 overflow: 0.824417 HPWL: 19521616
[NesterovSolve] Iter: 20 overflow: 0.837338 HPWL: 19336112
[NesterovSolve] Iter: 30 overflow: 0.84499 HPWL: 19225155
[NesterovSolve] Iter: 40 overflow: 0.841306 HPWL: 19193825
[NesterovSolve] Iter: 50 overflow: 0.845972 HPWL: 19191596
[NesterovSolve] Iter: 60 overflow: 0.844889 HPWL: 19201372
[NesterovSolve] Iter: 70 overflow: 0.845576 HPWL: 19203928
[NesterovSolve] Iter: 80 overflow: 0.845033 HPWL: 19202468
[NesterovSolve] Iter: 90 overflow: 0.846254 HPWL: 19200224
[NesterovSolve] Iter: 100 overflow: 0.846317 HPWL: 19205344
[NesterovSolve] Iter: 110 overflow: 0.845517 HPWL: 19225628
[NesterovSolve] Iter: 120 overflow: 0.844173 HPWL: 19263300
[NesterovSolve] Iter: 130 overflow: 0.842725 HPWL: 19335614
[NesterovSolve] Iter: 140 overflow: 0.839842 HPWL: 19453337
[NesterovSolve] Iter: 150 overflow: 0.833043 HPWL: 19616811
[NesterovSolve] Iter: 160 overflow: 0.826044 HPWL: 19802539
[NesterovSolve] Iter: 170 overflow: 0.821549 HPWL: 19938415
[NesterovSolve] Iter: 180 overflow: 0.813456 HPWL: 19963448
[NesterovSolve] Iter: 190 overflow: 0.811949 HPWL: 20057165
[NesterovSolve] Iter: 200 overflow: 0.801945 HPWL: 20329256
[NesterovSolve] Iter: 210 overflow: 0.788632 HPWL: 20304794
[NesterovSolve] Iter: 220 overflow: 0.747486 HPWL: 20515287
[NesterovSolve] Iter: 230 overflow: 0.71656 HPWL: 20574432
[INFO GPL-0100] worst slack 2.17e-09
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 240 overflow: 0.671739 HPWL: 20793504
[NesterovSolve] Iter: 250 overflow: 0.640143 HPWL: 20974943
[NesterovSolve] Snapshot saved at iter = 258
[NesterovSolve] Iter: 260 overflow: 0.595409 HPWL: 21644492
[INFO GPL-0100] worst slack 2.17e-09
[INFO GPL-0103] Weighted 29 nets.
[NesterovSolve] Iter: 270 overflow: 0.554738 HPWL: 21889941
[NesterovSolve] Iter: 280 overflow: 0.500883 HPWL: 22429273
[NesterovSolve] Iter: 290 overflow: 0.454057 HPWL: 22874201
[INFO GPL-0100] worst slack 2.17e-09
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 300 overflow: 0.404192 HPWL: 23123634
[NesterovSolve] Iter: 310 overflow: 0.351595 HPWL: 23530216
[NesterovSolve] Iter: 320 overflow: 0.31057 HPWL: 23752285
[NesterovSolve] Iter: 330 overflow: 0.277179 HPWL: 24027766
[NesterovSolve] Iter: 340 overflow: 0.240677 HPWL: 24293269
[INFO GPL-0100] worst slack 2.17e-09
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 350 overflow: 0.20451 HPWL: 24382792
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 16800 16800
[INFO GPL-0038] TileCnt: 51 51
[INFO GPL-0039] numRoutingLayers: 5
[INFO GPL-0040] NumTiles: 2601
[INFO GPL-0063] TotalRouteOverflowH2: 0.0
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 1.0
[INFO GPL-0067] 1.0%RC: 0.9924812003185874
[INFO GPL-0068] 2.0%RC: 0.9513627722075111
[INFO GPL-0069] 5.0%RC: 0.870112776442578
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 0.9962406
[NesterovSolve] Iter: 360 overflow: 0.177347 HPWL: 24471032
[NesterovSolve] Iter: 370 overflow: 0.149621 HPWL: 24495818
[INFO GPL-0100] worst slack 2.17e-09
[INFO GPL-0103] Weighted 30 nets.
[NesterovSolve] Iter: 380 overflow: 0.127928 HPWL: 24615263
[NesterovSolve] Iter: 390 overflow: 0.112842 HPWL: 24718226
[NesterovSolve] Iter: 400 overflow: 0.100062 HPWL: 24780525
[NesterovSolve] Finished with Overflow: 0.099344

==========================================================================
global place check_setup
--------------------------------------------------------------------------

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 2.17

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         txd (net)
                  0.06    0.00    0.37 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.42 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.07    0.00    0.42 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.07    0.06    0.48 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.07    0.00    0.48 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     2    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.20   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     2    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.20   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.41e-03   1.76e-03   1.03e-08   1.12e-02  26.3%
Combinational          2.17e-02   9.64e-03   6.74e-08   3.13e-02  73.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.11e-02   1.14e-02   7.77e-08   4.25e-02 100.0%
                          73.2%      26.8%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 54209 u^2 32% utilization.

Elapsed time: 0:00.72[h:]min:sec. CPU time: user 0.67 sys 0.05 (99%). Peak memory: 189864KB.
