

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed May 21 23:02:51 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 17/01/2025 GMT
    16                           ; 
    17                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F62                     SPPDATA         equ	3938	;# 
    91   000F63                     SPPCFG          equ	3939	;# 
    92   000F64                     SPPEPS          equ	3940	;# 
    93   000F65                     SPPCON          equ	3941	;# 
    94   000F66                     UFRM            equ	3942	;# 
    95   000F66                     UFRML           equ	3942	;# 
    96   000F67                     UFRMH           equ	3943	;# 
    97   000F68                     UIR             equ	3944	;# 
    98   000F69                     UIE             equ	3945	;# 
    99   000F6A                     UEIR            equ	3946	;# 
   100   000F6B                     UEIE            equ	3947	;# 
   101   000F6C                     USTAT           equ	3948	;# 
   102   000F6D                     UCON            equ	3949	;# 
   103   000F6E                     UADDR           equ	3950	;# 
   104   000F6F                     UCFG            equ	3951	;# 
   105   000F70                     UEP0            equ	3952	;# 
   106   000F71                     UEP1            equ	3953	;# 
   107   000F72                     UEP2            equ	3954	;# 
   108   000F73                     UEP3            equ	3955	;# 
   109   000F74                     UEP4            equ	3956	;# 
   110   000F75                     UEP5            equ	3957	;# 
   111   000F76                     UEP6            equ	3958	;# 
   112   000F77                     UEP7            equ	3959	;# 
   113   000F78                     UEP8            equ	3960	;# 
   114   000F79                     UEP9            equ	3961	;# 
   115   000F7A                     UEP10           equ	3962	;# 
   116   000F7B                     UEP11           equ	3963	;# 
   117   000F7C                     UEP12           equ	3964	;# 
   118   000F7D                     UEP13           equ	3965	;# 
   119   000F7E                     UEP14           equ	3966	;# 
   120   000F7F                     UEP15           equ	3967	;# 
   121   000F80                     PORTA           equ	3968	;# 
   122   000F81                     PORTB           equ	3969	;# 
   123   000F82                     PORTC           equ	3970	;# 
   124   000F83                     PORTD           equ	3971	;# 
   125   000F84                     PORTE           equ	3972	;# 
   126   000F89                     LATA            equ	3977	;# 
   127   000F8A                     LATB            equ	3978	;# 
   128   000F8B                     LATC            equ	3979	;# 
   129   000F8C                     LATD            equ	3980	;# 
   130   000F8D                     LATE            equ	3981	;# 
   131   000F92                     TRISA           equ	3986	;# 
   132   000F92                     DDRA            equ	3986	;# 
   133   000F93                     TRISB           equ	3987	;# 
   134   000F93                     DDRB            equ	3987	;# 
   135   000F94                     TRISC           equ	3988	;# 
   136   000F94                     DDRC            equ	3988	;# 
   137   000F95                     TRISD           equ	3989	;# 
   138   000F95                     DDRD            equ	3989	;# 
   139   000F96                     TRISE           equ	3990	;# 
   140   000F96                     DDRE            equ	3990	;# 
   141   000F9B                     OSCTUNE         equ	3995	;# 
   142   000F9D                     PIE1            equ	3997	;# 
   143   000F9E                     PIR1            equ	3998	;# 
   144   000F9F                     IPR1            equ	3999	;# 
   145   000FA0                     PIE2            equ	4000	;# 
   146   000FA1                     PIR2            equ	4001	;# 
   147   000FA2                     IPR2            equ	4002	;# 
   148   000FA6                     EECON1          equ	4006	;# 
   149   000FA7                     EECON2          equ	4007	;# 
   150   000FA8                     EEDATA          equ	4008	;# 
   151   000FA9                     EEADR           equ	4009	;# 
   152   000FAB                     RCSTA           equ	4011	;# 
   153   000FAB                     RCSTA1          equ	4011	;# 
   154   000FAC                     TXSTA           equ	4012	;# 
   155   000FAC                     TXSTA1          equ	4012	;# 
   156   000FAD                     TXREG           equ	4013	;# 
   157   000FAD                     TXREG1          equ	4013	;# 
   158   000FAE                     RCREG           equ	4014	;# 
   159   000FAE                     RCREG1          equ	4014	;# 
   160   000FAF                     SPBRG           equ	4015	;# 
   161   000FAF                     SPBRG1          equ	4015	;# 
   162   000FB0                     SPBRGH          equ	4016	;# 
   163   000FB1                     T3CON           equ	4017	;# 
   164   000FB2                     TMR3            equ	4018	;# 
   165   000FB2                     TMR3L           equ	4018	;# 
   166   000FB3                     TMR3H           equ	4019	;# 
   167   000FB4                     CMCON           equ	4020	;# 
   168   000FB5                     CVRCON          equ	4021	;# 
   169   000FB6                     ECCP1AS         equ	4022	;# 
   170   000FB6                     CCP1AS          equ	4022	;# 
   171   000FB7                     ECCP1DEL        equ	4023	;# 
   172   000FB7                     CCP1DEL         equ	4023	;# 
   173   000FB8                     BAUDCON         equ	4024	;# 
   174   000FB8                     BAUDCTL         equ	4024	;# 
   175   000FBA                     CCP2CON         equ	4026	;# 
   176   000FBB                     CCPR2           equ	4027	;# 
   177   000FBB                     CCPR2L          equ	4027	;# 
   178   000FBC                     CCPR2H          equ	4028	;# 
   179   000FBD                     CCP1CON         equ	4029	;# 
   180   000FBD                     ECCP1CON        equ	4029	;# 
   181   000FBE                     CCPR1           equ	4030	;# 
   182   000FBE                     CCPR1L          equ	4030	;# 
   183   000FBF                     CCPR1H          equ	4031	;# 
   184   000FC0                     ADCON2          equ	4032	;# 
   185   000FC1                     ADCON1          equ	4033	;# 
   186   000FC2                     ADCON0          equ	4034	;# 
   187   000FC3                     ADRES           equ	4035	;# 
   188   000FC3                     ADRESL          equ	4035	;# 
   189   000FC4                     ADRESH          equ	4036	;# 
   190   000FC5                     SSPCON2         equ	4037	;# 
   191   000FC6                     SSPCON1         equ	4038	;# 
   192   000FC7                     SSPSTAT         equ	4039	;# 
   193   000FC8                     SSPADD          equ	4040	;# 
   194   000FC9                     SSPBUF          equ	4041	;# 
   195   000FCA                     T2CON           equ	4042	;# 
   196   000FCB                     PR2             equ	4043	;# 
   197   000FCB                     MEMCON          equ	4043	;# 
   198   000FCC                     TMR2            equ	4044	;# 
   199   000FCD                     T1CON           equ	4045	;# 
   200   000FCE                     TMR1            equ	4046	;# 
   201   000FCE                     TMR1L           equ	4046	;# 
   202   000FCF                     TMR1H           equ	4047	;# 
   203   000FD0                     RCON            equ	4048	;# 
   204   000FD1                     WDTCON          equ	4049	;# 
   205   000FD2                     HLVDCON         equ	4050	;# 
   206   000FD2                     LVDCON          equ	4050	;# 
   207   000FD3                     OSCCON          equ	4051	;# 
   208   000FD5                     T0CON           equ	4053	;# 
   209   000FD6                     TMR0            equ	4054	;# 
   210   000FD6                     TMR0L           equ	4054	;# 
   211   000FD7                     TMR0H           equ	4055	;# 
   212   000FD8                     STATUS          equ	4056	;# 
   213   000FD9                     FSR2            equ	4057	;# 
   214   000FD9                     FSR2L           equ	4057	;# 
   215   000FDA                     FSR2H           equ	4058	;# 
   216   000FDB                     PLUSW2          equ	4059	;# 
   217   000FDC                     PREINC2         equ	4060	;# 
   218   000FDD                     POSTDEC2        equ	4061	;# 
   219   000FDE                     POSTINC2        equ	4062	;# 
   220   000FDF                     INDF2           equ	4063	;# 
   221   000FE0                     BSR             equ	4064	;# 
   222   000FE1                     FSR1            equ	4065	;# 
   223   000FE1                     FSR1L           equ	4065	;# 
   224   000FE2                     FSR1H           equ	4066	;# 
   225   000FE3                     PLUSW1          equ	4067	;# 
   226   000FE4                     PREINC1         equ	4068	;# 
   227   000FE5                     POSTDEC1        equ	4069	;# 
   228   000FE6                     POSTINC1        equ	4070	;# 
   229   000FE7                     INDF1           equ	4071	;# 
   230   000FE8                     WREG            equ	4072	;# 
   231   000FE9                     FSR0            equ	4073	;# 
   232   000FE9                     FSR0L           equ	4073	;# 
   233   000FEA                     FSR0H           equ	4074	;# 
   234   000FEB                     PLUSW0          equ	4075	;# 
   235   000FEC                     PREINC0         equ	4076	;# 
   236   000FED                     POSTDEC0        equ	4077	;# 
   237   000FEE                     POSTINC0        equ	4078	;# 
   238   000FEF                     INDF0           equ	4079	;# 
   239   000FF0                     INTCON3         equ	4080	;# 
   240   000FF1                     INTCON2         equ	4081	;# 
   241   000FF2                     INTCON          equ	4082	;# 
   242   000FF3                     PROD            equ	4083	;# 
   243   000FF3                     PRODL           equ	4083	;# 
   244   000FF4                     PRODH           equ	4084	;# 
   245   000FF5                     TABLAT          equ	4085	;# 
   246   000FF6                     TBLPTR          equ	4086	;# 
   247   000FF6                     TBLPTRL         equ	4086	;# 
   248   000FF7                     TBLPTRH         equ	4087	;# 
   249   000FF8                     TBLPTRU         equ	4088	;# 
   250   000FF9                     PCLAT           equ	4089	;# 
   251   000FF9                     PC              equ	4089	;# 
   252   000FF9                     PCL             equ	4089	;# 
   253   000FFA                     PCLATH          equ	4090	;# 
   254   000FFB                     PCLATU          equ	4091	;# 
   255   000FFC                     STKPTR          equ	4092	;# 
   256   000FFD                     TOS             equ	4093	;# 
   257   000FFD                     TOSL            equ	4093	;# 
   258   000FFE                     TOSH            equ	4094	;# 
   259   000FFF                     TOSU            equ	4095	;# 
   260                           
   261                           	psect	idataCOMRAM
   262   000916                     __pidataCOMRAM:
   263                           	callstack 0
   264                           
   265                           ;initializer for main@F3344
   266   000916  FC                 	db	252
   267   000917  60                 	db	96
   268   000918  DA                 	db	218
   269   000919  F2                 	db	242
   270   00091A  66                 	db	102
   271   00091B  B6                 	db	182
   272   00091C  BE                 	db	190
   273   00091D  E0                 	db	224
   274   00091E  FE                 	db	254
   275   00091F  F6                 	db	246
   276   000F8A                     _LATB           set	3978
   277   000F8C                     _LATD           set	3980
   278   000F95                     _TRISD          set	3989
   279   000F93                     _TRISB          set	3987
   280                           
   281                           ; #config settings
   282                           
   283                           	psect	cinit
   284   0008F0                     __pcinit:
   285                           	callstack 0
   286   0008F0                     start_initialization:
   287                           	callstack 0
   288   0008F0                     __initialization:
   289                           	callstack 0
   290                           
   291                           ; Initialize objects allocated to COMRAM (10 bytes)
   292                           ; load TBLPTR registers with __pidataCOMRAM
   293   0008F0  0E16               	movlw	low __pidataCOMRAM
   294   0008F2  6EF6               	movwf	tblptrl,c
   295   0008F4  0E09               	movlw	high __pidataCOMRAM
   296   0008F6  6EF7               	movwf	tblptrh,c
   297   0008F8  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   298   0008FA  6EF8               	movwf	tblptru,c
   299   0008FC  EE00  F012         	lfsr	0,__pdataCOMRAM
   300   000900  EE10 F00A          	lfsr	1,10
   301   000904                     copy_data0:
   302   000904  0009               	tblrd		*+
   303   000906  CFF5 FFEE          	movff	tablat,postinc0
   304   00090A  50E5               	movf	postdec1,w,c
   305   00090C  50E1               	movf	fsr1l,w,c
   306   00090E  E1FA               	bnz	copy_data0
   307   000910                     end_of_initialization:
   308                           	callstack 0
   309   000910                     __end_of__initialization:
   310                           	callstack 0
   311   000910  0100               	movlb	0
   312   000912  EF01  F004         	goto	_main	;jump to C main() function
   313                           
   314                           	psect	dataCOMRAM
   315   000012                     __pdataCOMRAM:
   316                           	callstack 0
   317   000012                     main@F3344:
   318                           	callstack 0
   319   000012                     	ds	10
   320                           
   321                           	psect	cstackCOMRAM
   322   000001                     __pcstackCOMRAM:
   323                           	callstack 0
   324   000001                     ??_main:
   325                           
   326                           ; 1 bytes @ 0x0
   327   000001                     	ds	1
   328   000002                     main@display:
   329                           	callstack 0
   330                           
   331                           ; 10 bytes @ 0x1
   332   000002                     	ds	10
   333   00000C                     main@cont:
   334                           	callstack 0
   335                           
   336                           ; 2 bytes @ 0xB
   337   00000C                     	ds	2
   338   00000E                     main@seg1:
   339                           	callstack 0
   340                           
   341                           ; 2 bytes @ 0xD
   342   00000E                     	ds	2
   343   000010                     main@seg2:
   344                           	callstack 0
   345                           
   346                           ; 2 bytes @ 0xF
   347   000010                     	ds	2
   348                           
   349 ;;
   350 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   351 ;;
   352 ;; *************** function _main *****************
   353 ;; Defined at:
   354 ;;		line 17 in file "main.c"
   355 ;; Parameters:    Size  Location     Type
   356 ;;		None
   357 ;; Auto vars:     Size  Location     Type
   358 ;;  cont            2   11[COMRAM] int 
   359 ;;  display        10    1[COMRAM] unsigned char [10]
   360 ;;  seg2            2   15[COMRAM] int 
   361 ;;  seg1            2   13[COMRAM] int 
   362 ;;  enB             2    0        int 
   363 ;;  enA             2    0        int 
   364 ;; Return value:  Size  Location     Type
   365 ;;                  1    wreg      void 
   366 ;; Registers used:
   367 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0
   368 ;; Tracked objects:
   369 ;;		On entry : 0/0
   370 ;;		On exit  : 0/0
   371 ;;		Unchanged: 0/0
   372 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   373 ;;      Params:         0       0       0       0       0       0       0       0       0
   374 ;;      Locals:        16       0       0       0       0       0       0       0       0
   375 ;;      Temps:          1       0       0       0       0       0       0       0       0
   376 ;;      Totals:        17       0       0       0       0       0       0       0       0
   377 ;;Total ram usage:       17 bytes
   378 ;; This function calls:
   379 ;;		Nothing
   380 ;; This function is called by:
   381 ;;		Startup code after reset
   382 ;; This function uses a non-reentrant model
   383 ;;
   384                           
   385                           	psect	text0
   386   000802                     __ptext0:
   387                           	callstack 0
   388   000802                     _main:
   389                           	callstack 31
   390   000802                     
   391                           ;main.c: 18:     unsigned char display[10] = {
   392   000802  EE20  F012         	lfsr	2,main@F3344
   393   000806  EE10  F002         	lfsr	1,main@display
   394   00080A  0E09               	movlw	9
   395   00080C                     u11:
   396   00080C  CFDB FFE3          	movff	plusw2,plusw1
   397   000810  06E8               	decf	wreg,f,c
   398   000812  E2FC               	bc	u11
   399   000814                     
   400                           ;main.c: 32:         seg1 = 0,
   401   000814  0E00               	movlw	0
   402   000816  6E0F               	movwf	(main@seg1+1)^0,c
   403   000818  0E00               	movlw	0
   404   00081A  6E0E               	movwf	main@seg1^0,c
   405   00081C                     
   406                           ;main.c: 33:         seg2 = 5;
   407   00081C  0E00               	movlw	0
   408   00081E  6E11               	movwf	(main@seg2+1)^0,c
   409   000820  0E05               	movlw	5
   410   000822  6E10               	movwf	main@seg2^0,c
   411   000824                     
   412                           ;main.c: 34:     TRISB = 0;
   413   000824  6A93               	clrf	147,c	;volatile
   414   000826                     
   415                           ;main.c: 35:     TRISD = 0;
   416   000826  6A95               	clrf	149,c	;volatile
   417   000828                     
   418                           ;main.c: 36:     LATD = 0;
   419   000828  6A8C               	clrf	140,c	;volatile
   420   00082A                     
   421                           ;main.c: 37:     LATB = 0;
   422   00082A  6A8A               	clrf	138,c	;volatile
   423   00082C                     l719:
   424                           
   425                           ;main.c: 43:         int cont = 0;
   426   00082C  0E00               	movlw	0
   427   00082E  6E0D               	movwf	(main@cont+1)^0,c
   428   000830  0E00               	movlw	0
   429   000832  6E0C               	movwf	main@cont^0,c
   430                           
   431                           ;main.c: 45:         while(cont < 100){
   432   000834  EF3E  F004         	goto	l18
   433   000838                     l721:
   434                           
   435                           ;main.c: 46:             LATD = 0b00000100;
   436   000838  0E04               	movlw	4
   437   00083A  6E8C               	movwf	140,c	;volatile
   438   00083C                     
   439                           ;main.c: 47:             LATB = display[seg1];
   440   00083C  500E               	movf	main@seg1^0,w,c
   441   00083E  0F02               	addlw	low main@display
   442   000840  6ED9               	movwf	fsr2l,c
   443   000842  6ADA               	clrf	fsr2h,c
   444   000844  50DF               	movf	indf2,w,c
   445   000846  6E8A               	movwf	138,c	;volatile
   446   000848                     
   447                           ;main.c: 48:             _delay((unsigned long)((5)*(20000000/4000.0)));
   448   000848  0E21               	movlw	33
   449   00084A  6E01               	movwf	??_main^0,c
   450   00084C  0E76               	movlw	118
   451   00084E                     u57:
   452   00084E  2EE8               	decfsz	wreg,f,c
   453   000850  D7FE               	bra	u57
   454   000852  2E01               	decfsz	??_main^0,f,c
   455   000854  D7FC               	bra	u57
   456   000856  D000               	nop2	
   457   000858                     
   458                           ;main.c: 49:             LATD = 0b00001000;
   459   000858  0E08               	movlw	8
   460   00085A  6E8C               	movwf	140,c	;volatile
   461   00085C                     
   462                           ;main.c: 50:             LATB = display[seg2];
   463   00085C  5010               	movf	main@seg2^0,w,c
   464   00085E  0F02               	addlw	low main@display
   465   000860  6ED9               	movwf	fsr2l,c
   466   000862  6ADA               	clrf	fsr2h,c
   467   000864  50DF               	movf	indf2,w,c
   468   000866  6E8A               	movwf	138,c	;volatile
   469                           
   470                           ;main.c: 51:             _delay((unsigned long)((5)*(20000000/4000.0)));
   471   000868  0E21               	movlw	33
   472   00086A  6E01               	movwf	??_main^0,c
   473   00086C  0E76               	movlw	118
   474   00086E                     u67:
   475   00086E  2EE8               	decfsz	wreg,f,c
   476   000870  D7FE               	bra	u67
   477   000872  2E01               	decfsz	??_main^0,f,c
   478   000874  D7FC               	bra	u67
   479   000876  D000               	nop2	
   480   000878                     
   481                           ;main.c: 52:             cont++;
   482   000878  4A0C               	infsnz	main@cont^0,f,c
   483   00087A  2A0D               	incf	(main@cont+1)^0,f,c
   484   00087C                     l18:
   485                           
   486                           ;main.c: 45:         while(cont < 100){
   487   00087C  BE0D               	btfsc	(main@cont+1)^0,7,c
   488   00087E  EF4A  F004         	goto	u21
   489   000882  500D               	movf	(main@cont+1)^0,w,c
   490   000884  E109               	bnz	u20
   491   000886  0E64               	movlw	100
   492   000888  5C0C               	subwf	main@cont^0,w,c
   493   00088A  A0D8               	btfss	status,0,c
   494   00088C  EF4A  F004         	goto	u21
   495   000890  EF4C  F004         	goto	u20
   496   000894                     u21:
   497   000894  EF1C  F004         	goto	l721
   498   000898                     u20:
   499   000898                     
   500                           ;main.c: 54:         seg1++;
   501   000898  4A0E               	infsnz	main@seg1^0,f,c
   502   00089A  2A0F               	incf	(main@seg1+1)^0,f,c
   503   00089C                     
   504                           ;main.c: 55:         if(seg1>9){
   505   00089C  BE0F               	btfsc	(main@seg1+1)^0,7,c
   506   00089E  EF5A  F004         	goto	u31
   507   0008A2  500F               	movf	(main@seg1+1)^0,w,c
   508   0008A4  E109               	bnz	u30
   509   0008A6  0E0A               	movlw	10
   510   0008A8  5C0E               	subwf	main@seg1^0,w,c
   511   0008AA  A0D8               	btfss	status,0,c
   512   0008AC  EF5A  F004         	goto	u31
   513   0008B0  EF5C  F004         	goto	u30
   514   0008B4                     u31:
   515   0008B4  EF62  F004         	goto	l741
   516   0008B8                     u30:
   517   0008B8                     
   518                           ;main.c: 56:             seg1 = 0;
   519   0008B8  0E00               	movlw	0
   520   0008BA  6E0F               	movwf	(main@seg1+1)^0,c
   521   0008BC  0E00               	movlw	0
   522   0008BE  6E0E               	movwf	main@seg1^0,c
   523   0008C0                     
   524                           ;main.c: 57:             seg2++;
   525   0008C0  4A10               	infsnz	main@seg2^0,f,c
   526   0008C2  2A11               	incf	(main@seg2+1)^0,f,c
   527   0008C4                     l741:
   528                           
   529                           ;main.c: 59:         if(seg2 > 6) seg2 = 0;
   530   0008C4  BE11               	btfsc	(main@seg2+1)^0,7,c
   531   0008C6  EF6E  F004         	goto	u41
   532   0008CA  5011               	movf	(main@seg2+1)^0,w,c
   533   0008CC  E109               	bnz	u40
   534   0008CE  0E07               	movlw	7
   535   0008D0  5C10               	subwf	main@seg2^0,w,c
   536   0008D2  A0D8               	btfss	status,0,c
   537   0008D4  EF6E  F004         	goto	u41
   538   0008D8  EF70  F004         	goto	u40
   539   0008DC                     u41:
   540   0008DC  EF16  F004         	goto	l719
   541   0008E0                     u40:
   542   0008E0  0E00               	movlw	0
   543   0008E2  6E11               	movwf	(main@seg2+1)^0,c
   544   0008E4  0E00               	movlw	0
   545   0008E6  6E10               	movwf	main@seg2^0,c
   546   0008E8  EF16  F004         	goto	l719
   547   0008EC  EFFE  F03F         	goto	start
   548   0008F0                     __end_of_main:
   549                           	callstack 0
   550                           
   551                           	psect	smallconst
   552   000800                     __psmallconst:
   553                           	callstack 0
   554   000800  00                 	db	0
   555   000801  00                 	db	0	; dummy byte at the end
   556   000800                     __smallconst    set	__psmallconst
   557   000800                     __mediumconst   set	__psmallconst
   558   000000                     __activetblptr  equ	0
   559                           
   560                           	psect	rparam
   561   000001                     ___rparam_used  equ	1
   562   000000                     ___param_bank   equ	0
   563   000000                     __Lparam        equ	__Lrparam
   564   000000                     __Hparam        equ	__Hrparam
   565                           
   566                           	psect	config
   567                           
   568                           ;Config register CONFIG1L @ 0x300000
   569                           ;	unspecified, using default values
   570                           ;	PLL Prescaler Selection bits
   571                           ;	PLLDIV = 0x0, unprogrammed default
   572                           ;	System Clock Postscaler Selection bits
   573                           ;	CPUDIV = 0x0, unprogrammed default
   574                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   575                           ;	USBDIV = 0x0, unprogrammed default
   576   300000                     	org	3145728
   577   300000  00                 	db	0
   578                           
   579                           ;Config register CONFIG1H @ 0x300001
   580                           ;	Oscillator Selection bits
   581                           ;	FOSC = HS, HS oscillator (HS)
   582                           ;	Fail-Safe Clock Monitor Enable bit
   583                           ;	FCMEN = 0x0, unprogrammed default
   584                           ;	Internal/External Oscillator Switchover bit
   585                           ;	IESO = 0x0, unprogrammed default
   586   300001                     	org	3145729
   587   300001  0C                 	db	12
   588                           
   589                           ;Config register CONFIG2L @ 0x300002
   590                           ;	Power-up Timer Enable bit
   591                           ;	PWRT = ON, PWRT enabled
   592                           ;	Brown-out Reset Enable bits
   593                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   594                           ;	Brown-out Reset Voltage bits
   595                           ;	BORV = 0x3, unprogrammed default
   596                           ;	USB Voltage Regulator Enable bit
   597                           ;	VREGEN = 0x0, unprogrammed default
   598   300002                     	org	3145730
   599   300002  18                 	db	24
   600                           
   601                           ;Config register CONFIG2H @ 0x300003
   602                           ;	Watchdog Timer Enable bit
   603                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   604                           ;	Watchdog Timer Postscale Select bits
   605                           ;	WDTPS = 0xF, unprogrammed default
   606   300003                     	org	3145731
   607   300003  1E                 	db	30
   608                           
   609                           ; Padding undefined space
   610   300004                     	org	3145732
   611   300004  FF                 	db	255
   612                           
   613                           ;Config register CONFIG3H @ 0x300005
   614                           ;	CCP2 MUX bit
   615                           ;	CCP2MX = 0x1, unprogrammed default
   616                           ;	PORTB A/D Enable bit
   617                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   618                           ;	Low-Power Timer 1 Oscillator Enable bit
   619                           ;	LPT1OSC = 0x0, unprogrammed default
   620                           ;	MCLR Pin Enable bit
   621                           ;	MCLRE = 0x1, unprogrammed default
   622   300005                     	org	3145733
   623   300005  81                 	db	129
   624                           
   625                           ;Config register CONFIG4L @ 0x300006
   626                           ;	Stack Full/Underflow Reset Enable bit
   627                           ;	STVREN = 0x1, unprogrammed default
   628                           ;	Single-Supply ICSP Enable bit
   629                           ;	LVP = OFF, Single-Supply ICSP disabled
   630                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   631                           ;	ICPRT = 0x0, unprogrammed default
   632                           ;	Extended Instruction Set Enable bit
   633                           ;	XINST = 0x0, unprogrammed default
   634                           ;	Background Debugger Enable bit
   635                           ;	DEBUG = 0x1, unprogrammed default
   636   300006                     	org	3145734
   637   300006  81                 	db	129
   638                           
   639                           ; Padding undefined space
   640   300007                     	org	3145735
   641   300007  FF                 	db	255
   642                           tosu	equ	0xFFF
   643                           tosh	equ	0xFFE
   644                           tosl	equ	0xFFD
   645                           stkptr	equ	0xFFC
   646                           pclatu	equ	0xFFB
   647                           pclath	equ	0xFFA
   648                           pcl	equ	0xFF9
   649                           tblptru	equ	0xFF8
   650                           tblptrh	equ	0xFF7
   651                           tblptrl	equ	0xFF6
   652                           tablat	equ	0xFF5
   653                           prodh	equ	0xFF4
   654                           prodl	equ	0xFF3
   655                           indf0	equ	0xFEF
   656                           postinc0	equ	0xFEE
   657                           postdec0	equ	0xFED
   658                           preinc0	equ	0xFEC
   659                           plusw0	equ	0xFEB
   660                           fsr0h	equ	0xFEA
   661                           fsr0l	equ	0xFE9
   662                           wreg	equ	0xFE8
   663                           indf1	equ	0xFE7
   664                           postinc1	equ	0xFE6
   665                           postdec1	equ	0xFE5
   666                           preinc1	equ	0xFE4
   667                           plusw1	equ	0xFE3
   668                           fsr1h	equ	0xFE2
   669                           fsr1l	equ	0xFE1
   670                           bsr	equ	0xFE0
   671                           indf2	equ	0xFDF
   672                           postinc2	equ	0xFDE
   673                           postdec2	equ	0xFDD
   674                           preinc2	equ	0xFDC
   675                           plusw2	equ	0xFDB
   676                           fsr2h	equ	0xFDA
   677                           fsr2l	equ	0xFD9
   678                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        10
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     17      27
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                21    21      0     105
                                              0 COMRAM    17    17      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            2047      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           160      0       0      0.0%
BANK0              160      0       0      0.0%
BITBIGSFRh         117      0       0      0.0%
BITCOMRAM           95      0       0      0.0%
COMRAM              95     17      27     28.4%
BITBIGSFRl          42      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      27      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed May 21 23:02:51 2025

                     l18 087C                       u11 080C                       u20 0898  
                     u21 0894                       u30 08B8                       u31 08B4  
                     u40 08E0                       u41 08DC                       u57 084E  
                     u67 086E                      l701 0802                      l711 0824  
                    l703 0814                      l721 0838                      l713 0826  
                    l705 0814                      l731 0878                      l723 083C  
                    l715 0828                      l707 0814                      l741 08C4  
                    l733 0898                      l725 0848                      l717 082A  
                    l709 081C                      l743 08E0                      l735 089C  
                    l727 0858                      l719 082C                      l737 08B8  
                    l729 085C                      l739 08C0                      wreg 0FE8  
            main@display 0002                     _LATB 0F8A                     _LATD 0F8C  
                   _main 0802                     fsr2h 0FDA                     indf2 0FDF  
                   fsr1l 0FE1                     fsr2l 0FD9                     start 7FFC  
           ___param_bank 0000                    ?_main 0001                    _TRISB 0F93  
                  _TRISD 0F95                    tablat 0FF5                    plusw1 0FE3  
                  plusw2 0FDB                    status 0FD8          __initialization 08F0  
           __end_of_main 08F0                   ??_main 0001            __activetblptr 0000  
                 isa$std 0001             __pdataCOMRAM 0012             __mediumconst 0800  
                 tblptrh 0FF7                   tblptrl 0FF6                   tblptru 0FF8  
             __accesstop 0060  __end_of__initialization 0910            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 08F0                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 0910                  postdec1 0FE5  
                postinc0 0FEE            __pidataCOMRAM 0916      start_initialization 08F0  
            __smallconst 0800                main@F3344 0012                copy_data0 0904  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
               main@cont 000C                 main@seg1 000E                 main@seg2 0010  
