https://junowedd.github.io/technotespark/
Paste the link directly into your browser’s address bar. Copy and paste this link into your browser.

# TechNotesPark

Personal technical portfolio covering semiconductor physical verification,
EDA sign-off methodologies, and manufacturing readiness.

---

## About This Repository

This repository documents selected technical insights, case studies,
and EDA expertise developed across advanced ASIC and foundry programs.

---


## EDA Sign-off & Digital Implementation Comparison

## EDA Sign-off Comparison

For a detailed comparison between Cadence, Synopsys, and Siemens Calibre,
see the external page below:

➡ https://junowedd.github.io/technotespark/docs/eda-comparison.html


| Category | Cadence | Synopsys | Siemens (Calibre) |
|--------|---------|----------|-------------------|
| Primary Focus | Integrated digital implementation & sign-off | Integrated digital implementation & sign-off | Independent physical verification & manufacturing sign-off |
| Core P&R Tool | Innovus | ICC2 | Tool-neutral |
| DRC / LVS Engine | Pegasus | IC Validator | Calibre nmDRC / nmLVS |
| Foundry Certification | Node-dependent | Node-dependent | Universally certified by leading foundries |
| Verification Philosophy | Flow-integrated | Flow-integrated | Independent, sign-off-grade authority |
| Pattern-Based Verification | Limited / node-specific | Limited | Advanced pattern matching & PERC |
| Lithography & RET | Limited scope | Limited scope | Industry-leading OPC & RET |
| Mask Data Preparation | Limited | Limited | Full MDP workflow |
| Tool Neutrality | Cadence-centric | Synopsys-centric | Vendor-neutral |
| Best Fit Use Case | Fast integrated implementation | High-performance digital flows | Manufacturing-ready sign-off |
