// Seed: 3868429777
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    output id_8
);
  assign id_8[1] = !id_5 ? 1'b0 : id_0 == id_4;
  assign id_8[1'h0] = id_3;
  logic id_9;
  logic id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20 = id_2 ? 1 : 1;
endmodule
