Analysis & Synthesis report for DTMF
Wed Mar  7 15:32:59 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: PS2_Ctrl:IP_PS2
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Mar  7 15:32:59 2018            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; DTMF                                             ;
; Top-level Entity Name       ; Reference_Design                                 ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 277                                              ;
; Total pins                  ; 5                                                ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C6T144C6        ;                    ;
; Top-level entity name                                                      ; Reference_Design   ; DTMF               ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+---------+
; ../source/sin.vhd                ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/sin.vhd              ;         ;
; ../source/Reference_Design.vhd   ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Reference_Design.vhd ;         ;
; ../source/pwm.vhd                ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/pwm.vhd              ;         ;
; ../source/PS2_Ctrl.vhd           ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/PS2_Ctrl.vhd         ;         ;
; ../source/OriginalDecodeur.vhd   ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/OriginalDecodeur.vhd ;         ;
; ../source/IP_DTMF.vhd            ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/IP_DTMF.vhd          ;         ;
; ../source/Decodeur.vhd           ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Decodeur.vhd         ;         ;
; ../source/Binary_Counter.vhd     ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Binary_Counter.vhd   ;         ;
; ../source/Additionneur.vhd       ; yes             ; User VHDL File  ; /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Additionneur.vhd     ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 277   ;
;     -- Combinational with no register       ; 185   ;
;     -- Register only                        ; 28    ;
;     -- Combinational with a register        ; 64    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 79    ;
;     -- 3 input functions                    ; 51    ;
;     -- 2 input functions                    ; 101   ;
;     -- 1 input functions                    ; 18    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 160   ;
;     -- arithmetic mode                      ; 117   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 42    ;
;     -- asynchronous clear/load mode         ; 2     ;
;                                             ;       ;
; Total registers                             ; 92    ;
; Total logic cells in carry chains           ; 131   ;
; I/O pins                                    ; 5     ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 58    ;
; Total fan-out                               ; 886   ;
; Average fan-out                             ; 3.14  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                         ; Library Name ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------+--------------+
; |Reference_Design                 ; 277 (0)     ; 92           ; 0           ; 5    ; 0            ; 185 (0)      ; 28 (0)            ; 64 (0)           ; 131 (0)         ; 0 (0)      ; |Reference_Design                                           ; work         ;
;    |DecodeClavier:Decode_Clavier| ; 28 (28)     ; 5            ; 0           ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |Reference_Design|DecodeClavier:Decode_Clavier              ; work         ;
;    |IP_DTMF:IP_DTMF|              ; 208 (0)     ; 56           ; 0           ; 0    ; 0            ; 152 (0)      ; 3 (0)             ; 53 (0)           ; 131 (0)         ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF                           ; work         ;
;       |Decodeur:Decodeur|         ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF|Decodeur:Decodeur         ; work         ;
;       |additionneur:Additionneur| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF|additionneur:Additionneur ; work         ;
;       |counter:CompteurBin1|      ; 75 (75)     ; 24           ; 0           ; 0    ; 0            ; 51 (51)      ; 1 (1)             ; 23 (23)          ; 55 (55)         ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF|counter:CompteurBin1      ; work         ;
;       |counter:CompteurBin2|      ; 57 (57)     ; 24           ; 0           ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 23 (23)          ; 42 (42)         ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF|counter:CompteurBin2      ; work         ;
;       |pwm:Pwm|                   ; 36 (36)     ; 8            ; 0           ; 0    ; 0            ; 28 (28)      ; 1 (1)             ; 7 (7)            ; 27 (27)         ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF|pwm:Pwm                   ; work         ;
;       |table_sin:SinTable1|       ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF|table_sin:SinTable1       ; work         ;
;       |table_sin:SinTable2|       ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Reference_Design|IP_DTMF:IP_DTMF|table_sin:SinTable2       ; work         ;
;    |PS2_Ctrl:IP_PS2|              ; 41 (41)     ; 31           ; 0           ; 0    ; 0            ; 10 (10)      ; 25 (25)           ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |Reference_Design|PS2_Ctrl:IP_PS2                           ; work         ;
+-----------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 92    ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Reference_Design|PS2_Ctrl:IP_PS2|Bit_Cnt[3]              ;
; 32:1               ; 2 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |Reference_Design|IP_DTMF:IP_DTMF|Decodeur:Decodeur|F1[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Ctrl:IP_PS2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; filtersize     ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar  7 15:32:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DTMF -c DTMF
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/sin.vhd
    Info (12022): Found design unit 1: table_sin-behavioral
    Info (12023): Found entity 1: table_sin
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/SevenSeg.vhd
    Info (12022): Found design unit 1: SevenSeg-Comb
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Reference_Design.vhd
    Info (12022): Found design unit 1: Reference_Design-behavioral
    Info (12023): Found entity 1: Reference_Design
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/pwm.vhd
    Info (12022): Found design unit 1: pwm-behavioral
    Info (12023): Found entity 1: pwm
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/PS2simpl.vhd
    Info (12022): Found design unit 1: PS2SIMPL-SCHEMATIC
    Info (12023): Found entity 1: PS2SIMPL
Info (12021): Found 3 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/PS2_Ctrl.vhd
    Info (12022): Found design unit 1: PS2_Ctrl-Plain_Wrong
    Info (12022): Found design unit 2: PS2_Ctrl-ALSE_RTL
    Info (12023): Found entity 1: PS2_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/OriginalDecodeur.vhd
    Info (12022): Found design unit 1: DecodeClavier-a_DecodeClavier
    Info (12023): Found entity 1: DecodeClavier
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Kbd_Tst.vhd
    Info (12022): Found design unit 1: Kbd_tst-Test
    Info (12023): Found entity 1: Kbd_tst
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/IP_DTMF.vhd
    Info (12022): Found design unit 1: IP_DTMF-behavioral
    Info (12023): Found entity 1: IP_DTMF
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Decodeur.vhd
    Info (12022): Found design unit 1: Decodeur-a_Decodeur
    Info (12023): Found entity 1: Decodeur
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Binary_Counter.vhd
    Info (12022): Found design unit 1: counter-samplingCounter
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700774/vhdl_DTMF/source/Additionneur.vhd
    Info (12022): Found design unit 1: additionneur-a_additionneur
    Info (12023): Found entity 1: additionneur
Info (12127): Elaborating entity "Reference_Design" for the top level hierarchy
Info (12129): Elaborating entity "PS2_Ctrl" using architecture "A:plain_wrong" for hierarchy "PS2_Ctrl:IP_PS2"
Info (12129): Elaborating entity "DecodeClavier" using architecture "A:a_decodeclavier" for hierarchy "DecodeClavier:Decode_Clavier"
Info (12129): Elaborating entity "IP_DTMF" using architecture "A:behavioral" for hierarchy "IP_DTMF:IP_DTMF"
Info (12129): Elaborating entity "Decodeur" using architecture "A:a_decodeur" for hierarchy "IP_DTMF:IP_DTMF|Decodeur:Decodeur"
Info (12129): Elaborating entity "counter" using architecture "A:samplingcounter" for hierarchy "IP_DTMF:IP_DTMF|counter:CompteurBin1"
Info (12129): Elaborating entity "table_sin" using architecture "A:behavioral" for hierarchy "IP_DTMF:IP_DTMF|table_sin:SinTable1"
Info (12129): Elaborating entity "additionneur" using architecture "A:a_additionneur" for hierarchy "IP_DTMF:IP_DTMF|additionneur:Additionneur"
Warning (10540): VHDL Signal Declaration warning at Additionneur.vhd(15): used explicit default value for signal "S" because signal was never assigned a value
Info (12129): Elaborating entity "pwm" using architecture "A:behavioral" for hierarchy "IP_DTMF:IP_DTMF|pwm:Pwm"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "IP_DTMF:IP_DTMF|counter:CompteurBin1|Add0~5"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 282 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 277 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 616 megabytes
    Info: Processing ended: Wed Mar  7 15:32:59 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


