# Simple rv32i pipelined RISC-V processor with hazard handling

## To Run:
1. While inside Linux environment with Icarus Verilog:
```
make
```
