<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns="http://www.w3.org/TR/REC-html40">
<head>
<title>Group Publications</title>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">


<style>
<!--
div.Section1
	{page:Section1;}
span.MsoHyperlink
	{color:#333366;
	text-decoration:underline;
	text-underline:single;}
span.SpellE
	{}
 li.MsoNormal
	{mso-style-parent:"";
	margin-bottom:.0001pt;
	font-size:12.0pt;
	font-family:"Times New Roman";
	color:#333366; margin-left:0in; margin-right:0in; margin-top:0in}
span.GramE
	{}
-->
</style>
</head>

<body bgcolor="#FFFFFF" text="#333366" link="#333366" vlink="#993300" alink="#CC6600">
<table width="799" border="0" cellpadding="0" cellspacing="0" height="909">
  <tr align="left" valign="bottom"> 
    <td colspan="3" width="800" height="75"> <p>
    <img border="0" src="group.gif" width="800" height="75"></p></td>
  </tr>
  <tr align="left" valign="top"> 
    <td width="137" bordercolor="#e7ebf0" bgcolor="#e7ebf0" rowspan="2" height="834"> <p><font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><b><br>
        &nbsp;</b></font></p>
    <p><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif"><b>
    <a href="http://rsim.cs.uiuc.edu">Home</a></b></font></p>
    <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
    <a href="people.html">People</a></font></b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif"><b> </b></font></p>
      <p><b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
      <a href="http://rsim.cs.uiuc.edu">Research</a></font></b></p>
      <p style="margin-top: -10; margin-bottom: -12"><b>
      <font face="Geneva, Arial, Helvetica, sans-serif">&nbsp;&nbsp;&nbsp;
      <font size="2">Current</font></font></b></p>
      <ul>
        <li><font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif">
        <a href="http://rsim.cs.uiuc.edu/ramp">RAMP</a></font></li>
        <li><font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif">
        <a href="http://rsim.cs.uiuc.edu/alp">ALP</a></font></li>
        <li><font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><a href="http://www.cs.uiuc.edu/grace">GRACE</a></font></li>
        <li><font face="Geneva, Arial, Helvetica, sans-serif" size="2">
        <a href="http://rsim.cs.uiuc.edu/data-centers">Data Centers</a></font></li>
      </ul>
      <p style="margin-top: -10; margin-bottom: -10">
      <font face="Geneva, Arial, Helvetica, sans-serif" size="2">&nbsp;&nbsp;&nbsp;
      <b>Matured</b></font></p>
      <ul>
        <li><font face="Geneva, Arial, Helvetica, sans-serif" size="2">
        <a href="http://rsim.cs.uiuc.edu/consistency">Memory 
        Models</a></font></li>
        <li><font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><a href="http://rsim.cs.uiuc.edu/rsim/dist.html">RSIM 
          Simulator</a></font></li>
        <li><font face="Geneva, Arial, Helvetica, sans-serif" size="2">
        <a href="http://rsim.cs.uiuc.edu/rsim">RSIM Project</a></font></li>
      </ul>
      <p><b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
      <a href="pubs.html">Publications</a></font></b></p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
      <a href="software.html">Software</a></font></b></p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
      <a href="funding.html">Funding</a></font></b><br>
        <font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><br>
        <br>
        </font></p>
      </td>
    <td width="7" height="309">&nbsp;</td>
    <td width="664" height="834" rowspan="2"> 
  <p><font size="5"><b><span style="font-family: Arial">Group </span></b></font><b><span style='font-size:18.0pt;font-family:Arial'>Publications<o:p></o:p></span></b></p>
  <p class=MsoBodyText><span style="text-decoration: underline"><b><o:p>
  <a href="#main">Papers</a></o:p></b></span></p>
  <p class=MsoBodyText><b>
  <a href="#phd" style="color: #333366; text-decoration: underline; text-underline: single">Ph.D. Theses</a><o:p></o:p></b></p>
  <p class=MsoBodyText><b>
  <a href="#ms" style="color: #333366; text-decoration: underline; text-underline: single">M.S. Theses</a><o:p></o:p></b></p>
  <p><b>&nbsp;<o:p></o:p></b></p>
  <p><b><a name="main">Papers</a></b></p>
  <ul style="margin-bottom: 0in">
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14"><span style="background: #FFFFFF">
   <a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-alp.pdf">
   ALP: Efficient 
   Support for All Levels of Parallelism for Complex Media Applications</a>, R. 
   Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. Debes. Submitted for publication.
   <i> UIUC CS Technical Report UIUCDCS-R-2005-2605,</i> July 2005.
   </span></li>

   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14"><span style="background: #FFFFFF">

   <a href="http://rsim.cs.uiuc.edu/alp/alpbench/release/alpbench_report.pdf">The
       ALPBench Benchmark Suite for Multimedia Applications</a>,
        M. Li, R. Sasanka, S. V. Adve, Y. -K. Chen, and E. Debes. 
        Submitted for publication.
        <i> UIUC CS Technical Report UIUCDCS-R-2005-2603,</i> July 2005.
   </span></li>



   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14"><span style="background: #FFFFFF">Joint 
   Processor-Memory Adaptation for Energy, X. Li, R. Gupta, S. V. Adve, and Y. 
   Zhou, Submitted for publication.</span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14"><span style="background: #FFFFFF">Integrated 
   Global and Per-Application Cross-Layer Adaptations for Saving Energy, V. 
   Vardhan, D. Sachs, W. Yuan, A. F. Harris, S. V. Adve, D. L. Jones, R. H. 
   Kravets, and K. Nahrstedt, Submitted for publication.</span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a href="http://rsim.cs.uiuc.edu/Pubs/Li_ACMTOS.pdf">
   Performance Directed Energy Management for Main Memory and Disks</a>, 
   X. Li, Z. Li, Y. Zhou, S. V. Adve, 
   <i>ACM Transactions on Storage, Vol 01, No. 03, August 2005. </i>&nbsp;(Extended version of the paper in ASPLOS 2004.)</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">GRACE: Cross-Layer Adaptation for Multimedia 
   Quality and Energy, W. Yuan, K. Nahrstedt, S. V. Adve, R. H. Kravets, and D. 
   L. Jones, To appear in the<i> IEEE Transactions on Mobile Computing</i>.</li>
 
  <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
  auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
  <span style="font-family: Times New Roman"><a href="Pubs/05ieee-micro.pdf">
  Lifetime Reliability: Toward an Architectural Solution,</a> J. Srinivasan, S. 
  V. Adve, P. Bose, and J. A. Rivers. <i>IEEE Micro<span style="color:black">,</span></i><span style="color:black"> 
  special issue on Emerging Trends, vol. 25, issue 3, May-June 2005, 2-12.<br>
&nbsp;</span></span></li>

 
 
  <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
  auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
  <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of Heat-Sink Modeling
         for DTM and a Correction to "Predictive DTM for Multimedia
		 Applications"</a>,
		        <span class=SpellE>Jayanth Srinivasan</span> and Sarita V. Adve,<i>
  </i>To appear in the<i> Proceedings of the Fourth Annual Workshop on
					   Duplicating,
					          Deconstructing, and Debunking (WDDD) at ISCA-05,
  </i>June 2005.<br>       &nbsp; </li>

 
 
 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a style="color: #333366; text-decoration: underline; text-underline: single" href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting Structural Duplication for Lifetime Reliability Enhancement</a>,
       <span class=SpellE>Jayanth Srinivasan</span>, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>,
   </i>To appear in<i> the Proceedings of the 32nd International Symposium on 
   Computer Architecture (ISCA'05) </i>June 2005.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14"><a href="Pubs/05dsn.pdf">SoftArch: An Architecture Level Tool for 
   Modeling and Analyzing Soft Errors</a>, X. Li, S. V. Adve, P. Bose, and J. A. 
   Rivers, To appear in the <i>Proceedings of the International Conference on 
   Dependable Systems and Networks (DSN),</i> June 2005.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <span style="background-color: #FFFFFF; background-position: 0% 0%">
   <a href="Pubs/05selse.pdf">SER 
   Scaling Analysis of a Modern Superscalar Processor with SoftArch</a></span><span style="background: #FFFFFF">, 
   X. Li, S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the 1<sup>st</sup>
   </i></span><i><span style="background: #FFFFFF">Workshop on the System 
   Effects of Logic Soft</span></i><span style="background: #FFFFFF"> <i>Errors 
   (SELSE)</i>, April 2005.</span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a style="color: #333366; text-decoration: underline; text-underline: single" href="Pubs/05jpdc.pdf">Memory
       Side <span class=SpellE>Prefetching</span> for Linked Data Structures</a>, 
   C. J. Hughes and S. V. Adve. <i>Journal of Parallel and Distributed 
   Computing, </i>February 2005, 448-463.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a style="color: #333366; text-decoration: underline; text-underline: single" href="http://rsim.cs.uiuc.edu/Pubs/popl05.pdf">The Java Memory Model</a>,
       <span class=SpellE>Jeremy Manson</span>, William Pugh, Sarita V. Adve, <i>
       Proceedings of the 32nd Symposium on Principles of 
	Programming Languages (POPL) </i>Jan. 2005.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">Performance-Directed Energy Management for 
   Storage Systems,</a> X. Li, Z. Li, P. Zhou, Y. Zhou, S. V. Adve, and S. Kumar.&nbsp;
   <i>IEEE Micro</i>, special issue on the Top Picks from Computer Architecture 
   Conferences from October 2003 to October 2004, vol 24, issue 6, 
   November-December 2004, 38-49. (One of thirteen papers chosen.) &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a
       href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf" style="color: #333366; text-decoration: underline; text-underline: single"> Performance Directed Energy 
       Management for Main Memory and Disks</a>, <span class=SpellE>Xiaodong</span>
       <span class=SpellE>Li</span>, Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan 
       Zhou, Sarita Adve, Sanjeev Kumar, <i>
       Proceedings of the 12th International Conference on Architectural Support 
       for Programming Languages and Operating Systems (ASPLOS '04) </i>Oct. 2004.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">A Reliability Odometer - Lemon Check Your 
   Processor, J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, <i>Wild and 
   Crazy Ideas Session at the 11th International Conference on Architectural 
   Support for Programming Languages and Operating Systems (ASPLOS-XI), </i>
   October 2004.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>JSR 
   133: Java Memory Model and Thread Specification, July 2004. This is the 
   product of the expert group for the Java Specification Request 133. The 
   primary technical authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~srinivsn/Pubs/dsnfinal.pdf" style="color: #333366; text-decoration: underline; text-underline: single">The Impact of
       Technology Scaling on Lifetime Reliability</a>, <span class=SpellE>Jayanth</span>
       <span class=SpellE>Srinivasan</span>, Sarita V. Adve, <span
       class=SpellE>Pradip</span> Bose, and Jude A. Rivers, <i>
       Proceedings of International Conference on Dependable Systems and
       Networks (DSN '04) </i>June 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-ics04.pdf" style="color: #333366; text-decoration: underline; text-underline: single">The Energy Efficiency of
       CMP vs. SMT for Multimedia Workloads </a>, R. <span class=SpellE>Sasanka</span>,
       S. V. Adve, Y. -K. Chen, and E. <span class=SpellE>Debes</span>, <i>
       Proceedings of the 18th Annual ACM International Conference
       on Supercomputing (ICS '04)</i> June 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~srinivsn/Pubs/ramp_isca04.pdf" style="color: #333366; text-decoration: underline; text-underline: single">The Case
       for Lifetime Reliability-Aware Microprocessors</a>, <span class=SpellE>Jayanth</span>
       <span class=SpellE>Srinivasan</span>, Sarita V. Adve, <span
       class=SpellE>Pradip</span> Bose, and Jude A. Rivers, <i>
       Proceedings of 31st International Symposium on Computer Architecture
       (ISCA '04) </i>June 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a style="color: #333366; text-decoration: underline; text-underline: single" href="http://rsim.cs.uiuc.edu/Pubs/hughes-isca31.pdf">A Formal Approach to Frequent Energy
       Adaptations for Multimedia Applications</a>, Christopher J. Hughes and
       Sarita V. Adve, <i>Proceedings of 31st International
       Symposium on Computer Architecture (ISCA '04) </i>June 2004.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/Pubs/grace.tr.pdf" style="color: #333366; text-decoration: underline; text-underline: single">GRACE: A Hierarchical Adaptation
       Framework for Saving Energy, </a>D.G. Sachs, W. Yuan, C.J. Hughes, A.
       Harris, S.V. Adve, D.L. Jones, R.H. <span class=SpellE>Kravets</span>,
       and K. <span class=SpellE>Nahrstedt</span>, Department of Computer
       Science, University of Illinois Technical Report UIUCDCS-R-2004-2409,
       February 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="" style="color: #333366; text-decoration: underline; text-underline: single">GRACE: A Cross-Layer Adaptation Framework for Saving Energy</a>,
       D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris, S. V. Adve, D. L.
       Jones, R. H. <span class=SpellE>Kravets</span>, and K. <span
       class=SpellE>Nahrstedt</span>, <i>Sidebar in IEEE Computer, special
       issue on Power-Aware Computing, </i>December 2003, 50-51.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/%7Esachs/icip6.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Adaptive Video Coding
       to Reduce Energy on Adaptive General-Purpose Processors</a>, D. G.
       Sachs, S. Adve, D. L. Jones, <i>Proceedings of the International
       Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~srinivsn/Pubs/ics03.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Predictive
       Dynamic Thermal Management for Multimedia <span class=GramE>Applications
       </span></a>, <span class=SpellE>Jayanth</span> <span class=SpellE>Srinivasan</span>
       and Sarita V. Adve, <i>Proceedings of the 17th Annual ACM International
       Conference on Supercomputing (ICS '03)</i> June 2003, 109-120. <i>See
   <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction in WDDD'05</a>.</i><br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Design and
       Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia
       Systems,</a> <span class=SpellE>Wanghong</span> Yuan, <span
       class=SpellE>Klara</span> <span class=SpellE>Nahrstedt</span>, Sarita V.
       Adve, Douglas L. Jones, and Robin H. <span class=SpellE>Kravets</span>, <i>Proceedings
       of the SPIE Conference on Multimedia Computing and Networking,</i>
       January 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Soft
       Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> R.
       Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd IEEE
       International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br>
       &nbsp;</i> </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Joint
       Local and Global Hardware Adaptations for Energy,</a> <span
       class=SpellE>Ruchira</span> <span class=SpellE>Sasanka</span>,
       Christopher J. Hughes, and Sarita V. Adve, To appear in the <i>Proceedings
       of the 10th International Conference on Architectural Support for
       Programming Languages and Operating Systems (ASPLOS-X), </i>October
       2002.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps" style="color: #333366; text-decoration: underline; text-underline: single">The
       Illinois GRACE Project: Global Resource Adaptation through <span
       class=SpellE>CoopEration</span>,</a> Sarita V. Adve, Albert F. Harris,
       Christopher J. Hughes, Douglas L. Jones, Robin H. <span class=SpellE>Kravets</span>,
       <span class=SpellE>Klara</span> <span class=SpellE>Nahrstedt</span>,
       Daniel <span class=SpellE>Grobe</span> Sachs, <span class=SpellE>Ruchira</span>
       <span class=SpellE>Sasanka</span>, <span class=SpellE>Jayanth</span> <span
       class=SpellE>Srinivasan</span>, and <span class=SpellE>Wanghong</span>
       Yuan, <i>Proceedings of the Workshop on Self-Healing, Adaptive, and
       self-<span class=SpellE>MANaged</span> Systems (SHAMAN)</i> (held in
       conjunction with the 16th Annual ACM International Conference on
       Supercomputing), June 2002.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf" style="color: #333366; text-decoration: underline; text-underline: single">RSIM:
       Simulating Shared-Memory Multiprocessors with ILP Processors,</a> C. J.
       Hughes, V. S. <span class=SpellE>Pai</span>, P. <span class=SpellE>Ranganathan</span>,
       and S. V. Adve, <i>IEEE Computer, </i>vol. 35, no. 2, special issue on
       high performance simulators, February 2002, 40-49.&nbsp;</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Performance
       Simulation Tools, </a>S. S. <span class=SpellE>Mukherjee</span>, S. V.
       Adve, T. Austin, J. <span class=SpellE>Emer</span>, and P. S. Magnusson,
       <i>IEEE Computer</i>, vol. 29, no. 12, guest editors' introduction to
       the special issue on high performance simulators, February 2002, 38-39.<o:p></o:p><br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <p style="margin-bottom: 14">
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Saving
       Energy with Architectural and Frequency Adaptations for Multimedia
       Applications,</a> C. J. Hughes, J. <span class=SpellE>Srinivasan</span>,
       and S. V. Adve, <i>Proceedings of the 34th International Symposium on <span
       class=SpellE>Microarchitecture</span> (MICRO-34)</i>, December 2001,
       250-261. 
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps" style="color: #333366; text-decoration: underline; text-underline: single">Click
       here for supplemental data.</a></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Position
       Paper for NSF Workshop on Computer Performance Evaluation,</a> S. V.
       Adve, December 2001. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps" style="color: #333366; text-decoration: underline; text-underline: single">Comparing
       and Combining Read Miss Clustering and Software <span class=SpellE>Prefetching</span>,</a>
       V. <st1:place>S. <span class=SpellE>Pai</span></st1:place> and S. V.
       Adve, <i>Proceedings of the International Symposium on Parallel
       Architectures and Compilation Techniques</i>, September 2001, 292-303.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps" style="color: #333366; text-decoration: underline; text-underline: single">Variability
       in the Execution of Multimedia Applications and Implications for
       Architecture</a>, C. J. Hughes, P. <span class=SpellE>Kaul</span>, S. V.
       Adve, R. Jain, C. Park, and J. <span class=SpellE>Srinivasan</span>, <i>Proceedings
       of the 28th International Symposium on Computer Architecture</i>, June 2001,
       254-265.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf" style="color: #333366; text-decoration: underline; text-underline: single">Reconfigurable
       Caches and their Application to Media Processing</a>, P. <span
       class=SpellE>Ranganathan</span>, S. <span class=SpellE>V.Adve</span>,
       and N. P. <span class=SpellE>Jouppi</span>, <i>Proceedings of the 27th
       International Symposium on Computer Architecture</i>, June 2000,
       214-224.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps" style="color: #333366; text-decoration: underline; text-underline: single">Code
       Transformations to Improve Memory Parallelism </a>, V. S. <span
       class=SpellE>Pai</span> and S. V. Adve, <span class=GramE><i>The</i></span><i>
       Journal of Instruction Level Parallelism, special issue on the best
       papers from MICRO-32,</i> vol. 2, May 2000 (http://www.jilp.org/vol2). A
       <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps" style="color: #333366; text-decoration: underline; text-underline: single">shorter
       version </a>of this paper appeared in the <i>Proceedings of the 32nd
       International Symposium on <span class=SpellE>Microarchitecture</span>
       (MICRO-32),</i> November 1999, 147-155. <!Voted the best student presentation at MICRO-32.></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a style="color: #333366; text-decoration: underline; text-underline: single" href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance
       of Image and Video Processing with General-Purpose Processors and Media
       ISA Extensions </a>, P. <span class=SpellE>Ranganathan</span>, S. V.
       Adve, and N. P. <span class=SpellE>Jouppi</span>, <i>Proceedings of the
       26th International Symposium on Computer Architecture</i>, May 1999,
       124-135.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps" style="color: #333366; text-decoration: underline; text-underline: single">Improving
       the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory
       Multiprocessors with ILP Processors</a>, M. <span class=SpellE>Durbhakula</span>,
       V. S. <span class=SpellE>Pai</span>, and S. V. Adve, <i>Proceedings of
       the 3rd International Symposium on High-Performance Computer
       Architecture</i>, January 1999, 23-32. An 
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps" style="color: #333366; text-decoration: underline; text-underline: single">extended
       version </a>with some additional data appears as Technical Report #9802,
       Department of Electrical and Computer Engineering, <st1:place>
   <st1:PlaceName>Rice</st1:PlaceName>
        <st1:PlaceType>University</st1:PlaceType></st1:place>, April 1998,
       revised December 1998.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps" style="color: #333366; text-decoration: underline; text-underline: single">The
       Impact of Exploiting Instruction-Level Parallelism on Shared-Memory
       Multiprocessors </a>, V. S. <span class=SpellE>Pai</span>, P. <span
       class=SpellE>Ranganathan</span>, H. <span class=SpellE>Abdel-Shafi</span>,
       and S. V. Adve, <i>IEEE Transactions on Computers, special issue on
       caches</i>, vol. 48, no. 2, February 1999, 218-226.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps" style="color: #333366; text-decoration: underline; text-underline: single">Recent
       Advances in Memory Consistency Models for Hardware Shared-Memory
       Systems, </a>, S. V. Adve, V. S. <span class=SpellE>Pai</span>, and P. <span
       class=SpellE>Ranganathan</span>, <i>Proceedings of the IEEE, special
       issue on distributed shared-memory</i>, vol. 87, no. 3, March 1999,
       445-455. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps" style="color: #333366; text-decoration: underline; text-underline: single">Performance
       of Database Workloads on Shared-Memory Systems with Out-of-Order
       Processors,</a> P. <span class=SpellE>Ranganathan</span>, K. <span
       class=SpellE>Gharachorloo</span>, S. V. Adve, and L. A. <span
       class=SpellE>Barroso</span>, <i>Proceedings of the 8th International
       Conference on Architectural Support for Programming Languages and
       Operating <span class=SpellE>Systems,<span style='font-style:normal'>October</span></span></i>
       1998, 307-318. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps" style="color: #333366; text-decoration: underline; text-underline: single">Analytic
       Evaluation of Shared-Memory Systems with ILP Processors </a>, D. J. <span
       class=SpellE>Sorin</span>, V. S. <span class=SpellE>Pai</span>, S. V.
       Adve, M. K. Vernon, and D. A. Wood, <i>Proceedings of the 25th
       International Symposium on Computer Architecture</i>, June 1998,
       380-391.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps" style="color: #333366; text-decoration: underline; text-underline: single">A
       Customized MVA Model for ILP Multiprocessors </a>, D. J. <span
       class=SpellE>Sorin</span>, M. K. Vernon, V. S. <span class=SpellE>Pai</span>,
       S. V. Adve, and D. A. Wood, Technical Report #1369, Computer Sciences
       Department, University of Wisconsin -- Madison, April 1998. Also
       available as Technical Report #9803, Department of Electrical and
       Computer Engineering, Rice University. (Provides details of the model
       discussed in the ISCA'98 paper above.) </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps" style="color: #333366; text-decoration: underline; text-underline: single">Using
       Information <span class=GramE>From the Programmer to Implement System
       Optimizations Without</span> Violating Sequential Consistency</a>, S.V.
       Adve, Provisionally accepted for the <i>Journal of Parallel and
       Distributed Computing (JPDC).</i> Available as Rice University ECE
       Technical Report 9603, March 1996, revised June 1998.&nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps" style="color: #333366; text-decoration: underline; text-underline: single">A
       Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S.
       V. Adve and M. D. Hill, 25 Years of the International Symposia on
       Computer Architecture - Selected Papers (<span class=SpellE>Gurindar</span>
       S. <span class=SpellE>Sohi</span>, editor), ACM Press, 1998. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps" style="color: #333366; text-decoration: underline; text-underline: single">Changing
       Interaction of Compiler and <span class=GramE>Architecture </span></a>,
       S.V. Adve, D.C. Burger, R. <span class=SpellE>Eigenmann</span>, A. <span
       class=SpellE>Rawsthorne</span>, M.D. Smith, C.H. <span class=SpellE>Gebotys</span>,
       M.T. <span class=SpellE>Kandemir</span>, D.J. <span class=SpellE>Lilja</span>,
       A.N. <span class=SpellE>Choudhary</span>, J.Z. Fang, and P.-C. Yew, <i>IEEE
       Computer</i>, <strong>30</strong> (12), December 1997, 51-58.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps" style="color: #333366; text-decoration: underline; text-underline: single">RSIM
       Reference Manual Version 1.0 </a>, Vijay S. <span class=SpellE>Pai</span>,
       <span class=SpellE>Parthasarathy</span> <span class=SpellE>Ranganathan</span>,
       and Sarita V. Adve, Technical Report 9705, Department of Electrical and
       Computer Engineering, Rice University, August 1997. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps" style="color: #333366; text-decoration: underline; text-underline: single">Using
       Speculative Retirement and Larger Instruction Windows to Narrow the
       Performance Gap between Memory Consistency Models </a>, <span
       class=SpellE>Parthasarathy</span> <span class=SpellE>Ranganathan</span>,
       Vijay S. <span class=SpellE>Pai</span>, and Sarita V. Adve, <i>Proceedings
       of the 9th Annual ACM Symposium on Parallel Algorithms and Architectures</i>,
       June 1997, 199-210. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps" style="color: #333366; text-decoration: underline; text-underline: single">RSIM: An
       Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors
       and <span class=SpellE>Uniprocessors</span></a>, Vijay S. <span
       class=SpellE>Pai</span>, <span class=SpellE>Parthasarathy</span> <span
       class=SpellE>Ranganathan</span>, and Sarita V. Adve, <i>IEEE Technical
       Committee on Computer Architecture newsletter, Fall 1997.</i> An earlier
       version of this paper appeared in the Proceedings of the 3rd Workshop on
       Computer Architecture Education (held in conjunction with the 3rd
       International Symposium on High Performance Computer Architecture),
       February 1997.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps" style="color: #333366; text-decoration: underline; text-underline: single">The Interaction
       of Software <span class=SpellE>Prefetching</span> with ILP Processors in
       Shared-Memory Systems</a>, <span class=SpellE>Parthasarathy</span> <span
       class=SpellE>Ranganathan</span>, Vijay S. <span class=SpellE>Pai</span>,
       <span class=SpellE>Hazim</span> <span class=SpellE>Abdel-Shafi</span>,
       and Sarita V. Adve, <i>Proceedings of the 24th International Symposium
       on Computer Architecture</i>, June 1997, 144-156. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps" style="color: #333366; text-decoration: underline; text-underline: single">An
       Evaluation of Fine-Grain Producer-Initiated Communication in
       Cache-Coherent Multiprocessors</a>, <span class=SpellE>Hazim</span> <span
       class=SpellE>Abdel-Shafi</span>, Jonathan Hall, Sarita V. Adve, and <span
       class=SpellE>Vikram</span> S. Adve, <i>Proceedings of the 3rd
       International Symposium on High-Performance Computer Architecture</i>,
       February 1997, 204-215. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps" style="color: #333366; text-decoration: underline; text-underline: single">The
       Impact of Instruction-Level Parallelism on Multiprocessor Performance and
       Simulation <span class=SpellE>Methodolgy</span></a>, Vijay S. <span
       class=SpellE>Pai</span>, <span class=SpellE>Parthasarathy</span> <span
       class=SpellE>Ranganathan</span>, and Sarita V. Adve, <i>Proceedings of
       the 3rd International Symposium on High Performance Computer
       Architecture</i>, February 1997, 72-83.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_tutorial.ps" style="color: #333366; text-decoration: underline; text-underline: single">Shared
       Memory Consistency Models: A Tutorial</a>, S.V. Adve and K. <span
       class=SpellE>Gharachorloo</span>, <st1:place><st1:PlaceName>Rice</st1:PlaceName>
        <st1:PlaceType>University</st1:PlaceType></st1:place> ECE Technical
       Report 9512 and Western Research Laboratory Research Report 95/7,
       September 1995. A version of this paper appears in <i>IEEE Computer</i>,
       December 1996, 66-76. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps" style="color: #333366; text-decoration: underline; text-underline: single">An
       Evaluation of Memory Consistency Models for Shared-Memory Systems with
       ILP Processors</a>, Vijay S. <span class=SpellE>Pai</span>, <span
       class=SpellE>Parthasarathy</span> <span class=SpellE>Ranganathan</span>,
       Sarita V. Adve, and Tracy <span class=SpellE>Harton</span>, <i>Proceedings
       of the 7th International Conference on Architectural Support for
       Programming Languages and Operating Systems (ASPLOS-VII),</i> October
       1996, 12-23. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps" style="color: #333366; text-decoration: underline; text-underline: single">A Comparison
       of Entry Consistency and Lazy Release Consistency Implementations</a>,
       S.V. Adve, A.L. Cox, S. <span class=SpellE>Dwarkadas</span>, R. <span
       class=SpellE>Rajamony</span>, and W. <span class=SpellE>Zwaenepoel</span>,
       <i>Proceedings of the 2nd International Symposium on High Performance
       Computer Architecture,</i> February 1996, 26-37. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps" style="color: #333366; text-decoration: underline; text-underline: single">Replacing
       Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, S. <span
       class=SpellE>Dwarkadas</span>, and W. <span class=SpellE>Zwaenepoel</span>,
       Technical Report #TR94-237, Department of Computer Science, Rice University,
       1994. Presented at the <i>Fourth Workshop on Scalable Shared-Memory
       Multiprocessors,</i> <st1:City><st1:place>Chicago</st1:place></st1:City>,
       <span class=GramE>May</span> 1994. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'>
   <a style="color: #333366; text-decoration: underline; text-underline: single" href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing
       Memory Consistency Models for Shared-Memory Multiprocessors</a>, S. V. Adve,
       Ph.D. Thesis, Available as Computer Sciences Technical Report #1198,
       University of Wisconsin, Madison, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps" style="color: #333366; text-decoration: underline; text-underline: single">Specifying
       System Requirements for Memory Consistency Models</a>, K. <span
       class=SpellE>Gharachorloo</span>, <span class=GramE>S.V</span>. Adve, A.
       Gupta, J.L. Hennessy, and M.D. Hill, Technical Report #CSL-TR-93-594, <st1:place>
   <st1:PlaceName>Stanford</st1:PlaceName>
        <st1:PlaceType>University</st1:PlaceType></st1:place>, December 1993.
       Also available as Computer Sciences Technical Report #1199, University
       of Wisconsin, Madison, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l0 level1 lfo6;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps" style="color: #333366; text-decoration: underline; text-underline: single">Sufficient
       System Requirements for Supporting the <span class=SpellE>PLpc</span>
       Memory Model</a>, S.V. Adve, K. <span class=SpellE>Gharachorloo</span>,
       A. Gupta, J.L. Hennessy, and M.D. Hill, Computer Sciences Technical
       Report #1200, University of Wisconsin, Madison, December 1993. Also
       available as Technical Report #CSL-TR-93-595, Stanford University,
       December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps" style="color: #333366; text-decoration: underline; text-underline: single">A Unified
       Formalization of Four Shared-Memory Models</a>, S.V. Adve and M.D. Hill,
       <i>IEEE Transactions on Parallel and Distributed Systems 4, 6</i> (June
       1993), 613-624. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps" style="color: #333366; text-decoration: underline; text-underline: single">Sufficient
       Conditions for Implementing the Data-Race-Free-1 Memory Model</a>, S.V.
       Adve and M.D. Hill, Computer Sciences Technical Report #1107, University
       of Wisconsin, Madison, September 1992.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps" style="color: #333366; text-decoration: underline; text-underline: single">Programming
       for Different Memory Consistency Models</a>, K. <span class=SpellE>Gharachorloo</span>,
       S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of
       Parallel and Distributed Computing,</i> August 1992, 399-407. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps" style="color: #333366; text-decoration: underline; text-underline: single">Comparison
       of Hardware and Software Cache Coherence Schemes</a>, S.V. Adve, V.S.
       Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture</i>, May 1991, 298-308.
       Also appears in <i>The Cache-Coherence Problem in Shared-Memory
       Multiprocessors: Hardware Solutions,</i> edited by Milo <span
       class=SpellE>Tomasevic</span> and <span class=SpellE>Veljko</span> <span
       class=SpellE>Milutinovic</span>, IEEE Computer Society Press, 1993. An 
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps" style="color: #333366; text-decoration: underline; text-underline: single">extended
       version </a>appears in Computer Sciences Technical Report #1012, <st1:place>
   <st1:PlaceType>University</st1:PlaceType>
        of <st1:PlaceName>Wisconsin</st1:PlaceName></st1:place>, Madison, March
       1991. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps" style="color: #333366; text-decoration: underline; text-underline: single">Detecting
       Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. Hill, B.P.
       Miller, and R.H.B. <span class=SpellE>Netzer</span>, <i>Proceedings of
       the 18th Annual International Symposium on Computer Architecture,</i>
       May 1991, 234-243. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps" style="color: #333366; text-decoration: underline; text-underline: single">Weak
       Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings
       of the 17th Annual International Symposium on Computer Architecture,</i>
       May 1990, 2-14. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
   <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps" style="color: #333366; text-decoration: underline; text-underline: single">Implementing
       Sequential Consistency in Cache-Based Systems</a>, S.V. Adve and M.D.
       Hill, <i>Proceedings of the 1990 International Conference on Parallel
       Processing,</i> August 1990, I47-I50. </li>
  </ul>
  <p><b>Ph.<a name=phd></a>D. Theses </b></p>
  <p style='margin-top:0;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l4 level1 lfo12;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
  </span></span><![endif]>
<a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-phd-thesis.pdf">
 ALP: Energy Efficient Support for All Levels of Parallelism for Complex Media Applications</a>, Ruchira Sasanka, 2005.

  <p style='margin-top:0;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l4 level1 lfo12;
  tab-stops:list .5in'><![if !supportLists]>

  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
  </span></span><![endif]>General-Purpose Processors for Multimedia
  Applications: Predictability and Energy Efficiency, Christopher Hughes, 2003.</p>
  <p style='margin-top:0;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;line-height:200%;mso-list:l4 level1 lfo12;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://www.cs.uiuc.edu/~sadve/Theses/vijay-pai.phd.ps" style="color: #333366; text-decoration: underline; text-underline: single">Exploiting
  Instruction-Level Parallelism for Memory System Performance</a>, Vijay <span
  class=SpellE>Pai</span>, 2000</p>
  <p style='margin-top:0;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l4 level1 lfo12;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://www.cs.uiuc.edu/~sadve/Theses/partha-ranganathan.phd.ps" style="color: #333366; text-decoration: underline; text-underline: single">General-Purpose
  Architectures for Media Processing and Database Workloads</a>, <span
  class=SpellE>Parthasarathy</span> <span class=SpellE>Ranganthan</span>, 2000.</p>
  <p><b>M.S<a name=ms></a>. Theses </b></p>
        <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'> 
          <![if !supportLists]>
          <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
          ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp; 
          </span></span> 
          <![endif]> 
	 <a href="http://rsim.cs.uiuc.edu/Pubs/li.ms.thesis.pdf" style="color: #333366; text-decoration: underline; text-underline: single">
           Data-Level and Thread-Level Parallelism in Emerging Multimedia Applications</a>,
           Man-Lap (Alex) Li, 2005</p>
        <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'> 
          <![if !supportLists]>
          <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
          ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp; 
          </span></span> 
          <![endif]> 
	 <a href="http://rsim.cs.uiuc.edu/Pubs/vardhan.ms.thesis.pdf" style="color: #333366; text-decoration: underline; text-underline: single">
          Integrated Global and Per-Application Cross-Layer Adaptations for 
          Saving Energy</a>, Vibhore Vardhan, 2004</p>
        <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'> 
          <![if !supportLists]>
          <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
          ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
          </span></span> 
          <![endif]> 
          <a
  href="http://rsim.cs.uiuc.edu/Pubs/gupta.ms.thesis.pdf" style="color: #333366; text-decoration: underline; text-underline: single">
          Joint Processor-Memory Adaptation for Energy for General-Purpose 
          Applications</a>, Ritu Gupta, 2004</p>
        <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'>
          <![if !supportLists]>
          <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
          ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 
          </span></span>
          <![endif]>
          <a
  href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf" style="color: #333366; text-decoration: underline; text-underline: single">
          Architectural Adaptation for Thermal Control</a>, <span class=SpellE>
          Jayanth</span> <span
  class=SpellE>Srinivasan</span>, 2002</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf" style="color: #333366; text-decoration: underline; text-underline: single">
  Combining Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy</a>, <span class=SpellE>
  Ruchira</span>
  <span class=SpellE>Sasanka</span>, 2002</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps" style="color: #333366; text-decoration: underline; text-underline: single">
  Soft Real-Time Scheduling on a Simultaneous Multithreaded Processor</a>, <span class=SpellE>
  Rohit</span> Jain, 2002</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf" style="color: #333366; text-decoration: underline; text-underline: single">
  Variability in the Execution of Multimedia Applications and Implications for 
  Architecture</a>, <span
  class=SpellE>Praful</span> <span class=SpellE>Kaul</span>, 2002</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf" style="color: #333366; text-decoration: underline; text-underline: single"><span class=SpellE>
  Prefetching</span> Linked Data Structures in <span class=SpellE>Sustems</span> 
  with Merged DRAM-Logic</a>, Chris J. Hughes, 2002</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps" style="color: #333366; text-decoration: underline; text-underline: single">
  Improving the Speed vs. Accuracy Tradeoff for Simulating Shared-Memory 
  Multiprocessors with ILP Processors</a>, S. Murthy <span class=SpellE>
  Durbhakula</span>, 1998</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
  </span></span><![endif]>
  <a
  href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps" style="color: #333366; text-decoration: underline; text-underline: single">
  Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>, <span class=SpellE>
  Hazim</span>
  <span class=SpellE>Abdel-Shafi</span>, 1997</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;
  </span></span><![endif]>
  <a
  href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps" style="color: #333366; text-decoration: underline; text-underline: single">
  The Impact of Instruction-Level Parallelism on Multiprocessor Performance and 
  Simulation Methodology</a>, Vijay <span class=SpellE>Pai</span>, 1997</p>
  <p style='margin-top:0pt;margin-right:0in;margin-bottom:14;margin-left:
  .5in;text-align:justify;text-indent:-.25in;mso-list:l5 level1 lfo14;
  tab-stops:list .5in'><![if !supportLists]>
  <span
  style='mso-list:Ignore; font-family:Symbol; mso-fareast-font-family:Symbol; mso-bidi-font-family:Symbol'>
  ·<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
  </span></span><![endif]>&nbsp;<a
  href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps" style="color: #333366; text-decoration: underline; text-underline: single">An 
  Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP 
  Processors</a>, <span
  class=SpellE>Parthasarathy</span> <span class=SpellE>Ranganathan</span>, 1997</p>
    &nbsp;&nbsp;&nbsp;
    </td>
  </tr>
  <tr align="left" valign="top"> 
    <td width="7" height="525"><FONT color="#333366" 
                  face="Verdana, Arial, Helvetica, sans-serif"><br>
      </FONT></td>
  </tr>
</table>
</body>
</html>
