// Seed: 1370748202
module module_0;
  assign id_1 = 1;
  tri0 id_2;
  assign id_1.id_2 = 1;
  wire id_3, id_4;
  supply1 id_5, id_6, id_7 = 1;
  tri1 id_8 = 1;
endmodule
module module_1 (
    input tri  id_0,
    input wire id_1
);
  id_3(
      .id_0(id_1#(
          .id_1(1'b0),
          .id_2(1)
      )),
      .id_3(1),
      .id_4(1),
      .id_5(1)
  ); module_0();
endmodule
