
Smart_Pillbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e04  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08004f8c  08004f8c  00014f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004fb4  08004fb4  00014fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004fb8  08004fb8  00014fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000006fc  20000000  08004fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000206fc  2**0
                  CONTENTS
  7 .bss          00000054  200006fc  200006fc  000206fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000080  20000750  20000750  000206fc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000206fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ae83  00000000  00000000  0002072c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002327  00000000  00000000  0002b5af  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000dc8  00000000  00000000  0002d8d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c68  00000000  00000000  0002e6a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000059c8  00000000  00000000  0002f308  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003256  00000000  00000000  00034cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00037f26  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003744  00000000  00000000  00037fa4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200006fc 	.word	0x200006fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004f74 	.word	0x08004f74

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000700 	.word	0x20000700
 80001c4:	08004f74 	.word	0x08004f74

080001c8 <LL_ADC_REG_SetSequencerRanks>:
  *         (5) On STM32F3, ADC channel available only on all ADC instances, but
  *             only one ADC instance is allowed to be connected to VrefInt at the same time.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b089      	sub	sp, #36	; 0x24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	3330      	adds	r3, #48	; 0x30
 80001d8:	4619      	mov	r1, r3
 80001da:	68bb      	ldr	r3, [r7, #8]
 80001dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80001e0:	f44f 7240 	mov.w	r2, #768	; 0x300
 80001e4:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80001e6:	69ba      	ldr	r2, [r7, #24]
 80001e8:	fa92 f2a2 	rbit	r2, r2
 80001ec:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80001ee:	697a      	ldr	r2, [r7, #20]
 80001f0:	fab2 f282 	clz	r2, r2
 80001f4:	b2d2      	uxtb	r2, r2
 80001f6:	40d3      	lsrs	r3, r2
 80001f8:	009b      	lsls	r3, r3, #2
 80001fa:	440b      	add	r3, r1
 80001fc:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 80001fe:	69fb      	ldr	r3, [r7, #28]
 8000200:	681a      	ldr	r2, [r3, #0]
 8000202:	68bb      	ldr	r3, [r7, #8]
 8000204:	f003 031f 	and.w	r3, r3, #31
 8000208:	211f      	movs	r1, #31
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	0e9b      	lsrs	r3, r3, #26
 8000216:	f003 011f 	and.w	r1, r3, #31
 800021a:	68bb      	ldr	r3, [r7, #8]
 800021c:	f003 031f 	and.w	r3, r3, #31
 8000220:	fa01 f303 	lsl.w	r3, r1, r3
 8000224:	431a      	orrs	r2, r3
 8000226:	69fb      	ldr	r3, [r7, #28]
 8000228:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800022a:	bf00      	nop
 800022c:	3724      	adds	r7, #36	; 0x24
 800022e:	46bd      	mov	sp, r7
 8000230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000234:	4770      	bx	lr

08000236 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_181CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_601CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000236:	b480      	push	{r7}
 8000238:	b08d      	sub	sp, #52	; 0x34
 800023a:	af00      	add	r7, sp, #0
 800023c:	60f8      	str	r0, [r7, #12]
 800023e:	60b9      	str	r1, [r7, #8]
 8000240:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	3314      	adds	r3, #20
 8000246:	4619      	mov	r1, r3
 8000248:	68bb      	ldr	r3, [r7, #8]
 800024a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800024e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000252:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000254:	69ba      	ldr	r2, [r7, #24]
 8000256:	fa92 f2a2 	rbit	r2, r2
 800025a:	617a      	str	r2, [r7, #20]
  return result;
 800025c:	697a      	ldr	r2, [r7, #20]
 800025e:	fab2 f282 	clz	r2, r2
 8000262:	b2d2      	uxtb	r2, r2
 8000264:	40d3      	lsrs	r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	440b      	add	r3, r1
 800026a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 800026c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800026e:	681a      	ldr	r2, [r3, #0]
 8000270:	68bb      	ldr	r3, [r7, #8]
 8000272:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000276:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 800027a:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800027c:	6a39      	ldr	r1, [r7, #32]
 800027e:	fa91 f1a1 	rbit	r1, r1
 8000282:	61f9      	str	r1, [r7, #28]
  return result;
 8000284:	69f9      	ldr	r1, [r7, #28]
 8000286:	fab1 f181 	clz	r1, r1
 800028a:	b2c9      	uxtb	r1, r1
 800028c:	40cb      	lsrs	r3, r1
 800028e:	2107      	movs	r1, #7
 8000290:	fa01 f303 	lsl.w	r3, r1, r3
 8000294:	43db      	mvns	r3, r3
 8000296:	401a      	ands	r2, r3
 8000298:	68bb      	ldr	r3, [r7, #8]
 800029a:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 800029e:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 80002a2:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80002a6:	fa91 f1a1 	rbit	r1, r1
 80002aa:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 80002ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80002ae:	fab1 f181 	clz	r1, r1
 80002b2:	b2c9      	uxtb	r1, r1
 80002b4:	40cb      	lsrs	r3, r1
 80002b6:	6879      	ldr	r1, [r7, #4]
 80002b8:	fa01 f303 	lsl.w	r3, r1, r3
 80002bc:	431a      	orrs	r2, r3
 80002be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80002c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 80002c2:	bf00      	nop
 80002c4:	3734      	adds	r7, #52	; 0x34
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
	...

080002d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	60f8      	str	r0, [r7, #12]
 80002d8:	60b9      	str	r1, [r7, #8]
 80002da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80002e2:	68b9      	ldr	r1, [r7, #8]
 80002e4:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <LL_ADC_SetChannelSingleDiff+0x44>)
 80002e6:	400b      	ands	r3, r1
 80002e8:	43db      	mvns	r3, r3
 80002ea:	401a      	ands	r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	f003 0318 	and.w	r3, r3, #24
 80002f2:	4908      	ldr	r1, [pc, #32]	; (8000314 <LL_ADC_SetChannelSingleDiff+0x44>)
 80002f4:	40d9      	lsrs	r1, r3
 80002f6:	68bb      	ldr	r3, [r7, #8]
 80002f8:	4019      	ands	r1, r3
 80002fa:	4b06      	ldr	r3, [pc, #24]	; (8000314 <LL_ADC_SetChannelSingleDiff+0x44>)
 80002fc:	400b      	ands	r3, r1
 80002fe:	431a      	orrs	r2, r3
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000306:	bf00      	nop
 8000308:	3714      	adds	r7, #20
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	0007fffe 	.word	0x0007fffe

08000318 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
  /* 1. Set the intermediate state before moving the ADC voltage regulator    */
  /*    to state enable.                                                      */
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	689b      	ldr	r3, [r3, #8]
 8000324:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	609a      	str	r2, [r3, #8]
  /* 2. Set the final state of ADC voltage regulator enable                   */
  /*    (ADVREGEN bits set to 0x01).                                          */
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	689b      	ldr	r3, [r3, #8]
 8000330:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000334:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000338:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN_0);
}
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr

0800034c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	689b      	ldr	r3, [r3, #8]
 8000358:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800035c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000360:	f043 0201 	orr.w	r2, r3, #1
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000368:	bf00      	nop
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
 800037c:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	689b      	ldr	r3, [r3, #8]
 8000382:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000386:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800038a:	683a      	ldr	r2, [r7, #0]
 800038c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000390:	4313      	orrs	r3, r2
 8000392:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr

080003a6 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 80003a6:	b480      	push	{r7}
 80003a8:	b083      	sub	sp, #12
 80003aa:	af00      	add	r7, sp, #0
 80003ac:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	689b      	ldr	r3, [r3, #8]
 80003b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80003b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003ba:	bf0c      	ite	eq
 80003bc:	2301      	moveq	r3, #1
 80003be:	2300      	movne	r3, #0
 80003c0:	b2db      	uxtb	r3, r3
}
 80003c2:	4618      	mov	r0, r3
 80003c4:	370c      	adds	r7, #12
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr

080003ce <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80003ce:	b480      	push	{r7}
 80003d0:	b083      	sub	sp, #12
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80003de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80003e2:	f043 0204 	orr.w	r2, r3, #4
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80003ea:	bf00      	nop
 80003ec:	370c      	adds	r7, #12
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr

080003f6 <LL_ADC_REG_ReadConversionData8>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
{
 80003f6:	b480      	push	{r7}
 80003f8:	b083      	sub	sp, #12
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000402:	b2db      	uxtb	r3, r3
}
 8000404:	4618      	mov	r0, r3
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	f003 0301 	and.w	r3, r3, #1
 8000420:	2b01      	cmp	r3, #1
 8000422:	bf0c      	ite	eq
 8000424:	2301      	moveq	r3, #1
 8000426:	2300      	movne	r3, #0
 8000428:	b2db      	uxtb	r3, r3
}
 800042a:	4618      	mov	r0, r3
 800042c:	370c      	adds	r7, #12
 800042e:	46bd      	mov	sp, r7
 8000430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000434:	4770      	bx	lr

08000436 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000436:	b480      	push	{r7}
 8000438:	b083      	sub	sp, #12
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f003 0304 	and.w	r3, r3, #4
 8000446:	2b04      	cmp	r3, #4
 8000448:	bf0c      	ite	eq
 800044a:	2301      	moveq	r3, #1
 800044c:	2300      	movne	r3, #0
 800044e:	b2db      	uxtb	r3, r3
}
 8000450:	4618      	mov	r0, r3
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	2204      	movs	r2, #4
 8000468:	601a      	str	r2, [r3, #0]
}
 800046a:	bf00      	nop
 800046c:	370c      	adds	r7, #12
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
	...

08000478 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000478:	b480      	push	{r7}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000480:	4908      	ldr	r1, [pc, #32]	; (80004a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000482:	4b08      	ldr	r3, [pc, #32]	; (80004a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000484:	695a      	ldr	r2, [r3, #20]
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4313      	orrs	r3, r2
 800048a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800048c:	4b05      	ldr	r3, [pc, #20]	; (80004a4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800048e:	695a      	ldr	r2, [r3, #20]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	4013      	ands	r3, r2
 8000494:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000496:	68fb      	ldr	r3, [r7, #12]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	40021000 	.word	0x40021000

080004a8 <MX_ADC1_Init>:
const uint32_t ADC_Sampling_Time_Map[ADC_Channel_Num] = {LL_ADC_SAMPLINGTIME_601CYCLES_5, LL_ADC_SAMPLINGTIME_601CYCLES_5};
/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b094      	sub	sp, #80	; 0x50
 80004ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80004ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80004ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
 80004c2:	605a      	str	r2, [r3, #4]
 80004c4:	609a      	str	r2, [r3, #8]
 80004c6:	60da      	str	r2, [r3, #12]
 80004c8:	611a      	str	r2, [r3, #16]
 80004ca:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80004cc:	f107 0318 	add.w	r3, r7, #24
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
 80004d4:	605a      	str	r2, [r3, #4]
 80004d6:	609a      	str	r2, [r3, #8]
 80004d8:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004da:	463b      	mov	r3, r7
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
 80004e6:	611a      	str	r2, [r3, #16]
 80004e8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 80004ea:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80004ee:	f7ff ffc3 	bl	8000478 <LL_AHB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004f2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004f6:	f7ff ffbf 	bl	8000478 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80004fa:	2303      	movs	r3, #3
 80004fc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80004fe:	2303      	movs	r3, #3
 8000500:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000502:	2300      	movs	r3, #0
 8000504:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000506:	463b      	mov	r3, r7
 8000508:	4619      	mov	r1, r3
 800050a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800050e:	f003 f86e 	bl	80035ee <LL_GPIO_Init>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_8B;
 8000512:	2310      	movs	r3, #16
 8000514:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000516:	2300      	movs	r3, #0
 8000518:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800051a:	2300      	movs	r3, #0
 800051c:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800051e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000522:	4619      	mov	r1, r3
 8000524:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000528:	f002 feec 	bl	8003304 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800052c:	2300      	movs	r3, #0
 800052e:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000530:	2300      	movs	r3, #0
 8000532:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000534:	2300      	movs	r3, #0
 8000536:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000538:	2300      	movs	r3, #0
 800053a:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 800053c:	2301      	movs	r3, #1
 800053e:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8000540:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000544:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000546:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800054a:	4619      	mov	r1, r3
 800054c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000550:	f002 fefe 	bl	8003350 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8000554:	2300      	movs	r3, #0
 8000556:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000558:	2300      	movs	r3, #0
 800055a:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800055c:	f107 0318 	add.w	r3, r7, #24
 8000560:	4619      	mov	r1, r3
 8000562:	481a      	ldr	r0, [pc, #104]	; (80005cc <MX_ADC1_Init+0x124>)
 8000564:	f002 fe8e 	bl	8003284 <LL_ADC_CommonInit>

  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000568:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800056c:	f7ff fed4 	bl	8000318 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000570:	4b17      	ldr	r3, [pc, #92]	; (80005d0 <MX_ADC1_Init+0x128>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	099b      	lsrs	r3, r3, #6
 8000576:	4a17      	ldr	r2, [pc, #92]	; (80005d4 <MX_ADC1_Init+0x12c>)
 8000578:	fba2 2303 	umull	r2, r3, r2, r3
 800057c:	099a      	lsrs	r2, r3, #6
 800057e:	4613      	mov	r3, r2
 8000580:	009b      	lsls	r3, r3, #2
 8000582:	4413      	add	r3, r2
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	461a      	mov	r2, r3
 8000588:	4b13      	ldr	r3, [pc, #76]	; (80005d8 <MX_ADC1_Init+0x130>)
 800058a:	fba3 2302 	umull	r2, r3, r3, r2
 800058e:	08db      	lsrs	r3, r3, #3
 8000590:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000592:	e002      	b.n	800059a <MX_ADC1_Init+0xf2>
  {
    wait_loop_index--;
 8000594:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000596:	3b01      	subs	r3, #1
 8000598:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800059a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800059c:	2b00      	cmp	r3, #0
 800059e:	d1f9      	bne.n	8000594 <MX_ADC1_Init+0xec>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80005a0:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <MX_ADC1_Init+0x134>)
 80005a2:	2106      	movs	r1, #6
 80005a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005a8:	f7ff fe0e 	bl	80001c8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_601CYCLES_5);
 80005ac:	2207      	movs	r2, #7
 80005ae:	490b      	ldr	r1, [pc, #44]	; (80005dc <MX_ADC1_Init+0x134>)
 80005b0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005b4:	f7ff fe3f 	bl	8000236 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80005b8:	227f      	movs	r2, #127	; 0x7f
 80005ba:	4908      	ldr	r1, [pc, #32]	; (80005dc <MX_ADC1_Init+0x134>)
 80005bc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005c0:	f7ff fe86 	bl	80002d0 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005c4:	bf00      	nop
 80005c6:	3750      	adds	r7, #80	; 0x50
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	50000300 	.word	0x50000300
 80005d0:	200001fc 	.word	0x200001fc
 80005d4:	053e2d63 	.word	0x053e2d63
 80005d8:	cccccccd 	.word	0xcccccccd
 80005dc:	04300002 	.word	0x04300002

080005e0 <MX_ADC1_Enable>:

/* USER CODE BEGIN 1 */

/*This function enable ADC*/
void MX_ADC1_Enable(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	LL_ADC_Enable(ADC1);
 80005e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005e8:	f7ff feb0 	bl	800034c <LL_ADC_Enable>
	while(!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 80005ec:	bf00      	nop
 80005ee:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005f2:	f7ff ff0d 	bl	8000410 <LL_ADC_IsActiveFlag_ADRDY>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d0f8      	beq.n	80005ee <MX_ADC1_Enable+0xe>

	return;
 80005fc:	bf00      	nop
}
 80005fe:	bd80      	pop	{r7, pc}

08000600 <MX_ADC1_Calibration>:
/*This Function start the ADC calibration and wait into the cycle until calibration is in progress*/
void MX_ADC1_Calibration(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	LL_ADC_StartCalibration(ADC1, LL_ADC_SINGLE_ENDED);
 8000604:	217f      	movs	r1, #127	; 0x7f
 8000606:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800060a:	f7ff feb3 	bl	8000374 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1));
 800060e:	bf00      	nop
 8000610:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000614:	f7ff fec7 	bl	80003a6 <LL_ADC_IsCalibrationOnGoing>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d1f8      	bne.n	8000610 <MX_ADC1_Calibration+0x10>

	return;
 800061e:	bf00      	nop
}
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <MX_ADC1_SetChannel>:
 * just use one of the following arguments:
 * Channel 1: ADC_Channel_1
 * Channel 2: ADC_Channel_2
 */
void MX_ADC1_SetChannel(uint32_t Channel)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_1, ADC_Channel_Map[Channel]);
 800062c:	4a0d      	ldr	r2, [pc, #52]	; (8000664 <MX_ADC1_SetChannel+0x40>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000634:	461a      	mov	r2, r3
 8000636:	2106      	movs	r1, #6
 8000638:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800063c:	f7ff fdc4 	bl	80001c8 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,ADC_Channel_Map[Channel],ADC_Sampling_Time_Map[Channel]);
 8000640:	4a08      	ldr	r2, [pc, #32]	; (8000664 <MX_ADC1_SetChannel+0x40>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000648:	4a07      	ldr	r2, [pc, #28]	; (8000668 <MX_ADC1_SetChannel+0x44>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000650:	461a      	mov	r2, r3
 8000652:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000656:	f7ff fdee 	bl	8000236 <LL_ADC_SetChannelSamplingTime>

	return;
 800065a:	bf00      	nop
}
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	08004f8c 	.word	0x08004f8c
 8000668:	08004f94 	.word	0x08004f94

0800066c <MX_ADC1_StartConversion>:

/*This function start the ADC conversion process*/
void MX_ADC1_StartConversion(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8000670:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000674:	f7ff feab 	bl	80003ce <LL_ADC_REG_StartConversion>
	/*This cycle waits until the end of conversion flag is active*/
	while(!LL_ADC_IsActiveFlag_EOC(ADC1));
 8000678:	bf00      	nop
 800067a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800067e:	f7ff feda 	bl	8000436 <LL_ADC_IsActiveFlag_EOC>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d0f8      	beq.n	800067a <MX_ADC1_StartConversion+0xe>
	/*When ADC finish the conversion just clear the EOC flag*/
	LL_ADC_ClearFlag_EOC(ADC1);
 8000688:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800068c:	f7ff fee6 	bl	800045c <LL_ADC_ClearFlag_EOC>

	return;
 8000690:	bf00      	nop
}
 8000692:	bd80      	pop	{r7, pc}

08000694 <MX_ADC1_GetValue>:

/*This function get the ADC value on a 8 bits format*/
uint16_t MX_ADC1_GetValue(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
	uint16_t ADC_value;
	ADC_value=LL_ADC_REG_ReadConversionData8(ADC1);
 800069a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800069e:	f7ff feaa 	bl	80003f6 <LL_ADC_REG_ReadConversionData8>
 80006a2:	4603      	mov	r3, r0
 80006a4:	80fb      	strh	r3, [r7, #6]
	return ADC_value;
 80006a6:	88fb      	ldrh	r3, [r7, #6]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <LL_AHB1_GRP1_EnableClock>:
{
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80006b8:	4908      	ldr	r1, [pc, #32]	; (80006dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006ba:	4b08      	ldr	r3, [pc, #32]	; (80006dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006bc:	695a      	ldr	r2, [r3, #20]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4313      	orrs	r3, r2
 80006c2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006c6:	695a      	ldr	r2, [r3, #20]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4013      	ands	r3, r2
 80006cc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006ce:	68fb      	ldr	r3, [r7, #12]
}
 80006d0:	bf00      	nop
 80006d2:	3714      	adds	r7, #20
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	40021000 	.word	0x40021000

080006e0 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	691a      	ldr	r2, [r3, #16]
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	401a      	ands	r2, r3
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	bf0c      	ite	eq
 80006f8:	2301      	moveq	r3, #1
 80006fa:	2300      	movne	r3, #0
 80006fc:	b2db      	uxtb	r3, r3
}
 80006fe:	4618      	mov	r0, r3
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr

0800070a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800070a:	b480      	push	{r7}
 800070c:	b083      	sub	sp, #12
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
 8000712:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	619a      	str	r2, [r3, #24]
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr

08000726 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000726:	b480      	push	{r7}
 8000728:	b083      	sub	sp, #12
 800072a:	af00      	add	r7, sp, #0
 800072c:	6078      	str	r0, [r7, #4]
 800072e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	683a      	ldr	r2, [r7, #0]
 8000734:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
	...

08000744 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074a:	463b      	mov	r3, r7
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
 8000758:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800075a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800075e:	f7ff ffa7 	bl	80006b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000762:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000766:	f7ff ffa3 	bl	80006b0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800076a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800076e:	f7ff ff9f 	bl	80006b0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOA, LCD_RESET_Pin|LCD_A0_Pin);
 8000772:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000776:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800077a:	f7ff ffc6 	bl	800070a <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin);
 800077e:	2140      	movs	r1, #64	; 0x40
 8000780:	483b      	ldr	r0, [pc, #236]	; (8000870 <MX_GPIO_Init+0x12c>)
 8000782:	f7ff ffc2 	bl	800070a <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000786:	2180      	movs	r1, #128	; 0x80
 8000788:	483a      	ldr	r0, [pc, #232]	; (8000874 <MX_GPIO_Init+0x130>)
 800078a:	f7ff ffcc 	bl	8000726 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 800078e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000796:	f7ff ffc6 	bl	8000726 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 800079a:	2110      	movs	r1, #16
 800079c:	4834      	ldr	r0, [pc, #208]	; (8000870 <MX_GPIO_Init+0x12c>)
 800079e:	f7ff ffc2 	bl	8000726 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = J_RIGHT_Pin|J_LEFT_Pin;
 80007a2:	2303      	movs	r3, #3
 80007a4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ae:	463b      	mov	r3, r7
 80007b0:	4619      	mov	r1, r3
 80007b2:	4830      	ldr	r0, [pc, #192]	; (8000874 <MX_GPIO_Init+0x130>)
 80007b4:	f002 ff1b 	bl	80035ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = J_UP_Pin;
 80007b8:	2310      	movs	r3, #16
 80007ba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007c0:	2300      	movs	r3, #0
 80007c2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(J_UP_GPIO_Port, &GPIO_InitStruct);
 80007c4:	463b      	mov	r3, r7
 80007c6:	4619      	mov	r1, r3
 80007c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007cc:	f002 ff0f 	bl	80035ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_A0_Pin;
 80007d0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80007d4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007d6:	2301      	movs	r3, #1
 80007d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e6:	463b      	mov	r3, r7
 80007e8:	4619      	mov	r1, r3
 80007ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007ee:	f002 fefe 	bl	80035ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = J_DOWN_Pin|J_CENTER_Pin;
 80007f2:	2321      	movs	r3, #33	; 0x21
 80007f4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007fe:	463b      	mov	r3, r7
 8000800:	4619      	mov	r1, r3
 8000802:	481b      	ldr	r0, [pc, #108]	; (8000870 <MX_GPIO_Init+0x12c>)
 8000804:	f002 fef3 	bl	80035ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800080c:	2301      	movs	r3, #1
 800080e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000810:	2300      	movs	r3, #0
 8000812:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000818:	2300      	movs	r3, #0
 800081a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 800081c:	463b      	mov	r3, r7
 800081e:	4619      	mov	r1, r3
 8000820:	4814      	ldr	r0, [pc, #80]	; (8000874 <MX_GPIO_Init+0x130>)
 8000822:	f002 fee4 	bl	80035ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_B_Pin;
 8000826:	f44f 7300 	mov.w	r3, #512	; 0x200
 800082a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800082c:	2301      	movs	r3, #1
 800082e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000830:	2300      	movs	r3, #0
 8000832:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000838:	2300      	movs	r3, #0
 800083a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 800083c:	463b      	mov	r3, r7
 800083e:	4619      	mov	r1, r3
 8000840:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000844:	f002 fed3 	bl	80035ee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_R_Pin|LCD_CS_N_Pin;
 8000848:	2350      	movs	r3, #80	; 0x50
 800084a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800084c:	2301      	movs	r3, #1
 800084e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000858:	2300      	movs	r3, #0
 800085a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085c:	463b      	mov	r3, r7
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	; (8000870 <MX_GPIO_Init+0x12c>)
 8000862:	f002 fec4 	bl	80035ee <LL_GPIO_Init>

}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	48000400 	.word	0x48000400
 8000874:	48000800 	.word	0x48000800

08000878 <MX_Joystick_Up>:

/* USER CODE BEGIN 2 */
short MX_Joystick_Up(){
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Up */
	short v = LL_GPIO_IsInputPinSet(GPIOA,J_UP_Pin);
 800087e:	2110      	movs	r1, #16
 8000880:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000884:	f7ff ff2c 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 8000888:	4603      	mov	r3, r0
 800088a:	80fb      	strh	r3, [r7, #6]
	return v;
 800088c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8000890:	4618      	mov	r0, r3
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <MX_Joystick_Down>:
short MX_Joystick_Down(){
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Down */
	short v = LL_GPIO_IsInputPinSet(GPIOB,J_DOWN_Pin);
 800089e:	2101      	movs	r1, #1
 80008a0:	4805      	ldr	r0, [pc, #20]	; (80008b8 <MX_Joystick_Down+0x20>)
 80008a2:	f7ff ff1d 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 80008a6:	4603      	mov	r3, r0
 80008a8:	80fb      	strh	r3, [r7, #6]
	return v;
 80008aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	48000400 	.word	0x48000400

080008bc <MX_Joystick_Right>:
short MX_Joystick_Right(){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Right */
	short v = LL_GPIO_IsInputPinSet(GPIOC,J_RIGHT_Pin);
 80008c2:	2101      	movs	r1, #1
 80008c4:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_Joystick_Right+0x20>)
 80008c6:	f7ff ff0b 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 80008ca:	4603      	mov	r3, r0
 80008cc:	80fb      	strh	r3, [r7, #6]
	return v;
 80008ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	48000800 	.word	0x48000800

080008e0 <MX_Joystick_Left>:
short MX_Joystick_Left(){
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Left */
	short v = LL_GPIO_IsInputPinSet(GPIOC,J_LEFT_Pin);
 80008e6:	2102      	movs	r1, #2
 80008e8:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_Joystick_Left+0x20>)
 80008ea:	f7ff fef9 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 80008ee:	4603      	mov	r3, r0
 80008f0:	80fb      	strh	r3, [r7, #6]
	return v;
 80008f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	48000800 	.word	0x48000800

08000904 <MX_Joystick_Center>:
short MX_Joystick_Center(){
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
	/* Deteccion de Joystick Center */
	short v = LL_GPIO_IsInputPinSet(GPIOB,J_CENTER_Pin);
 800090a:	2120      	movs	r1, #32
 800090c:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_Joystick_Center+0x20>)
 800090e:	f7ff fee7 	bl	80006e0 <LL_GPIO_IsInputPinSet>
 8000912:	4603      	mov	r3, r0
 8000914:	80fb      	strh	r3, [r7, #6]
	return v;
 8000916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800091a:	4618      	mov	r0, r3
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	48000400 	.word	0x48000400

08000928 <MX_RGB_Red>:
void MX_RGB_Red(short v){
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	80fb      	strh	r3, [r7, #6]
	/* Activacion o desactivacion led R */
	if (v == 1)
 8000932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d104      	bne.n	8000944 <MX_RGB_Red+0x1c>
		LL_GPIO_SetOutputPin(GPIOB,LED_R_Pin);
 800093a:	2110      	movs	r1, #16
 800093c:	4807      	ldr	r0, [pc, #28]	; (800095c <MX_RGB_Red+0x34>)
 800093e:	f7ff fee4 	bl	800070a <LL_GPIO_SetOutputPin>
	else if (v == 0)
		LL_GPIO_ResetOutputPin(GPIOB,LED_R_Pin);
}
 8000942:	e007      	b.n	8000954 <MX_RGB_Red+0x2c>
	else if (v == 0)
 8000944:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d103      	bne.n	8000954 <MX_RGB_Red+0x2c>
		LL_GPIO_ResetOutputPin(GPIOB,LED_R_Pin);
 800094c:	2110      	movs	r1, #16
 800094e:	4803      	ldr	r0, [pc, #12]	; (800095c <MX_RGB_Red+0x34>)
 8000950:	f7ff fee9 	bl	8000726 <LL_GPIO_ResetOutputPin>
}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	48000400 	.word	0x48000400

08000960 <MX_RGB_Green>:
void MX_RGB_Green(short v){
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	80fb      	strh	r3, [r7, #6]
	/* Activacion o desactivacion led G */
	if (v == 1)
 800096a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d104      	bne.n	800097c <MX_RGB_Green+0x1c>
		LL_GPIO_SetOutputPin(GPIOC,LED_G_Pin);
 8000972:	2180      	movs	r1, #128	; 0x80
 8000974:	4807      	ldr	r0, [pc, #28]	; (8000994 <MX_RGB_Green+0x34>)
 8000976:	f7ff fec8 	bl	800070a <LL_GPIO_SetOutputPin>
	else if (v == 0)
		LL_GPIO_ResetOutputPin(GPIOC,LED_G_Pin);
}
 800097a:	e007      	b.n	800098c <MX_RGB_Green+0x2c>
	else if (v == 0)
 800097c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d103      	bne.n	800098c <MX_RGB_Green+0x2c>
		LL_GPIO_ResetOutputPin(GPIOC,LED_G_Pin);
 8000984:	2180      	movs	r1, #128	; 0x80
 8000986:	4803      	ldr	r0, [pc, #12]	; (8000994 <MX_RGB_Green+0x34>)
 8000988:	f7ff fecd 	bl	8000726 <LL_GPIO_ResetOutputPin>
}
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	48000800 	.word	0x48000800

08000998 <MX_RGB_Blue>:
void MX_RGB_Blue(short v){
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	80fb      	strh	r3, [r7, #6]
	/* Activacion o desactivacion led B */
	if (v == 1)
 80009a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d106      	bne.n	80009b8 <MX_RGB_Blue+0x20>
		LL_GPIO_SetOutputPin(GPIOA,LED_B_Pin);
 80009aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b2:	f7ff feaa 	bl	800070a <LL_GPIO_SetOutputPin>
	else if (v == 0)
		LL_GPIO_ResetOutputPin(GPIOA,LED_B_Pin);
}
 80009b6:	e009      	b.n	80009cc <MX_RGB_Blue+0x34>
	else if (v == 0)
 80009b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d105      	bne.n	80009cc <MX_RGB_Blue+0x34>
		LL_GPIO_ResetOutputPin(GPIOA,LED_B_Pin);
 80009c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c8:	f7ff fead 	bl	8000726 <LL_GPIO_ResetOutputPin>
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	601a      	str	r2, [r3, #0]
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	601a      	str	r2, [r3, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <LL_I2C_SetMasterAddressingMode>:
  *         @arg @ref LL_I2C_ADDRESSING_MODE_7BIT
  *         @arg @ref LL_I2C_ADDRESSING_MODE_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	431a      	orrs	r2, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	605a      	str	r2, [r3, #4]
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr

08000a3a <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	b085      	sub	sp, #20
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	60f8      	str	r0, [r7, #12]
 8000a42:	60b9      	str	r1, [r7, #8]
 8000a44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	68db      	ldr	r3, [r3, #12]
 8000a4a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000a4e:	f023 0306 	bic.w	r3, r3, #6
 8000a52:	68b9      	ldr	r1, [r7, #8]
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	430a      	orrs	r2, r1
 8000a58:	431a      	orrs	r2, r3
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	60da      	str	r2, [r3, #12]
}
 8000a5e:	bf00      	nop
 8000a60:	3714      	adds	r7, #20
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	b083      	sub	sp, #12
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	60da      	str	r2, [r3, #12]
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr

08000a8a <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b083      	sub	sp, #12
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	699b      	ldr	r3, [r3, #24]
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d101      	bne.n	8000aa2 <LL_I2C_IsActiveFlag_TXIS+0x18>
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e000      	b.n	8000aa4 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8000aa2:	2300      	movs	r3, #0
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	370c      	adds	r7, #12
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	f003 0304 	and.w	r3, r3, #4
 8000ac0:	2b04      	cmp	r3, #4
 8000ac2:	d101      	bne.n	8000ac8 <LL_I2C_IsActiveFlag_RXNE+0x18>
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e000      	b.n	8000aca <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8000ac8:	2300      	movs	r3, #0
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr

08000ad6 <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	b083      	sub	sp, #12
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	699b      	ldr	r3, [r3, #24]
 8000ae2:	f003 0320 	and.w	r3, r3, #32
 8000ae6:	2b20      	cmp	r3, #32
 8000ae8:	d101      	bne.n	8000aee <LL_I2C_IsActiveFlag_STOP+0x18>
 8000aea:	2301      	movs	r3, #1
 8000aec:	e000      	b.n	8000af0 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8000aee:	2300      	movs	r3, #0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	69db      	ldr	r3, [r3, #28]
 8000b08:	f043 0220 	orr.w	r2, r3, #32
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	61da      	str	r2, [r3, #28]
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	605a      	str	r2, [r3, #4]
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <LL_I2C_SetTransferSize>:
  * @param  I2Cx I2C Instance.
  * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	041b      	lsls	r3, r3, #16
 8000b52:	431a      	orrs	r2, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	605a      	str	r2, [r3, #4]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	605a      	str	r2, [r3, #4]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	431a      	orrs	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	605a      	str	r2, [r3, #4]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000bbc:	f023 0303 	bic.w	r3, r3, #3
 8000bc0:	683a      	ldr	r2, [r7, #0]
 8000bc2:	431a      	orrs	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	605a      	str	r2, [r3, #4]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be0:	b2db      	uxtb	r3, r3
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8000bfa:	78fa      	ldrb	r2, [r7, #3]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <LL_AHB1_GRP1_EnableClock>:
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000c14:	4908      	ldr	r1, [pc, #32]	; (8000c38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c18:	695a      	ldr	r2, [r3, #20]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c22:	695a      	ldr	r2, [r3, #20]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4013      	ands	r3, r2
 8000c28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
}
 8000c2c:	bf00      	nop
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	40021000 	.word	0x40021000

08000c3c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000c44:	4908      	ldr	r1, [pc, #32]	; (8000c68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c48:	69da      	ldr	r2, [r3, #28]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c52:	69da      	ldr	r2, [r3, #28]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4013      	ands	r3, r2
 8000c58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
}
 8000c5c:	bf00      	nop
 8000c5e:	3714      	adds	r7, #20
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	40021000 	.word	0x40021000

08000c6c <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08e      	sub	sp, #56	; 0x38
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8000c72:	f107 031c 	add.w	r3, r7, #28
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]
 8000c82:	615a      	str	r2, [r3, #20]
 8000c84:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
 8000c94:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000c96:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000c9a:	f7ff ffb7 	bl	8000c0c <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8000c9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ca2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000ca8:	2303      	movs	r3, #3
 8000caa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000cac:	2301      	movs	r3, #1
 8000cae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	1d3b      	adds	r3, r7, #4
 8000cba:	4619      	mov	r1, r3
 8000cbc:	481a      	ldr	r0, [pc, #104]	; (8000d28 <MX_I2C1_Init+0xbc>)
 8000cbe:	f002 fc96 	bl	80035ee <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8000cc2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000cc6:	f7ff ffb9 	bl	8000c3c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 8000cca:	4818      	ldr	r0, [pc, #96]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000ccc:	f7ff ff26 	bl	8000b1c <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 8000cd0:	4816      	ldr	r0, [pc, #88]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000cd2:	f7ff feca 	bl	8000a6a <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8000cd6:	4815      	ldr	r0, [pc, #84]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000cd8:	f7ff fe8c 	bl	80009f4 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8000cdc:	4813      	ldr	r0, [pc, #76]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000cde:	f7ff fe79 	bl	80009d4 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x00101D7C;
 8000ce6:	4b12      	ldr	r3, [pc, #72]	; (8000d30 <MX_I2C1_Init+0xc4>)
 8000ce8:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_10BIT;
 8000cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8000d00:	f107 031c 	add.w	r3, r7, #28
 8000d04:	4619      	mov	r1, r3
 8000d06:	4809      	ldr	r0, [pc, #36]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000d08:	f002 fd84 	bl	8003814 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4806      	ldr	r0, [pc, #24]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000d12:	f7ff fe92 	bl	8000a3a <LL_I2C_SetOwnAddress2>
  LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_10BIT);
 8000d16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d1a:	4804      	ldr	r0, [pc, #16]	; (8000d2c <MX_I2C1_Init+0xc0>)
 8000d1c:	f7ff fe7a 	bl	8000a14 <LL_I2C_SetMasterAddressingMode>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d20:	bf00      	nop
 8000d22:	3738      	adds	r7, #56	; 0x38
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	48000400 	.word	0x48000400
 8000d2c:	40005400 	.word	0x40005400
 8000d30:	00101d7c 	.word	0x00101d7c

08000d34 <MX_I2C1_MasterInit>:

/* USER CODE BEGIN 1 */

void MX_I2C1_MasterInit(MX_I2C1_XferType transferType, uint8_t transferSize, uint16_t periph_addr)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
 8000d3e:	460b      	mov	r3, r1
 8000d40:	71bb      	strb	r3, [r7, #6]
 8000d42:	4613      	mov	r3, r2
 8000d44:	80bb      	strh	r3, [r7, #4]
	/*Define Addressing mode*/
	LL_I2C_SetMasterAddressingMode(I2C1, LL_I2C_ADDRESSING_MODE_7BIT);
 8000d46:	2100      	movs	r1, #0
 8000d48:	4810      	ldr	r0, [pc, #64]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d4a:	f7ff fe63 	bl	8000a14 <LL_I2C_SetMasterAddressingMode>

	/*Define Slave Address*/
	LL_I2C_SetSlaveAddr(I2C1, periph_addr);
 8000d4e:	88bb      	ldrh	r3, [r7, #4]
 8000d50:	4619      	mov	r1, r3
 8000d52:	480e      	ldr	r0, [pc, #56]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d54:	f7ff ff29 	bl	8000baa <LL_I2C_SetSlaveAddr>

	/*Define Transfer Type*/
	if(transferType == MX_I2C1_xferRead)
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d105      	bne.n	8000d6a <MX_I2C1_MasterInit+0x36>
	{
		LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_READ);
 8000d5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d62:	480a      	ldr	r0, [pc, #40]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d64:	f7ff ff0e 	bl	8000b84 <LL_I2C_SetTransferRequest>
 8000d68:	e003      	b.n	8000d72 <MX_I2C1_MasterInit+0x3e>
	}
	else
	{
		LL_I2C_SetTransferRequest(I2C1, LL_I2C_REQUEST_WRITE);
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4807      	ldr	r0, [pc, #28]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d6e:	f7ff ff09 	bl	8000b84 <LL_I2C_SetTransferRequest>
	}

	/*Define transfer size*/
	LL_I2C_SetTransferSize(I2C1, transferSize);
 8000d72:	79bb      	ldrb	r3, [r7, #6]
 8000d74:	4619      	mov	r1, r3
 8000d76:	4805      	ldr	r0, [pc, #20]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d78:	f7ff fee0 	bl	8000b3c <LL_I2C_SetTransferSize>

	/*Enable Auto End Mode*/
	LL_I2C_EnableAutoEndMode(I2C1);
 8000d7c:	4803      	ldr	r0, [pc, #12]	; (8000d8c <MX_I2C1_MasterInit+0x58>)
 8000d7e:	f7ff fecd 	bl	8000b1c <LL_I2C_EnableAutoEndMode>

	return;
 8000d82:	bf00      	nop
}
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40005400 	.word	0x40005400

08000d90 <MX_I2C_Read>:

void MX_I2C_Read (uint8_t transferSize, uint8_t *dataRx, uint16_t periph_addr)
{
 8000d90:	b590      	push	{r4, r7, lr}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	6039      	str	r1, [r7, #0]
 8000d9a:	71fb      	strb	r3, [r7, #7]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	80bb      	strh	r3, [r7, #4]
	/*Counter to read data*/
	uint8_t i = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	73fb      	strb	r3, [r7, #15]

	/*Master Initialization*/
	MX_I2C1_MasterInit(MX_I2C1_xferRead, transferSize, periph_addr);
 8000da4:	88ba      	ldrh	r2, [r7, #4]
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4619      	mov	r1, r3
 8000daa:	2000      	movs	r0, #0
 8000dac:	f7ff ffc2 	bl	8000d34 <MX_I2C1_MasterInit>

	/*Generate Start Condition*/
	LL_I2C_GenerateStartCondition(I2C1);
 8000db0:	4810      	ldr	r0, [pc, #64]	; (8000df4 <MX_I2C_Read+0x64>)
 8000db2:	f7ff fed7 	bl	8000b64 <LL_I2C_GenerateStartCondition>

	/*Check if Stop Flag is active or not*/
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000db6:	e010      	b.n	8000dda <MX_I2C_Read+0x4a>
	{
		/*This condition is used to check if the buffer is not empty, if not dataRx pointer take information from the salve*/
		if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8000db8:	480e      	ldr	r0, [pc, #56]	; (8000df4 <MX_I2C_Read+0x64>)
 8000dba:	f7ff fe79 	bl	8000ab0 <LL_I2C_IsActiveFlag_RXNE>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d00a      	beq.n	8000dda <MX_I2C_Read+0x4a>
		{
			dataRx[i++] = LL_I2C_ReceiveData8(I2C1);
 8000dc4:	7bfb      	ldrb	r3, [r7, #15]
 8000dc6:	1c5a      	adds	r2, r3, #1
 8000dc8:	73fa      	strb	r2, [r7, #15]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	189c      	adds	r4, r3, r2
 8000dd0:	4808      	ldr	r0, [pc, #32]	; (8000df4 <MX_I2C_Read+0x64>)
 8000dd2:	f7ff feff 	bl	8000bd4 <LL_I2C_ReceiveData8>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	7023      	strb	r3, [r4, #0]
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000dda:	4806      	ldr	r0, [pc, #24]	; (8000df4 <MX_I2C_Read+0x64>)
 8000ddc:	f7ff fe7b 	bl	8000ad6 <LL_I2C_IsActiveFlag_STOP>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0e8      	beq.n	8000db8 <MX_I2C_Read+0x28>
		}
	}

	/*Clear Stop flag when the data transmission has ended*/
	LL_I2C_ClearFlag_STOP(I2C1);
 8000de6:	4803      	ldr	r0, [pc, #12]	; (8000df4 <MX_I2C_Read+0x64>)
 8000de8:	f7ff fe88 	bl	8000afc <LL_I2C_ClearFlag_STOP>

	return;
 8000dec:	bf00      	nop
}
 8000dee:	3714      	adds	r7, #20
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd90      	pop	{r4, r7, pc}
 8000df4:	40005400 	.word	0x40005400

08000df8 <MX_I2C1_Write>:

void MX_I2C1_Write (uint8_t transferSize, uint8_t *dataTx, uint16_t periph_addr)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	6039      	str	r1, [r7, #0]
 8000e02:	71fb      	strb	r3, [r7, #7]
 8000e04:	4613      	mov	r3, r2
 8000e06:	80bb      	strh	r3, [r7, #4]
	uint8_t i = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]

	/*Master Initialization*/
	MX_I2C1_MasterInit(MX_I2C1_xferWrite, transferSize, periph_addr);
 8000e0c:	88ba      	ldrh	r2, [r7, #4]
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	4619      	mov	r1, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	f7ff ff8e 	bl	8000d34 <MX_I2C1_MasterInit>

	/*Generate Start Condition*/
	LL_I2C_GenerateStartCondition(I2C1);
 8000e18:	4810      	ldr	r0, [pc, #64]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e1a:	f7ff fea3 	bl	8000b64 <LL_I2C_GenerateStartCondition>

	/*Check if Stop Flag is active or not*/
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000e1e:	e010      	b.n	8000e42 <MX_I2C1_Write+0x4a>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8000e20:	480e      	ldr	r0, [pc, #56]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e22:	f7ff fe32 	bl	8000a8a <LL_I2C_IsActiveFlag_TXIS>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d00a      	beq.n	8000e42 <MX_I2C1_Write+0x4a>
		{
			LL_I2C_TransmitData8(I2C1, dataTx[i++]);
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	1c5a      	adds	r2, r3, #1
 8000e30:	73fa      	strb	r2, [r7, #15]
 8000e32:	461a      	mov	r2, r3
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	4413      	add	r3, r2
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4807      	ldr	r0, [pc, #28]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e3e:	f7ff fed6 	bl	8000bee <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8000e42:	4806      	ldr	r0, [pc, #24]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e44:	f7ff fe47 	bl	8000ad6 <LL_I2C_IsActiveFlag_STOP>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d0e8      	beq.n	8000e20 <MX_I2C1_Write+0x28>
		}
	}

	/*Clear Stop flag when the data transmission has ended*/
	LL_I2C_ClearFlag_STOP(I2C1);
 8000e4e:	4803      	ldr	r0, [pc, #12]	; (8000e5c <MX_I2C1_Write+0x64>)
 8000e50:	f7ff fe54 	bl	8000afc <LL_I2C_ClearFlag_STOP>

	return;
 8000e54:	bf00      	nop
}
 8000e56:	3710      	adds	r7, #16
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40005400 	.word	0x40005400

08000e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e70:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e92:	4a04      	ldr	r2, [pc, #16]	; (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	60d3      	str	r3, [r2, #12]
}
 8000e98:	bf00      	nop
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	e000ed00 	.word	0xe000ed00

08000ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	f003 0307 	and.w	r3, r3, #7
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	db0a      	blt.n	8000eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed8:	490d      	ldr	r1, [pc, #52]	; (8000f10 <__NVIC_SetPriority+0x4c>)
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	b2d2      	uxtb	r2, r2
 8000ee2:	0112      	lsls	r2, r2, #4
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	440b      	add	r3, r1
 8000ee8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eec:	e00a      	b.n	8000f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eee:	4909      	ldr	r1, [pc, #36]	; (8000f14 <__NVIC_SetPriority+0x50>)
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	f003 030f 	and.w	r3, r3, #15
 8000ef6:	3b04      	subs	r3, #4
 8000ef8:	683a      	ldr	r2, [r7, #0]
 8000efa:	b2d2      	uxtb	r2, r2
 8000efc:	0112      	lsls	r2, r2, #4
 8000efe:	b2d2      	uxtb	r2, r2
 8000f00:	440b      	add	r3, r1
 8000f02:	761a      	strb	r2, [r3, #24]
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000e100 	.word	0xe000e100
 8000f14:	e000ed00 	.word	0xe000ed00

08000f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b089      	sub	sp, #36	; 0x24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f003 0307 	and.w	r3, r3, #7
 8000f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f1c3 0307 	rsb	r3, r3, #7
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	bf28      	it	cs
 8000f36:	2304      	movcs	r3, #4
 8000f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	2b06      	cmp	r3, #6
 8000f40:	d902      	bls.n	8000f48 <NVIC_EncodePriority+0x30>
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	3b03      	subs	r3, #3
 8000f46:	e000      	b.n	8000f4a <NVIC_EncodePriority+0x32>
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	1e5a      	subs	r2, r3, #1
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	401a      	ands	r2, r3
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f5e:	2101      	movs	r1, #1
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa01 f303 	lsl.w	r3, r1, r3
 8000f66:	1e59      	subs	r1, r3, #1
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f6c:	4313      	orrs	r3, r2
         );
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3724      	adds	r7, #36	; 0x24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000f80:	4a05      	ldr	r2, [pc, #20]	; (8000f98 <LL_RCC_HSI_Enable+0x1c>)
 8000f82:	4b05      	ldr	r3, [pc, #20]	; (8000f98 <LL_RCC_HSI_Enable+0x1c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f043 0301 	orr.w	r3, r3, #1
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40021000 	.word	0x40021000

08000f9c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <LL_RCC_HSI_IsReady+0x20>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0302 	and.w	r3, r3, #2
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	bf0c      	ite	eq
 8000fac:	2301      	moveq	r3, #1
 8000fae:	2300      	movne	r3, #0
 8000fb0:	b2db      	uxtb	r3, r3
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000fc8:	4907      	ldr	r1, [pc, #28]	; (8000fe8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000fca:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	600b      	str	r3, [r1, #0]
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	40021000 	.word	0x40021000

08000fec <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000ff0:	4a05      	ldr	r2, [pc, #20]	; (8001008 <LL_RCC_LSI_Enable+0x1c>)
 8000ff2:	4b05      	ldr	r3, [pc, #20]	; (8001008 <LL_RCC_LSI_Enable+0x1c>)
 8000ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40021000 	.word	0x40021000

0800100c <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <LL_RCC_LSI_IsReady+0x20>)
 8001012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001014:	f003 0302 	and.w	r3, r3, #2
 8001018:	2b02      	cmp	r3, #2
 800101a:	bf0c      	ite	eq
 800101c:	2301      	moveq	r3, #1
 800101e:	2300      	movne	r3, #0
 8001020:	b2db      	uxtb	r3, r3
}
 8001022:	4618      	mov	r0, r3
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	40021000 	.word	0x40021000

08001030 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001038:	4906      	ldr	r1, [pc, #24]	; (8001054 <LL_RCC_SetSysClkSource+0x24>)
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <LL_RCC_SetSysClkSource+0x24>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f023 0203 	bic.w	r2, r3, #3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4313      	orrs	r3, r2
 8001046:	604b      	str	r3, [r1, #4]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	40021000 	.word	0x40021000

08001058 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <LL_RCC_GetSysClkSource+0x18>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 030c 	and.w	r3, r3, #12
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000

08001074 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800107c:	4906      	ldr	r1, [pc, #24]	; (8001098 <LL_RCC_SetAHBPrescaler+0x24>)
 800107e:	4b06      	ldr	r3, [pc, #24]	; (8001098 <LL_RCC_SetAHBPrescaler+0x24>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4313      	orrs	r3, r2
 800108a:	604b      	str	r3, [r1, #4]
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	40021000 	.word	0x40021000

0800109c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80010a4:	4906      	ldr	r1, [pc, #24]	; (80010c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	604b      	str	r3, [r1, #4]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	40021000 	.word	0x40021000

080010c4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80010cc:	4906      	ldr	r1, [pc, #24]	; (80010e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80010ce:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4313      	orrs	r3, r2
 80010da:	604b      	str	r3, [r1, #4]
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	40021000 	.word	0x40021000

080010ec <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 80010f4:	4908      	ldr	r1, [pc, #32]	; (8001118 <LL_RCC_SetI2CClockSource+0x2c>)
 80010f6:	4b08      	ldr	r3, [pc, #32]	; (8001118 <LL_RCC_SetI2CClockSource+0x2c>)
 80010f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	0e1b      	lsrs	r3, r3, #24
 80010fe:	43db      	mvns	r3, r3
 8001100:	401a      	ands	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001108:	4313      	orrs	r3, r2
 800110a:	630b      	str	r3, [r1, #48]	; 0x30
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	40021000 	.word	0x40021000

0800111c <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR2_ADCPRE34)
  MODIFY_REG(RCC->CFGR2, (ADCxSource >> 16U), (ADCxSource & 0x0000FFFFU));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
 8001124:	4906      	ldr	r1, [pc, #24]	; (8001140 <LL_RCC_SetADCClockSource+0x24>)
 8001126:	4b06      	ldr	r3, [pc, #24]	; (8001140 <LL_RCC_SetADCClockSource+0x24>)
 8001128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800112a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4313      	orrs	r3, r2
 8001132:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_ADCPRE34 */
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	40021000 	.word	0x40021000

08001144 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800114c:	4906      	ldr	r1, [pc, #24]	; (8001168 <LL_RCC_SetRTCClockSource+0x24>)
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <LL_RCC_SetRTCClockSource+0x24>)
 8001150:	6a1b      	ldr	r3, [r3, #32]
 8001152:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4313      	orrs	r3, r2
 800115a:	620b      	str	r3, [r1, #32]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	40021000 	.word	0x40021000

0800116c <LL_RCC_GetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  */
__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <LL_RCC_GetRTCClockSource+0x18>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8001178:	4618      	mov	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000

08001188 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800118c:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <LL_RCC_EnableRTC+0x1c>)
 800118e:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <LL_RCC_EnableRTC+0x1c>)
 8001190:	6a1b      	ldr	r3, [r3, #32]
 8001192:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001196:	6213      	str	r3, [r2, #32]
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011ac:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <LL_RCC_ForceBackupDomainReset+0x1c>)
 80011ae:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <LL_RCC_ForceBackupDomainReset+0x1c>)
 80011b0:	6a1b      	ldr	r3, [r3, #32]
 80011b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b6:	6213      	str	r3, [r2, #32]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	40021000 	.word	0x40021000

080011c8 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011cc:	4a05      	ldr	r2, [pc, #20]	; (80011e4 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 80011ce:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 80011d0:	6a1b      	ldr	r3, [r3, #32]
 80011d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011d6:	6213      	str	r3, [r2, #32]
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000

080011e8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80011ec:	4a05      	ldr	r2, [pc, #20]	; (8001204 <LL_RCC_PLL_Enable+0x1c>)
 80011ee:	4b05      	ldr	r3, [pc, #20]	; (8001204 <LL_RCC_PLL_Enable+0x1c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40021000 	.word	0x40021000

08001208 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800120c:	4b07      	ldr	r3, [pc, #28]	; (800122c <LL_RCC_PLL_IsReady+0x24>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001214:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001218:	bf0c      	ite	eq
 800121a:	2301      	moveq	r3, #1
 800121c:	2300      	movne	r3, #0
 800121e:	b2db      	uxtb	r3, r3
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000

08001230 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 800123a:	480e      	ldr	r0, [pc, #56]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800123c:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	430b      	orrs	r3, r1
 800124e:	4313      	orrs	r3, r2
 8001250:	6043      	str	r3, [r0, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8001252:	4908      	ldr	r1, [pc, #32]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001258:	f023 020f 	bic.w	r2, r3, #15
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	4313      	orrs	r3, r2
 8001264:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40021000 	.word	0x40021000

08001278 <LL_APB1_GRP1_EnableClock>:
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001280:	4908      	ldr	r1, [pc, #32]	; (80012a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001282:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001284:	69da      	ldr	r2, [r3, #28]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4313      	orrs	r3, r2
 800128a:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800128c:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800128e:	69da      	ldr	r2, [r3, #28]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4013      	ands	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001296:	68fb      	ldr	r3, [r7, #12]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	40021000 	.word	0x40021000

080012a8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80012b0:	4908      	ldr	r1, [pc, #32]	; (80012d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80012b4:	699a      	ldr	r2, [r3, #24]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80012bc:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80012be:	699a      	ldr	r2, [r3, #24]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4013      	ands	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012c6:	68fb      	ldr	r3, [r7, #12]
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	40021000 	.word	0x40021000

080012d8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80012e0:	4906      	ldr	r1, [pc, #24]	; (80012fc <LL_FLASH_SetLatency+0x24>)
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <LL_FLASH_SetLatency+0x24>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f023 0207 	bic.w	r2, r3, #7
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	600b      	str	r3, [r1, #0]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40022000 	.word	0x40022000

08001300 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001304:	4b04      	ldr	r3, [pc, #16]	; (8001318 <LL_FLASH_GetLatency+0x18>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0307 	and.w	r3, r3, #7
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40022000 	.word	0x40022000

0800131c <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8001320:	4a05      	ldr	r2, [pc, #20]	; (8001338 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001322:	4b05      	ldr	r3, [pc, #20]	; (8001338 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132a:	6013      	str	r3, [r2, #0]
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40007000 	.word	0x40007000

0800133c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b087      	sub	sp, #28
 8001340:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001342:	2001      	movs	r0, #1
 8001344:	f7ff ffb0 	bl	80012a8 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001348:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800134c:	f7ff ff94 	bl	8001278 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001350:	2003      	movs	r0, #3
 8001352:	f7ff fd85 	bl	8000e60 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001356:	f7ff fda7 	bl	8000ea8 <__NVIC_GetPriorityGrouping>
 800135a:	4603      	mov	r3, r0
 800135c:	2200      	movs	r2, #0
 800135e:	210f      	movs	r1, #15
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fdd9 	bl	8000f18 <NVIC_EncodePriority>
 8001366:	4603      	mov	r3, r0
 8001368:	4619      	mov	r1, r3
 800136a:	f04f 30ff 	mov.w	r0, #4294967295
 800136e:	f7ff fda9 	bl	8000ec4 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001372:	f000 f93d 	bl	80015f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001376:	f7ff f9e5 	bl	8000744 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TEMPSen_Init();
 800137a:	f003 fd53 	bl	8004e24 <HAL_TEMPSen_Init>
  HAL_RTC_Init();
 800137e:	f003 fd23 	bl	8004dc8 <HAL_RTC_Init>
  HAL_LCD_Init();
 8001382:	f003 fadd 	bl	8004940 <HAL_LCD_Init>
  HAL_POT_Init();
 8001386:	f003 fc75 	bl	8004c74 <HAL_POT_Init>
  HAL_Buzzer_Init();
 800138a:	f003 fa83 	bl	8004894 <HAL_Buzzer_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_LCD_Write_AsciiString(word[iniciando],36,1);
 800138e:	2201      	movs	r2, #1
 8001390:	2124      	movs	r1, #36	; 0x24
 8001392:	487d      	ldr	r0, [pc, #500]	; (8001588 <main+0x24c>)
 8001394:	f003 fc0c 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
  LL_mDelay(1000);
 8001398:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800139c:	f003 fa46 	bl	800482c <LL_mDelay>
  HAL_LCD_Clear();
 80013a0:	f003 fb47 	bl	8004a32 <HAL_LCD_Clear>
  while (1)
  {
	  HAL_Buzzer_State(On);
 80013a4:	2001      	movs	r0, #1
 80013a6:	f003 fa7b 	bl	80048a0 <HAL_Buzzer_State>
	  //La temperatura se debe leer en todo momento, por lo que se llama a la funcion de ReadTemperature de la libreria HAL del sensor LM75B
	  Temp = HAL_TEMPSen_ReadTemperature();
 80013aa:	f003 fd41 	bl	8004e30 <HAL_TEMPSen_ReadTemperature>
 80013ae:	4603      	mov	r3, r0
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b76      	ldr	r3, [pc, #472]	; (800158c <main+0x250>)
 80013b4:	701a      	strb	r2, [r3, #0]

	  HAL_Get_ActualTime(&Hora,&Minuto,&Segundo);
 80013b6:	4a76      	ldr	r2, [pc, #472]	; (8001590 <main+0x254>)
 80013b8:	4976      	ldr	r1, [pc, #472]	; (8001594 <main+0x258>)
 80013ba:	4877      	ldr	r0, [pc, #476]	; (8001598 <main+0x25c>)
 80013bc:	f003 fd0a 	bl	8004dd4 <HAL_Get_ActualTime>

	  if (inicio==1){
 80013c0:	4b76      	ldr	r3, [pc, #472]	; (800159c <main+0x260>)
 80013c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	f040 80a5 	bne.w	8001516 <main+0x1da>
		  if ((Hora-IntervaloAH1) >= IntervaloH1 && (Minuto-IntervaloAM1) >= IntervaloM1 && alarma1==inactive){
 80013cc:	4b72      	ldr	r3, [pc, #456]	; (8001598 <main+0x25c>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	4b73      	ldr	r3, [pc, #460]	; (80015a0 <main+0x264>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	4a72      	ldr	r2, [pc, #456]	; (80015a4 <main+0x268>)
 80013da:	7812      	ldrb	r2, [r2, #0]
 80013dc:	4293      	cmp	r3, r2
 80013de:	db2c      	blt.n	800143a <main+0xfe>
 80013e0:	4b6c      	ldr	r3, [pc, #432]	; (8001594 <main+0x258>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	4b70      	ldr	r3, [pc, #448]	; (80015a8 <main+0x26c>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	4a6f      	ldr	r2, [pc, #444]	; (80015ac <main+0x270>)
 80013ee:	7812      	ldrb	r2, [r2, #0]
 80013f0:	4293      	cmp	r3, r2
 80013f2:	db22      	blt.n	800143a <main+0xfe>
 80013f4:	4b6e      	ldr	r3, [pc, #440]	; (80015b0 <main+0x274>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d11e      	bne.n	800143a <main+0xfe>
			  HAL_Buzzer_State(On);
 80013fc:	2001      	movs	r0, #1
 80013fe:	f003 fa4f 	bl	80048a0 <HAL_Buzzer_State>
			  tiempobuzer = Minuto;
 8001402:	4b64      	ldr	r3, [pc, #400]	; (8001594 <main+0x258>)
 8001404:	781a      	ldrb	r2, [r3, #0]
 8001406:	4b6b      	ldr	r3, [pc, #428]	; (80015b4 <main+0x278>)
 8001408:	701a      	strb	r2, [r3, #0]
			  IntervaloAH1 = Hora;
 800140a:	4b63      	ldr	r3, [pc, #396]	; (8001598 <main+0x25c>)
 800140c:	781a      	ldrb	r2, [r3, #0]
 800140e:	4b64      	ldr	r3, [pc, #400]	; (80015a0 <main+0x264>)
 8001410:	701a      	strb	r2, [r3, #0]
			  IntervaloAM1 = Minuto;
 8001412:	4b60      	ldr	r3, [pc, #384]	; (8001594 <main+0x258>)
 8001414:	781a      	ldrb	r2, [r3, #0]
 8001416:	4b64      	ldr	r3, [pc, #400]	; (80015a8 <main+0x26c>)
 8001418:	701a      	strb	r2, [r3, #0]
			  if (inicio2==0){
 800141a:	4b67      	ldr	r3, [pc, #412]	; (80015b8 <main+0x27c>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d105      	bne.n	800142e <main+0xf2>
				  first=0;
 8001422:	4b66      	ldr	r3, [pc, #408]	; (80015bc <main+0x280>)
 8001424:	2200      	movs	r2, #0
 8001426:	801a      	strh	r2, [r3, #0]
				  inicio2=1;
 8001428:	4b63      	ldr	r3, [pc, #396]	; (80015b8 <main+0x27c>)
 800142a:	2201      	movs	r2, #1
 800142c:	701a      	strb	r2, [r3, #0]
			  }
		  	  EA=E5;
 800142e:	4b64      	ldr	r3, [pc, #400]	; (80015c0 <main+0x284>)
 8001430:	2205      	movs	r2, #5
 8001432:	701a      	strb	r2, [r3, #0]
		  	  alarma1=active;
 8001434:	4b5e      	ldr	r3, [pc, #376]	; (80015b0 <main+0x274>)
 8001436:	2201      	movs	r2, #1
 8001438:	701a      	strb	r2, [r3, #0]
		  }
		  if ((Hora-IntervaloAH2) >= IntervaloH2 && (Minuto-IntervaloAM2) >= IntervaloM2 && alarma2==inactive){
 800143a:	4b57      	ldr	r3, [pc, #348]	; (8001598 <main+0x25c>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	4b60      	ldr	r3, [pc, #384]	; (80015c4 <main+0x288>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	4a60      	ldr	r2, [pc, #384]	; (80015c8 <main+0x28c>)
 8001448:	7812      	ldrb	r2, [r2, #0]
 800144a:	4293      	cmp	r3, r2
 800144c:	db2c      	blt.n	80014a8 <main+0x16c>
 800144e:	4b51      	ldr	r3, [pc, #324]	; (8001594 <main+0x258>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	4b5d      	ldr	r3, [pc, #372]	; (80015cc <main+0x290>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	4a5d      	ldr	r2, [pc, #372]	; (80015d0 <main+0x294>)
 800145c:	7812      	ldrb	r2, [r2, #0]
 800145e:	4293      	cmp	r3, r2
 8001460:	db22      	blt.n	80014a8 <main+0x16c>
 8001462:	4b5c      	ldr	r3, [pc, #368]	; (80015d4 <main+0x298>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d11e      	bne.n	80014a8 <main+0x16c>
			  HAL_Buzzer_State(On);
 800146a:	2001      	movs	r0, #1
 800146c:	f003 fa18 	bl	80048a0 <HAL_Buzzer_State>
			  tiempobuzer = Minuto;
 8001470:	4b48      	ldr	r3, [pc, #288]	; (8001594 <main+0x258>)
 8001472:	781a      	ldrb	r2, [r3, #0]
 8001474:	4b4f      	ldr	r3, [pc, #316]	; (80015b4 <main+0x278>)
 8001476:	701a      	strb	r2, [r3, #0]
			  IntervaloAH2 = Hora;
 8001478:	4b47      	ldr	r3, [pc, #284]	; (8001598 <main+0x25c>)
 800147a:	781a      	ldrb	r2, [r3, #0]
 800147c:	4b51      	ldr	r3, [pc, #324]	; (80015c4 <main+0x288>)
 800147e:	701a      	strb	r2, [r3, #0]
			  IntervaloAM2 = Minuto;
 8001480:	4b44      	ldr	r3, [pc, #272]	; (8001594 <main+0x258>)
 8001482:	781a      	ldrb	r2, [r3, #0]
 8001484:	4b51      	ldr	r3, [pc, #324]	; (80015cc <main+0x290>)
 8001486:	701a      	strb	r2, [r3, #0]
			  if (inicio2==0){
 8001488:	4b4b      	ldr	r3, [pc, #300]	; (80015b8 <main+0x27c>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d105      	bne.n	800149c <main+0x160>
				  first=0;
 8001490:	4b4a      	ldr	r3, [pc, #296]	; (80015bc <main+0x280>)
 8001492:	2200      	movs	r2, #0
 8001494:	801a      	strh	r2, [r3, #0]
				  inicio2=1;
 8001496:	4b48      	ldr	r3, [pc, #288]	; (80015b8 <main+0x27c>)
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
			  }
			  EA=E5;
 800149c:	4b48      	ldr	r3, [pc, #288]	; (80015c0 <main+0x284>)
 800149e:	2205      	movs	r2, #5
 80014a0:	701a      	strb	r2, [r3, #0]
			  alarma2=active;
 80014a2:	4b4c      	ldr	r3, [pc, #304]	; (80015d4 <main+0x298>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	701a      	strb	r2, [r3, #0]
		  }
		  if ((Hora-IntervaloAH3) >= IntervaloH3 && (Minuto-IntervaloAM3) >= IntervaloM3 && alarma3==inactive){
 80014a8:	4b3b      	ldr	r3, [pc, #236]	; (8001598 <main+0x25c>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b4a      	ldr	r3, [pc, #296]	; (80015d8 <main+0x29c>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	4a49      	ldr	r2, [pc, #292]	; (80015dc <main+0x2a0>)
 80014b6:	7812      	ldrb	r2, [r2, #0]
 80014b8:	4293      	cmp	r3, r2
 80014ba:	db2c      	blt.n	8001516 <main+0x1da>
 80014bc:	4b35      	ldr	r3, [pc, #212]	; (8001594 <main+0x258>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b47      	ldr	r3, [pc, #284]	; (80015e0 <main+0x2a4>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	4a46      	ldr	r2, [pc, #280]	; (80015e4 <main+0x2a8>)
 80014ca:	7812      	ldrb	r2, [r2, #0]
 80014cc:	4293      	cmp	r3, r2
 80014ce:	db22      	blt.n	8001516 <main+0x1da>
 80014d0:	4b45      	ldr	r3, [pc, #276]	; (80015e8 <main+0x2ac>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d11e      	bne.n	8001516 <main+0x1da>
			  HAL_Buzzer_State(On);
 80014d8:	2001      	movs	r0, #1
 80014da:	f003 f9e1 	bl	80048a0 <HAL_Buzzer_State>
			  tiempobuzer = Minuto;
 80014de:	4b2d      	ldr	r3, [pc, #180]	; (8001594 <main+0x258>)
 80014e0:	781a      	ldrb	r2, [r3, #0]
 80014e2:	4b34      	ldr	r3, [pc, #208]	; (80015b4 <main+0x278>)
 80014e4:	701a      	strb	r2, [r3, #0]
			  IntervaloAH3 = Hora;
 80014e6:	4b2c      	ldr	r3, [pc, #176]	; (8001598 <main+0x25c>)
 80014e8:	781a      	ldrb	r2, [r3, #0]
 80014ea:	4b3b      	ldr	r3, [pc, #236]	; (80015d8 <main+0x29c>)
 80014ec:	701a      	strb	r2, [r3, #0]
			  IntervaloAM3 = Minuto;
 80014ee:	4b29      	ldr	r3, [pc, #164]	; (8001594 <main+0x258>)
 80014f0:	781a      	ldrb	r2, [r3, #0]
 80014f2:	4b3b      	ldr	r3, [pc, #236]	; (80015e0 <main+0x2a4>)
 80014f4:	701a      	strb	r2, [r3, #0]
			  if (inicio2==0){
 80014f6:	4b30      	ldr	r3, [pc, #192]	; (80015b8 <main+0x27c>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d105      	bne.n	800150a <main+0x1ce>
				  first=0;
 80014fe:	4b2f      	ldr	r3, [pc, #188]	; (80015bc <main+0x280>)
 8001500:	2200      	movs	r2, #0
 8001502:	801a      	strh	r2, [r3, #0]
				  inicio2=1;
 8001504:	4b2c      	ldr	r3, [pc, #176]	; (80015b8 <main+0x27c>)
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
			  }
			  EA=E5;
 800150a:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <main+0x284>)
 800150c:	2205      	movs	r2, #5
 800150e:	701a      	strb	r2, [r3, #0]
			  alarma3=active;
 8001510:	4b35      	ldr	r3, [pc, #212]	; (80015e8 <main+0x2ac>)
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if(Temp >= Temp_limit){
 8001516:	4b1d      	ldr	r3, [pc, #116]	; (800158c <main+0x250>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b27      	cmp	r3, #39	; 0x27
 800151c:	d90d      	bls.n	800153a <main+0x1fe>
		  HAL_Buzzer_State(On);
 800151e:	2001      	movs	r0, #1
 8001520:	f003 f9be 	bl	80048a0 <HAL_Buzzer_State>
		  tiempobuzer = Minuto;
 8001524:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <main+0x258>)
 8001526:	781a      	ldrb	r2, [r3, #0]
 8001528:	4b22      	ldr	r3, [pc, #136]	; (80015b4 <main+0x278>)
 800152a:	701a      	strb	r2, [r3, #0]
		  temp_alert = active;
 800152c:	4b2f      	ldr	r3, [pc, #188]	; (80015ec <main+0x2b0>)
 800152e:	2201      	movs	r2, #1
 8001530:	701a      	strb	r2, [r3, #0]
		  EA = E4;
 8001532:	4b23      	ldr	r3, [pc, #140]	; (80015c0 <main+0x284>)
 8001534:	2204      	movs	r2, #4
 8001536:	701a      	strb	r2, [r3, #0]
 8001538:	e002      	b.n	8001540 <main+0x204>
	  }
	  else{
		  temp_alert = inactive;
 800153a:	4b2c      	ldr	r3, [pc, #176]	; (80015ec <main+0x2b0>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
	  }

	  short btnu = HAL_JOYSTICK_UpPressed();
 8001540:	f003 f9c6 	bl	80048d0 <HAL_JOYSTICK_UpPressed>
 8001544:	4603      	mov	r3, r0
 8001546:	81fb      	strh	r3, [r7, #14]

	 // LL_mDelay(2);
	  short btnd = HAL_JOYSTICK_DownPressed();
 8001548:	f003 f9c9 	bl	80048de <HAL_JOYSTICK_DownPressed>
 800154c:	4603      	mov	r3, r0
 800154e:	81bb      	strh	r3, [r7, #12]
	  //LL_mDelay(2);
	  short btnl = HAL_JOYSTICK_LeftPressed();
 8001550:	f003 f9d3 	bl	80048fa <HAL_JOYSTICK_LeftPressed>
 8001554:	4603      	mov	r3, r0
 8001556:	817b      	strh	r3, [r7, #10]
	  //LL_mDelay(2);
	  short btnr = HAL_JOYSTICK_RightPressed();
 8001558:	f003 f9c8 	bl	80048ec <HAL_JOYSTICK_RightPressed>
 800155c:	4603      	mov	r3, r0
 800155e:	813b      	strh	r3, [r7, #8]
	 // LL_mDelay(2);
	  short btnc = HAL_JOYSTICK_CenterPressed();
 8001560:	f003 f9af 	bl	80048c2 <HAL_JOYSTICK_CenterPressed>
 8001564:	4603      	mov	r3, r0
 8001566:	80fb      	strh	r3, [r7, #6]
	  fsm(btnu, btnd, btnl, btnr, btnc);
 8001568:	f9b7 4008 	ldrsh.w	r4, [r7, #8]
 800156c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001570:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001574:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	4623      	mov	r3, r4
 8001580:	f001 f866 	bl	8002650 <fsm>
  {
 8001584:	e70e      	b.n	80013a4 <main+0x68>
 8001586:	bf00      	nop
 8001588:	20000069 	.word	0x20000069
 800158c:	20000720 	.word	0x20000720
 8001590:	20000741 	.word	0x20000741
 8001594:	20000739 	.word	0x20000739
 8001598:	20000747 	.word	0x20000747
 800159c:	2000071e 	.word	0x2000071e
 80015a0:	20000744 	.word	0x20000744
 80015a4:	20000740 	.word	0x20000740
 80015a8:	2000073b 	.word	0x2000073b
 80015ac:	2000073f 	.word	0x2000073f
 80015b0:	2000073a 	.word	0x2000073a
 80015b4:	20000745 	.word	0x20000745
 80015b8:	20000722 	.word	0x20000722
 80015bc:	2000071c 	.word	0x2000071c
 80015c0:	20000718 	.word	0x20000718
 80015c4:	2000074b 	.word	0x2000074b
 80015c8:	20000742 	.word	0x20000742
 80015cc:	20000746 	.word	0x20000746
 80015d0:	20000743 	.word	0x20000743
 80015d4:	20000748 	.word	0x20000748
 80015d8:	2000074c 	.word	0x2000074c
 80015dc:	20000749 	.word	0x20000749
 80015e0:	2000073c 	.word	0x2000073c
 80015e4:	2000073d 	.word	0x2000073d
 80015e8:	2000073e 	.word	0x2000073e
 80015ec:	20000721 	.word	0x20000721

080015f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80015f4:	2002      	movs	r0, #2
 80015f6:	f7ff fe6f 	bl	80012d8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 80015fa:	bf00      	nop
 80015fc:	f7ff fe80 	bl	8001300 <LL_FLASH_GetLatency>
 8001600:	4603      	mov	r3, r0
 8001602:	2b02      	cmp	r3, #2
 8001604:	d1fa      	bne.n	80015fc <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 8001606:	f7ff fcb9 	bl	8000f7c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800160a:	bf00      	nop
 800160c:	f7ff fcc6 	bl	8000f9c <LL_RCC_HSI_IsReady>
 8001610:	4603      	mov	r3, r0
 8001612:	2b01      	cmp	r3, #1
 8001614:	d1fa      	bne.n	800160c <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001616:	2010      	movs	r0, #16
 8001618:	f7ff fcd2 	bl	8000fc0 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_LSI_Enable();
 800161c:	f7ff fce6 	bl	8000fec <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 8001620:	bf00      	nop
 8001622:	f7ff fcf3 	bl	800100c <LL_RCC_LSI_IsReady>
 8001626:	4603      	mov	r3, r0
 8001628:	2b01      	cmp	r3, #1
 800162a:	d1fa      	bne.n	8001622 <SystemClock_Config+0x32>
  {

  }
  LL_PWR_EnableBkUpAccess();
 800162c:	f7ff fe76 	bl	800131c <LL_PWR_EnableBkUpAccess>
  if(LL_RCC_GetRTCClockSource() != LL_RCC_RTC_CLKSOURCE_LSI)
 8001630:	f7ff fd9c 	bl	800116c <LL_RCC_GetRTCClockSource>
 8001634:	4603      	mov	r3, r0
 8001636:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800163a:	d007      	beq.n	800164c <SystemClock_Config+0x5c>
  {
    LL_RCC_ForceBackupDomainReset();
 800163c:	f7ff fdb4 	bl	80011a8 <LL_RCC_ForceBackupDomainReset>
    LL_RCC_ReleaseBackupDomainReset();
 8001640:	f7ff fdc2 	bl	80011c8 <LL_RCC_ReleaseBackupDomainReset>
    LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 8001644:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001648:	f7ff fd7c 	bl	8001144 <LL_RCC_SetRTCClockSource>
  }
  LL_RCC_EnableRTC();
 800164c:	f7ff fd9c 	bl	8001188 <LL_RCC_EnableRTC>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 8001650:	f44f 1160 	mov.w	r1, #3670016	; 0x380000
 8001654:	2000      	movs	r0, #0
 8001656:	f7ff fdeb 	bl	8001230 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800165a:	f7ff fdc5 	bl	80011e8 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800165e:	bf00      	nop
 8001660:	f7ff fdd2 	bl	8001208 <LL_RCC_PLL_IsReady>
 8001664:	4603      	mov	r3, r0
 8001666:	2b01      	cmp	r3, #1
 8001668:	d1fa      	bne.n	8001660 <SystemClock_Config+0x70>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800166a:	2000      	movs	r0, #0
 800166c:	f7ff fd02 	bl	8001074 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001670:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001674:	f7ff fd12 	bl	800109c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_16);
 8001678:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 800167c:	f7ff fd22 	bl	80010c4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001680:	2002      	movs	r0, #2
 8001682:	f7ff fcd5 	bl	8001030 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001686:	bf00      	nop
 8001688:	f7ff fce6 	bl	8001058 <LL_RCC_GetSysClkSource>
 800168c:	4603      	mov	r3, r0
 800168e:	2b08      	cmp	r3, #8
 8001690:	d1fa      	bne.n	8001688 <SystemClock_Config+0x98>
  {

  }
  LL_Init1msTick(64000000);
 8001692:	4808      	ldr	r0, [pc, #32]	; (80016b4 <SystemClock_Config+0xc4>)
 8001694:	f003 f8bc 	bl	8004810 <LL_Init1msTick>
  LL_SetSystemCoreClock(64000000);
 8001698:	4806      	ldr	r0, [pc, #24]	; (80016b4 <SystemClock_Config+0xc4>)
 800169a:	f003 f8eb 	bl	8004874 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 800169e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80016a2:	f7ff fd23 	bl	80010ec <LL_RCC_SetI2CClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSRC_PLL_DIV_1);
 80016a6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80016aa:	f7ff fd37 	bl	800111c <LL_RCC_SetADCClockSource>
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	03d09000 	.word	0x03d09000

080016b8 <estado_Anterior>:

/* USER CODE BEGIN 4 */
void estado_Anterior(short btnU, short btnD, short btnL, short btnR, short btnC){
 80016b8:	b490      	push	{r4, r7}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4604      	mov	r4, r0
 80016c0:	4608      	mov	r0, r1
 80016c2:	4611      	mov	r1, r2
 80016c4:	461a      	mov	r2, r3
 80016c6:	4623      	mov	r3, r4
 80016c8:	80fb      	strh	r3, [r7, #6]
 80016ca:	4603      	mov	r3, r0
 80016cc:	80bb      	strh	r3, [r7, #4]
 80016ce:	460b      	mov	r3, r1
 80016d0:	807b      	strh	r3, [r7, #2]
 80016d2:	4613      	mov	r3, r2
 80016d4:	803b      	strh	r3, [r7, #0]
	btnUa = btnU;
 80016d6:	4a0a      	ldr	r2, [pc, #40]	; (8001700 <estado_Anterior+0x48>)
 80016d8:	88fb      	ldrh	r3, [r7, #6]
 80016da:	8013      	strh	r3, [r2, #0]
	btnDa = btnD;
 80016dc:	4a09      	ldr	r2, [pc, #36]	; (8001704 <estado_Anterior+0x4c>)
 80016de:	88bb      	ldrh	r3, [r7, #4]
 80016e0:	8013      	strh	r3, [r2, #0]
	btnLa = btnL;
 80016e2:	4a09      	ldr	r2, [pc, #36]	; (8001708 <estado_Anterior+0x50>)
 80016e4:	887b      	ldrh	r3, [r7, #2]
 80016e6:	8013      	strh	r3, [r2, #0]
	btnRa = btnR;
 80016e8:	4a08      	ldr	r2, [pc, #32]	; (800170c <estado_Anterior+0x54>)
 80016ea:	883b      	ldrh	r3, [r7, #0]
 80016ec:	8013      	strh	r3, [r2, #0]
	btnCa = btnC;
 80016ee:	4a08      	ldr	r2, [pc, #32]	; (8001710 <estado_Anterior+0x58>)
 80016f0:	8a3b      	ldrh	r3, [r7, #16]
 80016f2:	8013      	strh	r3, [r2, #0]
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc90      	pop	{r4, r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	2000072c 	.word	0x2000072c
 8001704:	20000728 	.word	0x20000728
 8001708:	2000072a 	.word	0x2000072a
 800170c:	20000724 	.word	0x20000724
 8001710:	20000730 	.word	0x20000730

08001714 <EDO_0>:

// Funciones por estado
void EDO_0(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b085      	sub	sp, #20
 8001718:	af02      	add	r7, sp, #8
 800171a:	4604      	mov	r4, r0
 800171c:	4608      	mov	r0, r1
 800171e:	4611      	mov	r1, r2
 8001720:	461a      	mov	r2, r3
 8001722:	4623      	mov	r3, r4
 8001724:	80fb      	strh	r3, [r7, #6]
 8001726:	4603      	mov	r3, r0
 8001728:	80bb      	strh	r3, [r7, #4]
 800172a:	460b      	mov	r3, r1
 800172c:	807b      	strh	r3, [r7, #2]
 800172e:	4613      	mov	r3, r2
 8001730:	803b      	strh	r3, [r7, #0]
	// Configuracion de reloj
	if(first == 0){
 8001732:	4b65      	ldr	r3, [pc, #404]	; (80018c8 <EDO_0+0x1b4>)
 8001734:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d116      	bne.n	800176a <EDO_0+0x56>
		// Mostrado de valores fijos
		HAL_LCD_Write_AsciiString(word[configuracion],24,0);
 800173c:	2200      	movs	r2, #0
 800173e:	2118      	movs	r1, #24
 8001740:	4862      	ldr	r0, [pc, #392]	; (80018cc <EDO_0+0x1b8>)
 8001742:	f003 fa35 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[reloj],48,1);
 8001746:	2201      	movs	r2, #1
 8001748:	2130      	movs	r1, #48	; 0x30
 800174a:	4861      	ldr	r0, [pc, #388]	; (80018d0 <EDO_0+0x1bc>)
 800174c:	f003 fa30 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',60,2);
 8001750:	2202      	movs	r2, #2
 8001752:	213c      	movs	r1, #60	; 0x3c
 8001754:	203a      	movs	r0, #58	; 0x3a
 8001756:	f003 f9c3 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_AsciiString(word[aceptar],36,3);
 800175a:	2203      	movs	r2, #3
 800175c:	2124      	movs	r1, #36	; 0x24
 800175e:	485d      	ldr	r0, [pc, #372]	; (80018d4 <EDO_0+0x1c0>)
 8001760:	f003 fa26 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		first = 1;
 8001764:	4b58      	ldr	r3, [pc, #352]	; (80018c8 <EDO_0+0x1b4>)
 8001766:	2201      	movs	r2, #1
 8001768:	801a      	strh	r2, [r3, #0]
	}
	Horas = HAL_POT_Percentage(POT1_Channel)*23/100;
 800176a:	2000      	movs	r0, #0
 800176c:	f003 faa4 	bl	8004cb8 <HAL_POT_Percentage>
 8001770:	4603      	mov	r3, r0
 8001772:	461a      	mov	r2, r3
 8001774:	4613      	mov	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	4413      	add	r3, r2
 800177a:	00db      	lsls	r3, r3, #3
 800177c:	1a9b      	subs	r3, r3, r2
 800177e:	4a56      	ldr	r2, [pc, #344]	; (80018d8 <EDO_0+0x1c4>)
 8001780:	fb82 1203 	smull	r1, r2, r2, r3
 8001784:	1152      	asrs	r2, r2, #5
 8001786:	17db      	asrs	r3, r3, #31
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b53      	ldr	r3, [pc, #332]	; (80018dc <EDO_0+0x1c8>)
 800178e:	701a      	strb	r2, [r3, #0]
	Minutos = HAL_POT_Percentage(POT2_Channel)*59/100;
 8001790:	2001      	movs	r0, #1
 8001792:	f003 fa91 	bl	8004cb8 <HAL_POT_Percentage>
 8001796:	4603      	mov	r3, r0
 8001798:	461a      	mov	r2, r3
 800179a:	4613      	mov	r3, r2
 800179c:	011b      	lsls	r3, r3, #4
 800179e:	1a9b      	subs	r3, r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	1a9b      	subs	r3, r3, r2
 80017a4:	4a4c      	ldr	r2, [pc, #304]	; (80018d8 <EDO_0+0x1c4>)
 80017a6:	fb82 1203 	smull	r1, r2, r2, r3
 80017aa:	1152      	asrs	r2, r2, #5
 80017ac:	17db      	asrs	r3, r3, #31
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4b4b      	ldr	r3, [pc, #300]	; (80018e0 <EDO_0+0x1cc>)
 80017b4:	701a      	strb	r2, [r3, #0]
	HAL_LCD_Write_Number(&Horas,48,2);
 80017b6:	2202      	movs	r2, #2
 80017b8:	2130      	movs	r1, #48	; 0x30
 80017ba:	4848      	ldr	r0, [pc, #288]	; (80018dc <EDO_0+0x1c8>)
 80017bc:	f003 fa28 	bl	8004c10 <HAL_LCD_Write_Number>
	HAL_LCD_Write_Number(&Minutos,67,2);
 80017c0:	2202      	movs	r2, #2
 80017c2:	2143      	movs	r1, #67	; 0x43
 80017c4:	4846      	ldr	r0, [pc, #280]	; (80018e0 <EDO_0+0x1cc>)
 80017c6:	f003 fa23 	bl	8004c10 <HAL_LCD_Write_Number>
	if(btnC == 1 && btnC != btnCa && inicio == 0){
 80017ca:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d134      	bne.n	800183c <EDO_0+0x128>
 80017d2:	4b44      	ldr	r3, [pc, #272]	; (80018e4 <EDO_0+0x1d0>)
 80017d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d02d      	beq.n	800183c <EDO_0+0x128>
 80017e0:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <EDO_0+0x1d4>)
 80017e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d128      	bne.n	800183c <EDO_0+0x128>
		// Cambio de estado
		EA = E1;
 80017ea:	4b40      	ldr	r3, [pc, #256]	; (80018ec <EDO_0+0x1d8>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
		first = 0;
 80017f0:	4b35      	ldr	r3, [pc, #212]	; (80018c8 <EDO_0+0x1b4>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 80017f6:	f003 f91c 	bl	8004a32 <HAL_LCD_Clear>
		HAL_Set_ActualTime(Horas,Minutos,0);
 80017fa:	4b38      	ldr	r3, [pc, #224]	; (80018dc <EDO_0+0x1c8>)
 80017fc:	7818      	ldrb	r0, [r3, #0]
 80017fe:	4b38      	ldr	r3, [pc, #224]	; (80018e0 <EDO_0+0x1cc>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2200      	movs	r2, #0
 8001804:	4619      	mov	r1, r3
 8001806:	f003 faf7 	bl	8004df8 <HAL_Set_ActualTime>
		IntervaloAH1 = Horas;
 800180a:	4b34      	ldr	r3, [pc, #208]	; (80018dc <EDO_0+0x1c8>)
 800180c:	781a      	ldrb	r2, [r3, #0]
 800180e:	4b38      	ldr	r3, [pc, #224]	; (80018f0 <EDO_0+0x1dc>)
 8001810:	701a      	strb	r2, [r3, #0]
		IntervaloAH2 = Horas;
 8001812:	4b32      	ldr	r3, [pc, #200]	; (80018dc <EDO_0+0x1c8>)
 8001814:	781a      	ldrb	r2, [r3, #0]
 8001816:	4b37      	ldr	r3, [pc, #220]	; (80018f4 <EDO_0+0x1e0>)
 8001818:	701a      	strb	r2, [r3, #0]
		IntervaloAH3 = Horas;
 800181a:	4b30      	ldr	r3, [pc, #192]	; (80018dc <EDO_0+0x1c8>)
 800181c:	781a      	ldrb	r2, [r3, #0]
 800181e:	4b36      	ldr	r3, [pc, #216]	; (80018f8 <EDO_0+0x1e4>)
 8001820:	701a      	strb	r2, [r3, #0]
		IntervaloAM1 = Minutos;
 8001822:	4b2f      	ldr	r3, [pc, #188]	; (80018e0 <EDO_0+0x1cc>)
 8001824:	781a      	ldrb	r2, [r3, #0]
 8001826:	4b35      	ldr	r3, [pc, #212]	; (80018fc <EDO_0+0x1e8>)
 8001828:	701a      	strb	r2, [r3, #0]
		IntervaloAM2 = Minutos;
 800182a:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <EDO_0+0x1cc>)
 800182c:	781a      	ldrb	r2, [r3, #0]
 800182e:	4b34      	ldr	r3, [pc, #208]	; (8001900 <EDO_0+0x1ec>)
 8001830:	701a      	strb	r2, [r3, #0]
		IntervaloAM3 = Minutos;
 8001832:	4b2b      	ldr	r3, [pc, #172]	; (80018e0 <EDO_0+0x1cc>)
 8001834:	781a      	ldrb	r2, [r3, #0]
 8001836:	4b33      	ldr	r3, [pc, #204]	; (8001904 <EDO_0+0x1f0>)
 8001838:	701a      	strb	r2, [r3, #0]
 800183a:	e032      	b.n	80018a2 <EDO_0+0x18e>
	}
	else if(btnC == 1 && btnC != btnCa){
 800183c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d12e      	bne.n	80018a2 <EDO_0+0x18e>
 8001844:	4b27      	ldr	r3, [pc, #156]	; (80018e4 <EDO_0+0x1d0>)
 8001846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800184a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800184e:	429a      	cmp	r2, r3
 8001850:	d027      	beq.n	80018a2 <EDO_0+0x18e>
		// Cambio de estado
		EA = E3;
 8001852:	4b26      	ldr	r3, [pc, #152]	; (80018ec <EDO_0+0x1d8>)
 8001854:	2203      	movs	r2, #3
 8001856:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001858:	4b1b      	ldr	r3, [pc, #108]	; (80018c8 <EDO_0+0x1b4>)
 800185a:	2200      	movs	r2, #0
 800185c:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 800185e:	f003 f8e8 	bl	8004a32 <HAL_LCD_Clear>
		HAL_Set_ActualTime(Horas,Minutos,0);
 8001862:	4b1e      	ldr	r3, [pc, #120]	; (80018dc <EDO_0+0x1c8>)
 8001864:	7818      	ldrb	r0, [r3, #0]
 8001866:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <EDO_0+0x1cc>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2200      	movs	r2, #0
 800186c:	4619      	mov	r1, r3
 800186e:	f003 fac3 	bl	8004df8 <HAL_Set_ActualTime>
		IntervaloAH1 = Horas;
 8001872:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <EDO_0+0x1c8>)
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	4b1e      	ldr	r3, [pc, #120]	; (80018f0 <EDO_0+0x1dc>)
 8001878:	701a      	strb	r2, [r3, #0]
		IntervaloAH2 = Horas;
 800187a:	4b18      	ldr	r3, [pc, #96]	; (80018dc <EDO_0+0x1c8>)
 800187c:	781a      	ldrb	r2, [r3, #0]
 800187e:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <EDO_0+0x1e0>)
 8001880:	701a      	strb	r2, [r3, #0]
		IntervaloAH3 = Horas;
 8001882:	4b16      	ldr	r3, [pc, #88]	; (80018dc <EDO_0+0x1c8>)
 8001884:	781a      	ldrb	r2, [r3, #0]
 8001886:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <EDO_0+0x1e4>)
 8001888:	701a      	strb	r2, [r3, #0]
		IntervaloAM1 = Minutos;
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <EDO_0+0x1cc>)
 800188c:	781a      	ldrb	r2, [r3, #0]
 800188e:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <EDO_0+0x1e8>)
 8001890:	701a      	strb	r2, [r3, #0]
		IntervaloAM2 = Minutos;
 8001892:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <EDO_0+0x1cc>)
 8001894:	781a      	ldrb	r2, [r3, #0]
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <EDO_0+0x1ec>)
 8001898:	701a      	strb	r2, [r3, #0]
		IntervaloAM3 = Minutos;
 800189a:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <EDO_0+0x1cc>)
 800189c:	781a      	ldrb	r2, [r3, #0]
 800189e:	4b19      	ldr	r3, [pc, #100]	; (8001904 <EDO_0+0x1f0>)
 80018a0:	701a      	strb	r2, [r3, #0]
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 80018a2:	f9b7 4000 	ldrsh.w	r4, [r7]
 80018a6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80018aa:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80018ae:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80018b2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	4623      	mov	r3, r4
 80018ba:	f7ff fefd 	bl	80016b8 <estado_Anterior>
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd90      	pop	{r4, r7, pc}
 80018c6:	bf00      	nop
 80018c8:	2000071c 	.word	0x2000071c
 80018cc:	20000000 	.word	0x20000000
 80018d0:	20000015 	.word	0x20000015
 80018d4:	2000002a 	.word	0x2000002a
 80018d8:	51eb851f 	.word	0x51eb851f
 80018dc:	2000074a 	.word	0x2000074a
 80018e0:	20000738 	.word	0x20000738
 80018e4:	20000730 	.word	0x20000730
 80018e8:	2000071e 	.word	0x2000071e
 80018ec:	20000718 	.word	0x20000718
 80018f0:	20000744 	.word	0x20000744
 80018f4:	2000074b 	.word	0x2000074b
 80018f8:	2000074c 	.word	0x2000074c
 80018fc:	2000073b 	.word	0x2000073b
 8001900:	20000746 	.word	0x20000746
 8001904:	2000073c 	.word	0x2000073c

08001908 <EDO_1>:

void EDO_1(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	b085      	sub	sp, #20
 800190c:	af02      	add	r7, sp, #8
 800190e:	4604      	mov	r4, r0
 8001910:	4608      	mov	r0, r1
 8001912:	4611      	mov	r1, r2
 8001914:	461a      	mov	r2, r3
 8001916:	4623      	mov	r3, r4
 8001918:	80fb      	strh	r3, [r7, #6]
 800191a:	4603      	mov	r3, r0
 800191c:	80bb      	strh	r3, [r7, #4]
 800191e:	460b      	mov	r3, r1
 8001920:	807b      	strh	r3, [r7, #2]
 8001922:	4613      	mov	r3, r2
 8001924:	803b      	strh	r3, [r7, #0]
	// Configuracion pastillas
	if(first == 0){
 8001926:	4bbc      	ldr	r3, [pc, #752]	; (8001c18 <EDO_1+0x310>)
 8001928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d125      	bne.n	800197c <EDO_1+0x74>
		// Mostrado de valores fijos
		HAL_LCD_Write_AsciiString(word[pastillasABC],18,0);
 8001930:	2200      	movs	r2, #0
 8001932:	2112      	movs	r1, #18
 8001934:	48b9      	ldr	r0, [pc, #740]	; (8001c1c <EDO_1+0x314>)
 8001936:	f003 f93b 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[intervalo],36,1);
 800193a:	2201      	movs	r2, #1
 800193c:	2124      	movs	r1, #36	; 0x24
 800193e:	48b8      	ldr	r0, [pc, #736]	; (8001c20 <EDO_1+0x318>)
 8001940:	f003 f936 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',60,2);
 8001944:	2202      	movs	r2, #2
 8001946:	213c      	movs	r1, #60	; 0x3c
 8001948:	203a      	movs	r0, #58	; 0x3a
 800194a:	f003 f8c9 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_AsciiString(word[aceptar],36,3);
 800194e:	2203      	movs	r2, #3
 8001950:	2124      	movs	r1, #36	; 0x24
 8001952:	48b4      	ldr	r0, [pc, #720]	; (8001c24 <EDO_1+0x31c>)
 8001954:	f003 f92c 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		// > en A la primera vez
		HAL_LCD_Write_ascii('>',72,0);
 8001958:	2200      	movs	r2, #0
 800195a:	2148      	movs	r1, #72	; 0x48
 800195c:	203e      	movs	r0, #62	; 0x3e
 800195e:	f003 f8bf 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(' ',84,0);
 8001962:	2200      	movs	r2, #0
 8001964:	2154      	movs	r1, #84	; 0x54
 8001966:	2020      	movs	r0, #32
 8001968:	f003 f8ba 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(' ',96,0);
 800196c:	2200      	movs	r2, #0
 800196e:	2160      	movs	r1, #96	; 0x60
 8001970:	2020      	movs	r0, #32
 8001972:	f003 f8b5 	bl	8004ae0 <HAL_LCD_Write_ascii>
		first = 1;
 8001976:	4ba8      	ldr	r3, [pc, #672]	; (8001c18 <EDO_1+0x310>)
 8001978:	2201      	movs	r2, #1
 800197a:	801a      	strh	r2, [r3, #0]
	}
	// Obtencion horas y minutos
	Horas = HAL_POT_Percentage(POT1_Channel)*23/100;
 800197c:	2000      	movs	r0, #0
 800197e:	f003 f99b 	bl	8004cb8 <HAL_POT_Percentage>
 8001982:	4603      	mov	r3, r0
 8001984:	461a      	mov	r2, r3
 8001986:	4613      	mov	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	4413      	add	r3, r2
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	1a9b      	subs	r3, r3, r2
 8001990:	4aa5      	ldr	r2, [pc, #660]	; (8001c28 <EDO_1+0x320>)
 8001992:	fb82 1203 	smull	r1, r2, r2, r3
 8001996:	1152      	asrs	r2, r2, #5
 8001998:	17db      	asrs	r3, r3, #31
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	b2da      	uxtb	r2, r3
 800199e:	4ba3      	ldr	r3, [pc, #652]	; (8001c2c <EDO_1+0x324>)
 80019a0:	701a      	strb	r2, [r3, #0]
	Minutos = HAL_POT_Percentage(POT2_Channel)*59/100;
 80019a2:	2001      	movs	r0, #1
 80019a4:	f003 f988 	bl	8004cb8 <HAL_POT_Percentage>
 80019a8:	4603      	mov	r3, r0
 80019aa:	461a      	mov	r2, r3
 80019ac:	4613      	mov	r3, r2
 80019ae:	011b      	lsls	r3, r3, #4
 80019b0:	1a9b      	subs	r3, r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	4a9c      	ldr	r2, [pc, #624]	; (8001c28 <EDO_1+0x320>)
 80019b8:	fb82 1203 	smull	r1, r2, r2, r3
 80019bc:	1152      	asrs	r2, r2, #5
 80019be:	17db      	asrs	r3, r3, #31
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b9a      	ldr	r3, [pc, #616]	; (8001c30 <EDO_1+0x328>)
 80019c6:	701a      	strb	r2, [r3, #0]
	// Mostrado valor seleccionado
	HAL_LCD_Write_Number(&Horas,48,2);
 80019c8:	2202      	movs	r2, #2
 80019ca:	2130      	movs	r1, #48	; 0x30
 80019cc:	4897      	ldr	r0, [pc, #604]	; (8001c2c <EDO_1+0x324>)
 80019ce:	f003 f91f 	bl	8004c10 <HAL_LCD_Write_Number>
	HAL_LCD_Write_Number(&Minutos,67,2);
 80019d2:	2202      	movs	r2, #2
 80019d4:	2143      	movs	r1, #67	; 0x43
 80019d6:	4896      	ldr	r0, [pc, #600]	; (8001c30 <EDO_1+0x328>)
 80019d8:	f003 f91a 	bl	8004c10 <HAL_LCD_Write_Number>

	if(Puntero == 0){
 80019dc:	4b95      	ldr	r3, [pc, #596]	; (8001c34 <EDO_1+0x32c>)
 80019de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d108      	bne.n	80019f8 <EDO_1+0xf0>
		// Si el puntero esta en A carga los valores a A
		IntervaloH1 = Horas;
 80019e6:	4b91      	ldr	r3, [pc, #580]	; (8001c2c <EDO_1+0x324>)
 80019e8:	781a      	ldrb	r2, [r3, #0]
 80019ea:	4b93      	ldr	r3, [pc, #588]	; (8001c38 <EDO_1+0x330>)
 80019ec:	701a      	strb	r2, [r3, #0]
		IntervaloM1 = Minutos;
 80019ee:	4b90      	ldr	r3, [pc, #576]	; (8001c30 <EDO_1+0x328>)
 80019f0:	781a      	ldrb	r2, [r3, #0]
 80019f2:	4b92      	ldr	r3, [pc, #584]	; (8001c3c <EDO_1+0x334>)
 80019f4:	701a      	strb	r2, [r3, #0]
 80019f6:	e01a      	b.n	8001a2e <EDO_1+0x126>
	}
	else if(Puntero == 1){
 80019f8:	4b8e      	ldr	r3, [pc, #568]	; (8001c34 <EDO_1+0x32c>)
 80019fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d108      	bne.n	8001a14 <EDO_1+0x10c>
		// Si el puntero esta en B carga los valores a B
		IntervaloH2 = Horas;
 8001a02:	4b8a      	ldr	r3, [pc, #552]	; (8001c2c <EDO_1+0x324>)
 8001a04:	781a      	ldrb	r2, [r3, #0]
 8001a06:	4b8e      	ldr	r3, [pc, #568]	; (8001c40 <EDO_1+0x338>)
 8001a08:	701a      	strb	r2, [r3, #0]
		IntervaloM2 = Minutos;
 8001a0a:	4b89      	ldr	r3, [pc, #548]	; (8001c30 <EDO_1+0x328>)
 8001a0c:	781a      	ldrb	r2, [r3, #0]
 8001a0e:	4b8d      	ldr	r3, [pc, #564]	; (8001c44 <EDO_1+0x33c>)
 8001a10:	701a      	strb	r2, [r3, #0]
 8001a12:	e00c      	b.n	8001a2e <EDO_1+0x126>
	}
	else if(Puntero == 2){
 8001a14:	4b87      	ldr	r3, [pc, #540]	; (8001c34 <EDO_1+0x32c>)
 8001a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d107      	bne.n	8001a2e <EDO_1+0x126>
		// Si el puntero esta en C carga los valores a C
		IntervaloH3 = Horas;
 8001a1e:	4b83      	ldr	r3, [pc, #524]	; (8001c2c <EDO_1+0x324>)
 8001a20:	781a      	ldrb	r2, [r3, #0]
 8001a22:	4b89      	ldr	r3, [pc, #548]	; (8001c48 <EDO_1+0x340>)
 8001a24:	701a      	strb	r2, [r3, #0]
		IntervaloM3 = Minutos;
 8001a26:	4b82      	ldr	r3, [pc, #520]	; (8001c30 <EDO_1+0x328>)
 8001a28:	781a      	ldrb	r2, [r3, #0]
 8001a2a:	4b88      	ldr	r3, [pc, #544]	; (8001c4c <EDO_1+0x344>)
 8001a2c:	701a      	strb	r2, [r3, #0]
	}
	// Puntero
	if(btnL == 1 && btnL != btnLa && btnR == 0){
 8001a2e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d156      	bne.n	8001ae4 <EDO_1+0x1dc>
 8001a36:	4b86      	ldr	r3, [pc, #536]	; (8001c50 <EDO_1+0x348>)
 8001a38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a3c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d04f      	beq.n	8001ae4 <EDO_1+0x1dc>
 8001a44:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d14b      	bne.n	8001ae4 <EDO_1+0x1dc>
		Puntero -= 1;
 8001a4c:	4b79      	ldr	r3, [pc, #484]	; (8001c34 <EDO_1+0x32c>)
 8001a4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	3b01      	subs	r3, #1
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	b21a      	sxth	r2, r3
 8001a5a:	4b76      	ldr	r3, [pc, #472]	; (8001c34 <EDO_1+0x32c>)
 8001a5c:	801a      	strh	r2, [r3, #0]
		if (Puntero < 0)
 8001a5e:	4b75      	ldr	r3, [pc, #468]	; (8001c34 <EDO_1+0x32c>)
 8001a60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	da02      	bge.n	8001a6e <EDO_1+0x166>
			Puntero = 2;
 8001a68:	4b72      	ldr	r3, [pc, #456]	; (8001c34 <EDO_1+0x32c>)
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	801a      	strh	r2, [r3, #0]
		switch (Puntero){
 8001a6e:	4b71      	ldr	r3, [pc, #452]	; (8001c34 <EDO_1+0x32c>)
 8001a70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d014      	beq.n	8001aa2 <EDO_1+0x19a>
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d022      	beq.n	8001ac2 <EDO_1+0x1ba>
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d000      	beq.n	8001a82 <EDO_1+0x17a>
				HAL_LCD_Write_ascii(' ',72,0);
				HAL_LCD_Write_ascii(' ',84,0);
				HAL_LCD_Write_ascii('>',96,0);
				break;
		}
	}
 8001a80:	e089      	b.n	8001b96 <EDO_1+0x28e>
				HAL_LCD_Write_ascii('>',72,0);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2148      	movs	r1, #72	; 0x48
 8001a86:	203e      	movs	r0, #62	; 0x3e
 8001a88:	f003 f82a 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2154      	movs	r1, #84	; 0x54
 8001a90:	2020      	movs	r0, #32
 8001a92:	f003 f825 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2160      	movs	r1, #96	; 0x60
 8001a9a:	2020      	movs	r0, #32
 8001a9c:	f003 f820 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001aa0:	e01f      	b.n	8001ae2 <EDO_1+0x1da>
				HAL_LCD_Write_ascii(' ',72,0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2148      	movs	r1, #72	; 0x48
 8001aa6:	2020      	movs	r0, #32
 8001aa8:	f003 f81a 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',84,0);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2154      	movs	r1, #84	; 0x54
 8001ab0:	203e      	movs	r0, #62	; 0x3e
 8001ab2:	f003 f815 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2160      	movs	r1, #96	; 0x60
 8001aba:	2020      	movs	r0, #32
 8001abc:	f003 f810 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001ac0:	e00f      	b.n	8001ae2 <EDO_1+0x1da>
				HAL_LCD_Write_ascii(' ',72,0);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2148      	movs	r1, #72	; 0x48
 8001ac6:	2020      	movs	r0, #32
 8001ac8:	f003 f80a 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2154      	movs	r1, #84	; 0x54
 8001ad0:	2020      	movs	r0, #32
 8001ad2:	f003 f805 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',96,0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2160      	movs	r1, #96	; 0x60
 8001ada:	203e      	movs	r0, #62	; 0x3e
 8001adc:	f003 f800 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001ae0:	bf00      	nop
	}
 8001ae2:	e058      	b.n	8001b96 <EDO_1+0x28e>
	else if(btnR == 1 && btnR != btnRa && btnL == 0){
 8001ae4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d154      	bne.n	8001b96 <EDO_1+0x28e>
 8001aec:	4b59      	ldr	r3, [pc, #356]	; (8001c54 <EDO_1+0x34c>)
 8001aee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af2:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d04d      	beq.n	8001b96 <EDO_1+0x28e>
 8001afa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d149      	bne.n	8001b96 <EDO_1+0x28e>
		Puntero += 1;
 8001b02:	4b4c      	ldr	r3, [pc, #304]	; (8001c34 <EDO_1+0x32c>)
 8001b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	b21a      	sxth	r2, r3
 8001b10:	4b48      	ldr	r3, [pc, #288]	; (8001c34 <EDO_1+0x32c>)
 8001b12:	801a      	strh	r2, [r3, #0]
		if (Puntero > 2)
 8001b14:	4b47      	ldr	r3, [pc, #284]	; (8001c34 <EDO_1+0x32c>)
 8001b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	dd02      	ble.n	8001b24 <EDO_1+0x21c>
			Puntero = 0;
 8001b1e:	4b45      	ldr	r3, [pc, #276]	; (8001c34 <EDO_1+0x32c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	801a      	strh	r2, [r3, #0]
		switch (Puntero){
 8001b24:	4b43      	ldr	r3, [pc, #268]	; (8001c34 <EDO_1+0x32c>)
 8001b26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d013      	beq.n	8001b56 <EDO_1+0x24e>
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d021      	beq.n	8001b76 <EDO_1+0x26e>
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d12f      	bne.n	8001b96 <EDO_1+0x28e>
			case 0:
				HAL_LCD_Write_ascii('>',72,0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2148      	movs	r1, #72	; 0x48
 8001b3a:	203e      	movs	r0, #62	; 0x3e
 8001b3c:	f002 ffd0 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 8001b40:	2200      	movs	r2, #0
 8001b42:	2154      	movs	r1, #84	; 0x54
 8001b44:	2020      	movs	r0, #32
 8001b46:	f002 ffcb 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2160      	movs	r1, #96	; 0x60
 8001b4e:	2020      	movs	r0, #32
 8001b50:	f002 ffc6 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001b54:	e01f      	b.n	8001b96 <EDO_1+0x28e>
			case 1:
				HAL_LCD_Write_ascii(' ',72,0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2148      	movs	r1, #72	; 0x48
 8001b5a:	2020      	movs	r0, #32
 8001b5c:	f002 ffc0 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',84,0);
 8001b60:	2200      	movs	r2, #0
 8001b62:	2154      	movs	r1, #84	; 0x54
 8001b64:	203e      	movs	r0, #62	; 0x3e
 8001b66:	f002 ffbb 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',96,0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2160      	movs	r1, #96	; 0x60
 8001b6e:	2020      	movs	r0, #32
 8001b70:	f002 ffb6 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001b74:	e00f      	b.n	8001b96 <EDO_1+0x28e>
			case 2:
				HAL_LCD_Write_ascii(' ',72,0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2148      	movs	r1, #72	; 0x48
 8001b7a:	2020      	movs	r0, #32
 8001b7c:	f002 ffb0 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',84,0);
 8001b80:	2200      	movs	r2, #0
 8001b82:	2154      	movs	r1, #84	; 0x54
 8001b84:	2020      	movs	r0, #32
 8001b86:	f002 ffab 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',96,0);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2160      	movs	r1, #96	; 0x60
 8001b8e:	203e      	movs	r0, #62	; 0x3e
 8001b90:	f002 ffa6 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001b94:	bf00      	nop
		}
	}


	// Aceptar
	if(btnC == 1 && btnC != btnCa && inicio == 0){
 8001b96:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d117      	bne.n	8001bce <EDO_1+0x2c6>
 8001b9e:	4b2e      	ldr	r3, [pc, #184]	; (8001c58 <EDO_1+0x350>)
 8001ba0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ba4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d010      	beq.n	8001bce <EDO_1+0x2c6>
 8001bac:	4b2b      	ldr	r3, [pc, #172]	; (8001c5c <EDO_1+0x354>)
 8001bae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10b      	bne.n	8001bce <EDO_1+0x2c6>
		// Cambio de estado
		EA = E2;
 8001bb6:	4b2a      	ldr	r3, [pc, #168]	; (8001c60 <EDO_1+0x358>)
 8001bb8:	2202      	movs	r2, #2
 8001bba:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001bbc:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <EDO_1+0x310>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	801a      	strh	r2, [r3, #0]
		inicio = 1; //cambio, se setea en 0 cuando entramos a imprimir
 8001bc2:	4b26      	ldr	r3, [pc, #152]	; (8001c5c <EDO_1+0x354>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8001bc8:	f002 ff33 	bl	8004a32 <HAL_LCD_Clear>
 8001bcc:	e012      	b.n	8001bf4 <EDO_1+0x2ec>
	}
	else if(btnC == 1 && btnC != btnCa){
 8001bce:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d10e      	bne.n	8001bf4 <EDO_1+0x2ec>
 8001bd6:	4b20      	ldr	r3, [pc, #128]	; (8001c58 <EDO_1+0x350>)
 8001bd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bdc:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d007      	beq.n	8001bf4 <EDO_1+0x2ec>
		// Cambio de estado
		EA = E3;
 8001be4:	4b1e      	ldr	r3, [pc, #120]	; (8001c60 <EDO_1+0x358>)
 8001be6:	2203      	movs	r2, #3
 8001be8:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001bea:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <EDO_1+0x310>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8001bf0:	f002 ff1f 	bl	8004a32 <HAL_LCD_Clear>
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8001bf4:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001bf8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001bfc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c00:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001c04:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	4623      	mov	r3, r4
 8001c0c:	f7ff fd54 	bl	80016b8 <estado_Anterior>
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd90      	pop	{r4, r7, pc}
 8001c18:	2000071c 	.word	0x2000071c
 8001c1c:	2000003f 	.word	0x2000003f
 8001c20:	20000054 	.word	0x20000054
 8001c24:	2000002a 	.word	0x2000002a
 8001c28:	51eb851f 	.word	0x51eb851f
 8001c2c:	2000074a 	.word	0x2000074a
 8001c30:	20000738 	.word	0x20000738
 8001c34:	2000071a 	.word	0x2000071a
 8001c38:	20000740 	.word	0x20000740
 8001c3c:	2000073f 	.word	0x2000073f
 8001c40:	20000742 	.word	0x20000742
 8001c44:	20000743 	.word	0x20000743
 8001c48:	20000749 	.word	0x20000749
 8001c4c:	2000073d 	.word	0x2000073d
 8001c50:	2000072a 	.word	0x2000072a
 8001c54:	20000724 	.word	0x20000724
 8001c58:	20000730 	.word	0x20000730
 8001c5c:	2000071e 	.word	0x2000071e
 8001c60:	20000718 	.word	0x20000718

08001c64 <EDO_2>:

void EDO_2(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	4604      	mov	r4, r0
 8001c6c:	4608      	mov	r0, r1
 8001c6e:	4611      	mov	r1, r2
 8001c70:	461a      	mov	r2, r3
 8001c72:	4623      	mov	r3, r4
 8001c74:	80fb      	strh	r3, [r7, #6]
 8001c76:	4603      	mov	r3, r0
 8001c78:	80bb      	strh	r3, [r7, #4]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	807b      	strh	r3, [r7, #2]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	803b      	strh	r3, [r7, #0]
	// Pantalla principal
	if(first == 0){
 8001c82:	4b2a      	ldr	r3, [pc, #168]	; (8001d2c <EDO_2+0xc8>)
 8001c84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d11b      	bne.n	8001cc4 <EDO_2+0x60>
		// Mostrado de valores fijos
		HAL_LCD_Write_AsciiString(word[reloj],48,0);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	2130      	movs	r1, #48	; 0x30
 8001c90:	4827      	ldr	r0, [pc, #156]	; (8001d30 <EDO_2+0xcc>)
 8001c92:	f002 ff8d 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',60,1);
 8001c96:	2201      	movs	r2, #1
 8001c98:	213c      	movs	r1, #60	; 0x3c
 8001c9a:	203a      	movs	r0, #58	; 0x3a
 8001c9c:	f002 ff20 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_AsciiString(word[temperatura],30,2);
 8001ca0:	2202      	movs	r2, #2
 8001ca2:	211e      	movs	r1, #30
 8001ca4:	4823      	ldr	r0, [pc, #140]	; (8001d34 <EDO_2+0xd0>)
 8001ca6:	f002 ff83 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(SYMBOL_ASCII_CELSIUS,66,3);
 8001caa:	2203      	movs	r2, #3
 8001cac:	2142      	movs	r1, #66	; 0x42
 8001cae:	20f8      	movs	r0, #248	; 0xf8
 8001cb0:	f002 ff16 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('C',72,3);
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	2148      	movs	r1, #72	; 0x48
 8001cb8:	2043      	movs	r0, #67	; 0x43
 8001cba:	f002 ff11 	bl	8004ae0 <HAL_LCD_Write_ascii>
		first = 1;
 8001cbe:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <EDO_2+0xc8>)
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	801a      	strh	r2, [r3, #0]
	}
	// Obtener tiempo
	// Mostrar tiempo
	HAL_LCD_Write_Number(&Hora,48,1);
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	2130      	movs	r1, #48	; 0x30
 8001cc8:	481b      	ldr	r0, [pc, #108]	; (8001d38 <EDO_2+0xd4>)
 8001cca:	f002 ffa1 	bl	8004c10 <HAL_LCD_Write_Number>
	HAL_LCD_Write_Number(&Minuto,66,1);
 8001cce:	2201      	movs	r2, #1
 8001cd0:	2142      	movs	r1, #66	; 0x42
 8001cd2:	481a      	ldr	r0, [pc, #104]	; (8001d3c <EDO_2+0xd8>)
 8001cd4:	f002 ff9c 	bl	8004c10 <HAL_LCD_Write_Number>
	// Mostrar Temperaura
	HAL_LCD_Write_Number(&Temp,54,3);
 8001cd8:	2203      	movs	r2, #3
 8001cda:	2136      	movs	r1, #54	; 0x36
 8001cdc:	4818      	ldr	r0, [pc, #96]	; (8001d40 <EDO_2+0xdc>)
 8001cde:	f002 ff97 	bl	8004c10 <HAL_LCD_Write_Number>
	if(btnC == 1 && btnC != btnCa){
 8001ce2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d10e      	bne.n	8001d08 <EDO_2+0xa4>
 8001cea:	4b16      	ldr	r3, [pc, #88]	; (8001d44 <EDO_2+0xe0>)
 8001cec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cf0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d007      	beq.n	8001d08 <EDO_2+0xa4>
		// Cambio de estado
		EA = E3;
 8001cf8:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <EDO_2+0xe4>)
 8001cfa:	2203      	movs	r2, #3
 8001cfc:	701a      	strb	r2, [r3, #0]
		first = 0;
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <EDO_2+0xc8>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 8001d04:	f002 fe95 	bl	8004a32 <HAL_LCD_Clear>
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8001d08:	f9b7 4000 	ldrsh.w	r4, [r7]
 8001d0c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001d10:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001d14:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001d18:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	4623      	mov	r3, r4
 8001d20:	f7ff fcca 	bl	80016b8 <estado_Anterior>
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd90      	pop	{r4, r7, pc}
 8001d2c:	2000071c 	.word	0x2000071c
 8001d30:	20000015 	.word	0x20000015
 8001d34:	2000007e 	.word	0x2000007e
 8001d38:	20000747 	.word	0x20000747
 8001d3c:	20000739 	.word	0x20000739
 8001d40:	20000720 	.word	0x20000720
 8001d44:	20000730 	.word	0x20000730
 8001d48:	20000718 	.word	0x20000718

08001d4c <EDO_3>:

void EDO_3(short btnU, short btnD, short btnL, short btnR, short btnC){
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	4604      	mov	r4, r0
 8001d54:	4608      	mov	r0, r1
 8001d56:	4611      	mov	r1, r2
 8001d58:	461a      	mov	r2, r3
 8001d5a:	4623      	mov	r3, r4
 8001d5c:	80fb      	strh	r3, [r7, #6]
 8001d5e:	4603      	mov	r3, r0
 8001d60:	80bb      	strh	r3, [r7, #4]
 8001d62:	460b      	mov	r3, r1
 8001d64:	807b      	strh	r3, [r7, #2]
 8001d66:	4613      	mov	r3, r2
 8001d68:	803b      	strh	r3, [r7, #0]
	// Menu
	if(first == 0){
 8001d6a:	4bcf      	ldr	r3, [pc, #828]	; (80020a8 <EDO_3+0x35c>)
 8001d6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d12d      	bne.n	8001dd0 <EDO_3+0x84>
			// Mostrado de valores fijos
			HAL_LCD_Write_AsciiString(word[ajustarReloj],24,0);
 8001d74:	2200      	movs	r2, #0
 8001d76:	2118      	movs	r1, #24
 8001d78:	48cc      	ldr	r0, [pc, #816]	; (80020ac <EDO_3+0x360>)
 8001d7a:	f002 ff19 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[ajustarPastilla],12,1);
 8001d7e:	2201      	movs	r2, #1
 8001d80:	210c      	movs	r1, #12
 8001d82:	48cb      	ldr	r0, [pc, #812]	; (80020b0 <EDO_3+0x364>)
 8001d84:	f002 ff14 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[HoraYtemperatura],13,2);
 8001d88:	2202      	movs	r2, #2
 8001d8a:	210d      	movs	r1, #13
 8001d8c:	48c9      	ldr	r0, [pc, #804]	; (80020b4 <EDO_3+0x368>)
 8001d8e:	f002 ff0f 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[intervalosPastilla],6,3);
 8001d92:	2203      	movs	r2, #3
 8001d94:	2106      	movs	r1, #6
 8001d96:	48c8      	ldr	r0, [pc, #800]	; (80020b8 <EDO_3+0x36c>)
 8001d98:	f002 ff0a 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			// > en A la primera vez
			HAL_LCD_Write_ascii('>',18,0);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2112      	movs	r1, #18
 8001da0:	203e      	movs	r0, #62	; 0x3e
 8001da2:	f002 fe9d 	bl	8004ae0 <HAL_LCD_Write_ascii>
			HAL_LCD_Write_ascii(' ',6,1);
 8001da6:	2201      	movs	r2, #1
 8001da8:	2106      	movs	r1, #6
 8001daa:	2020      	movs	r0, #32
 8001dac:	f002 fe98 	bl	8004ae0 <HAL_LCD_Write_ascii>
			HAL_LCD_Write_ascii(' ',6,2);
 8001db0:	2202      	movs	r2, #2
 8001db2:	2106      	movs	r1, #6
 8001db4:	2020      	movs	r0, #32
 8001db6:	f002 fe93 	bl	8004ae0 <HAL_LCD_Write_ascii>
			HAL_LCD_Write_ascii(' ',0,3);
 8001dba:	2203      	movs	r2, #3
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2020      	movs	r0, #32
 8001dc0:	f002 fe8e 	bl	8004ae0 <HAL_LCD_Write_ascii>
			first = 1;
 8001dc4:	4bb8      	ldr	r3, [pc, #736]	; (80020a8 <EDO_3+0x35c>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	801a      	strh	r2, [r3, #0]
			Puntero=0;
 8001dca:	4bbc      	ldr	r3, [pc, #752]	; (80020bc <EDO_3+0x370>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	801a      	strh	r2, [r3, #0]
		}

	if(Puntero == 0 && btnC == 1 && btnC != btnCa){
 8001dd0:	4bba      	ldr	r3, [pc, #744]	; (80020bc <EDO_3+0x370>)
 8001dd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d113      	bne.n	8001e02 <EDO_3+0xb6>
 8001dda:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d10f      	bne.n	8001e02 <EDO_3+0xb6>
 8001de2:	4bb7      	ldr	r3, [pc, #732]	; (80020c0 <EDO_3+0x374>)
 8001de4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d008      	beq.n	8001e02 <EDO_3+0xb6>
		//Si puntero es igual a 0 y el boton central es presionado, ira a ajustar reloj
		EA=E0;
 8001df0:	4bb4      	ldr	r3, [pc, #720]	; (80020c4 <EDO_3+0x378>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001df6:	f002 fe1c 	bl	8004a32 <HAL_LCD_Clear>
		first=0;
 8001dfa:	4bab      	ldr	r3, [pc, #684]	; (80020a8 <EDO_3+0x35c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	801a      	strh	r2, [r3, #0]
 8001e00:	e049      	b.n	8001e96 <EDO_3+0x14a>
	}
	else if(Puntero == 1 && btnC == 1 && btnC != btnCa){
 8001e02:	4bae      	ldr	r3, [pc, #696]	; (80020bc <EDO_3+0x370>)
 8001e04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d113      	bne.n	8001e34 <EDO_3+0xe8>
 8001e0c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d10f      	bne.n	8001e34 <EDO_3+0xe8>
 8001e14:	4baa      	ldr	r3, [pc, #680]	; (80020c0 <EDO_3+0x374>)
 8001e16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e1a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d008      	beq.n	8001e34 <EDO_3+0xe8>
		//Si puntero es igual a 1 y el boton central es presionado, ira a ajustar intervalos pastilla
		EA=E1;
 8001e22:	4ba8      	ldr	r3, [pc, #672]	; (80020c4 <EDO_3+0x378>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001e28:	f002 fe03 	bl	8004a32 <HAL_LCD_Clear>
		first=0;
 8001e2c:	4b9e      	ldr	r3, [pc, #632]	; (80020a8 <EDO_3+0x35c>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	801a      	strh	r2, [r3, #0]
 8001e32:	e030      	b.n	8001e96 <EDO_3+0x14a>
	}
	else if(Puntero == 2 && btnC == 1 && btnC != btnCa){
 8001e34:	4ba1      	ldr	r3, [pc, #644]	; (80020bc <EDO_3+0x370>)
 8001e36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d113      	bne.n	8001e66 <EDO_3+0x11a>
 8001e3e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d10f      	bne.n	8001e66 <EDO_3+0x11a>
 8001e46:	4b9e      	ldr	r3, [pc, #632]	; (80020c0 <EDO_3+0x374>)
 8001e48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d008      	beq.n	8001e66 <EDO_3+0x11a>
		//Si puntero es igual a 2 y el boton central es presionado, ira a mostrar hora actual y temp
		EA=E2;
 8001e54:	4b9b      	ldr	r3, [pc, #620]	; (80020c4 <EDO_3+0x378>)
 8001e56:	2202      	movs	r2, #2
 8001e58:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001e5a:	f002 fdea 	bl	8004a32 <HAL_LCD_Clear>
		first=0;
 8001e5e:	4b92      	ldr	r3, [pc, #584]	; (80020a8 <EDO_3+0x35c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	801a      	strh	r2, [r3, #0]
 8001e64:	e017      	b.n	8001e96 <EDO_3+0x14a>
	}
	else if(Puntero == 3 && btnC == 1 && btnC != btnCa){
 8001e66:	4b95      	ldr	r3, [pc, #596]	; (80020bc <EDO_3+0x370>)
 8001e68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e6c:	2b03      	cmp	r3, #3
 8001e6e:	d112      	bne.n	8001e96 <EDO_3+0x14a>
 8001e70:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d10e      	bne.n	8001e96 <EDO_3+0x14a>
 8001e78:	4b91      	ldr	r3, [pc, #580]	; (80020c0 <EDO_3+0x374>)
 8001e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e7e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d007      	beq.n	8001e96 <EDO_3+0x14a>
		//Si puntero es igual a 3 y el boton central es presionado, ira a mostrar los intervalos configurados
		EA=E7;
 8001e86:	4b8f      	ldr	r3, [pc, #572]	; (80020c4 <EDO_3+0x378>)
 8001e88:	2207      	movs	r2, #7
 8001e8a:	701a      	strb	r2, [r3, #0]
		HAL_LCD_Clear();
 8001e8c:	f002 fdd1 	bl	8004a32 <HAL_LCD_Clear>
		first=0;
 8001e90:	4b85      	ldr	r3, [pc, #532]	; (80020a8 <EDO_3+0x35c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	801a      	strh	r2, [r3, #0]
		}
	// Puntero
	if(btnD == 1 && btnD != btnDa && btnU == 0){
 8001e96:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	f040 8091 	bne.w	8001fc2 <EDO_3+0x276>
 8001ea0:	4b89      	ldr	r3, [pc, #548]	; (80020c8 <EDO_3+0x37c>)
 8001ea2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ea6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	f000 8089 	beq.w	8001fc2 <EDO_3+0x276>
 8001eb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f040 8084 	bne.w	8001fc2 <EDO_3+0x276>
		Puntero += 1;
 8001eba:	4b80      	ldr	r3, [pc, #512]	; (80020bc <EDO_3+0x370>)
 8001ebc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	b21a      	sxth	r2, r3
 8001ec8:	4b7c      	ldr	r3, [pc, #496]	; (80020bc <EDO_3+0x370>)
 8001eca:	801a      	strh	r2, [r3, #0]
		if (Puntero > 3)
 8001ecc:	4b7b      	ldr	r3, [pc, #492]	; (80020bc <EDO_3+0x370>)
 8001ece:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	dd02      	ble.n	8001edc <EDO_3+0x190>
			Puntero = 0;
 8001ed6:	4b79      	ldr	r3, [pc, #484]	; (80020bc <EDO_3+0x370>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	801a      	strh	r2, [r3, #0]
		switch (Puntero){
 8001edc:	4b77      	ldr	r3, [pc, #476]	; (80020bc <EDO_3+0x370>)
 8001ede:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	f200 8109 	bhi.w	80020fa <EDO_3+0x3ae>
 8001ee8:	a201      	add	r2, pc, #4	; (adr r2, 8001ef0 <EDO_3+0x1a4>)
 8001eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eee:	bf00      	nop
 8001ef0:	08001f01 	.word	0x08001f01
 8001ef4:	08001f31 	.word	0x08001f31
 8001ef8:	08001f61 	.word	0x08001f61
 8001efc:	08001f91 	.word	0x08001f91
			case 0:
				LL_mDelay(1);
 8001f00:	2001      	movs	r0, #1
 8001f02:	f002 fc93 	bl	800482c <LL_mDelay>
				HAL_LCD_Write_ascii('>',18,0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2112      	movs	r1, #18
 8001f0a:	203e      	movs	r0, #62	; 0x3e
 8001f0c:	f002 fde8 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,1);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2106      	movs	r1, #6
 8001f14:	2020      	movs	r0, #32
 8001f16:	f002 fde3 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,2);
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	2106      	movs	r1, #6
 8001f1e:	2020      	movs	r0, #32
 8001f20:	f002 fdde 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',0,3);
 8001f24:	2203      	movs	r2, #3
 8001f26:	2100      	movs	r1, #0
 8001f28:	2020      	movs	r0, #32
 8001f2a:	f002 fdd9 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001f2e:	e047      	b.n	8001fc0 <EDO_3+0x274>
			case 1:
				LL_mDelay(1);
 8001f30:	2001      	movs	r0, #1
 8001f32:	f002 fc7b 	bl	800482c <LL_mDelay>
				HAL_LCD_Write_ascii(' ',18,0);
 8001f36:	2200      	movs	r2, #0
 8001f38:	2112      	movs	r1, #18
 8001f3a:	2020      	movs	r0, #32
 8001f3c:	f002 fdd0 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',6,1);
 8001f40:	2201      	movs	r2, #1
 8001f42:	2106      	movs	r1, #6
 8001f44:	203e      	movs	r0, #62	; 0x3e
 8001f46:	f002 fdcb 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,2);
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	2106      	movs	r1, #6
 8001f4e:	2020      	movs	r0, #32
 8001f50:	f002 fdc6 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',0,3);
 8001f54:	2203      	movs	r2, #3
 8001f56:	2100      	movs	r1, #0
 8001f58:	2020      	movs	r0, #32
 8001f5a:	f002 fdc1 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001f5e:	e02f      	b.n	8001fc0 <EDO_3+0x274>
			case 2:
				LL_mDelay(1);
 8001f60:	2001      	movs	r0, #1
 8001f62:	f002 fc63 	bl	800482c <LL_mDelay>
				HAL_LCD_Write_ascii(' ',18,0);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2112      	movs	r1, #18
 8001f6a:	2020      	movs	r0, #32
 8001f6c:	f002 fdb8 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,1);
 8001f70:	2201      	movs	r2, #1
 8001f72:	2106      	movs	r1, #6
 8001f74:	2020      	movs	r0, #32
 8001f76:	f002 fdb3 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',6,2);
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	2106      	movs	r1, #6
 8001f7e:	203e      	movs	r0, #62	; 0x3e
 8001f80:	f002 fdae 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',0,3);
 8001f84:	2203      	movs	r2, #3
 8001f86:	2100      	movs	r1, #0
 8001f88:	2020      	movs	r0, #32
 8001f8a:	f002 fda9 	bl	8004ae0 <HAL_LCD_Write_ascii>
				break;
 8001f8e:	e017      	b.n	8001fc0 <EDO_3+0x274>
			case 3:
				LL_mDelay(1);
 8001f90:	2001      	movs	r0, #1
 8001f92:	f002 fc4b 	bl	800482c <LL_mDelay>
				HAL_LCD_Write_ascii(' ',18,0);
 8001f96:	2200      	movs	r2, #0
 8001f98:	2112      	movs	r1, #18
 8001f9a:	2020      	movs	r0, #32
 8001f9c:	f002 fda0 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,1);
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	2106      	movs	r1, #6
 8001fa4:	2020      	movs	r0, #32
 8001fa6:	f002 fd9b 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii(' ',6,2);
 8001faa:	2202      	movs	r2, #2
 8001fac:	2106      	movs	r1, #6
 8001fae:	2020      	movs	r0, #32
 8001fb0:	f002 fd96 	bl	8004ae0 <HAL_LCD_Write_ascii>
				HAL_LCD_Write_ascii('>',0,3);
 8001fb4:	2203      	movs	r2, #3
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	203e      	movs	r0, #62	; 0x3e
 8001fba:	f002 fd91 	bl	8004ae0 <HAL_LCD_Write_ascii>
							break;
 8001fbe:	bf00      	nop
		}
	}
 8001fc0:	e09b      	b.n	80020fa <EDO_3+0x3ae>
	else if(btnU == 1 && btnU != btnUa && btnD == 0){
 8001fc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	f040 8098 	bne.w	80020fc <EDO_3+0x3b0>
 8001fcc:	4b3f      	ldr	r3, [pc, #252]	; (80020cc <EDO_3+0x380>)
 8001fce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fd2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	f000 8090 	beq.w	80020fc <EDO_3+0x3b0>
 8001fdc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f040 808b 	bne.w	80020fc <EDO_3+0x3b0>
			Puntero -= 1;
 8001fe6:	4b35      	ldr	r3, [pc, #212]	; (80020bc <EDO_3+0x370>)
 8001fe8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	b21a      	sxth	r2, r3
 8001ff4:	4b31      	ldr	r3, [pc, #196]	; (80020bc <EDO_3+0x370>)
 8001ff6:	801a      	strh	r2, [r3, #0]
			if (Puntero < 0)
 8001ff8:	4b30      	ldr	r3, [pc, #192]	; (80020bc <EDO_3+0x370>)
 8001ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	da02      	bge.n	8002008 <EDO_3+0x2bc>
				Puntero = 3;
 8002002:	4b2e      	ldr	r3, [pc, #184]	; (80020bc <EDO_3+0x370>)
 8002004:	2203      	movs	r2, #3
 8002006:	801a      	strh	r2, [r3, #0]
			switch (Puntero){
 8002008:	4b2c      	ldr	r3, [pc, #176]	; (80020bc <EDO_3+0x370>)
 800200a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800200e:	2b03      	cmp	r3, #3
 8002010:	d874      	bhi.n	80020fc <EDO_3+0x3b0>
 8002012:	a201      	add	r2, pc, #4	; (adr r2, 8002018 <EDO_3+0x2cc>)
 8002014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002018:	08002029 	.word	0x08002029
 800201c:	08002053 	.word	0x08002053
 8002020:	0800207d 	.word	0x0800207d
 8002024:	080020d1 	.word	0x080020d1
				case 0:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii('>',18,0);
 8002028:	2200      	movs	r2, #0
 800202a:	2112      	movs	r1, #18
 800202c:	203e      	movs	r0, #62	; 0x3e
 800202e:	f002 fd57 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,1);
 8002032:	2201      	movs	r2, #1
 8002034:	2106      	movs	r1, #6
 8002036:	2020      	movs	r0, #32
 8002038:	f002 fd52 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,2);
 800203c:	2202      	movs	r2, #2
 800203e:	2106      	movs	r1, #6
 8002040:	2020      	movs	r0, #32
 8002042:	f002 fd4d 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',0,3);
 8002046:	2203      	movs	r2, #3
 8002048:	2100      	movs	r1, #0
 800204a:	2020      	movs	r0, #32
 800204c:	f002 fd48 	bl	8004ae0 <HAL_LCD_Write_ascii>
					break;
 8002050:	e054      	b.n	80020fc <EDO_3+0x3b0>
				case 1:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii(' ',18,0);
 8002052:	2200      	movs	r2, #0
 8002054:	2112      	movs	r1, #18
 8002056:	2020      	movs	r0, #32
 8002058:	f002 fd42 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii('>',6,1);
 800205c:	2201      	movs	r2, #1
 800205e:	2106      	movs	r1, #6
 8002060:	203e      	movs	r0, #62	; 0x3e
 8002062:	f002 fd3d 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,2);
 8002066:	2202      	movs	r2, #2
 8002068:	2106      	movs	r1, #6
 800206a:	2020      	movs	r0, #32
 800206c:	f002 fd38 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',0,3);
 8002070:	2203      	movs	r2, #3
 8002072:	2100      	movs	r1, #0
 8002074:	2020      	movs	r0, #32
 8002076:	f002 fd33 	bl	8004ae0 <HAL_LCD_Write_ascii>
					break;
 800207a:	e03f      	b.n	80020fc <EDO_3+0x3b0>
				case 2:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii(' ',18,0);
 800207c:	2200      	movs	r2, #0
 800207e:	2112      	movs	r1, #18
 8002080:	2020      	movs	r0, #32
 8002082:	f002 fd2d 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,1);
 8002086:	2201      	movs	r2, #1
 8002088:	2106      	movs	r1, #6
 800208a:	2020      	movs	r0, #32
 800208c:	f002 fd28 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii('>',6,2);
 8002090:	2202      	movs	r2, #2
 8002092:	2106      	movs	r1, #6
 8002094:	203e      	movs	r0, #62	; 0x3e
 8002096:	f002 fd23 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',0,3);
 800209a:	2203      	movs	r2, #3
 800209c:	2100      	movs	r1, #0
 800209e:	2020      	movs	r0, #32
 80020a0:	f002 fd1e 	bl	8004ae0 <HAL_LCD_Write_ascii>
					break;
 80020a4:	e02a      	b.n	80020fc <EDO_3+0x3b0>
 80020a6:	bf00      	nop
 80020a8:	2000071c 	.word	0x2000071c
 80020ac:	20000093 	.word	0x20000093
 80020b0:	200000a8 	.word	0x200000a8
 80020b4:	200000bd 	.word	0x200000bd
 80020b8:	200000d2 	.word	0x200000d2
 80020bc:	2000071a 	.word	0x2000071a
 80020c0:	20000730 	.word	0x20000730
 80020c4:	20000718 	.word	0x20000718
 80020c8:	20000728 	.word	0x20000728
 80020cc:	2000072c 	.word	0x2000072c
				case 3:
					//LL_mDelay(1);
					HAL_LCD_Write_ascii(' ',18,0);
 80020d0:	2200      	movs	r2, #0
 80020d2:	2112      	movs	r1, #18
 80020d4:	2020      	movs	r0, #32
 80020d6:	f002 fd03 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,1);
 80020da:	2201      	movs	r2, #1
 80020dc:	2106      	movs	r1, #6
 80020de:	2020      	movs	r0, #32
 80020e0:	f002 fcfe 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii(' ',6,2);
 80020e4:	2202      	movs	r2, #2
 80020e6:	2106      	movs	r1, #6
 80020e8:	2020      	movs	r0, #32
 80020ea:	f002 fcf9 	bl	8004ae0 <HAL_LCD_Write_ascii>
					HAL_LCD_Write_ascii('>',0,3);
 80020ee:	2203      	movs	r2, #3
 80020f0:	2100      	movs	r1, #0
 80020f2:	203e      	movs	r0, #62	; 0x3e
 80020f4:	f002 fcf4 	bl	8004ae0 <HAL_LCD_Write_ascii>
								break;
 80020f8:	e000      	b.n	80020fc <EDO_3+0x3b0>
	}
 80020fa:	bf00      	nop
		// Cambio de estado

		first = 0;
		HAL_LCD_Clear();
	}*/
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 80020fc:	f9b7 4000 	ldrsh.w	r4, [r7]
 8002100:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002104:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002108:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800210c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	4623      	mov	r3, r4
 8002114:	f7ff fad0 	bl	80016b8 <estado_Anterior>
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bd90      	pop	{r4, r7, pc}

08002120 <EDO_4>:

void EDO_4(short btnU, short btnD, short btnL, short btnR, short btnC){
 8002120:	b590      	push	{r4, r7, lr}
 8002122:	b085      	sub	sp, #20
 8002124:	af02      	add	r7, sp, #8
 8002126:	4604      	mov	r4, r0
 8002128:	4608      	mov	r0, r1
 800212a:	4611      	mov	r1, r2
 800212c:	461a      	mov	r2, r3
 800212e:	4623      	mov	r3, r4
 8002130:	80fb      	strh	r3, [r7, #6]
 8002132:	4603      	mov	r3, r0
 8002134:	80bb      	strh	r3, [r7, #4]
 8002136:	460b      	mov	r3, r1
 8002138:	807b      	strh	r3, [r7, #2]
 800213a:	4613      	mov	r3, r2
 800213c:	803b      	strh	r3, [r7, #0]
	// Alarma Temperatura
	if(first == 0)
 800213e:	4b2b      	ldr	r3, [pc, #172]	; (80021ec <EDO_4+0xcc>)
 8002140:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d122      	bne.n	800218e <EDO_4+0x6e>
		{
			// Mostrado de valores fijos
			HAL_LCD_Clear();
 8002148:	f002 fc73 	bl	8004a32 <HAL_LCD_Clear>
			HAL_LCD_Write_AsciiString(word[alerta],30,0);
 800214c:	2200      	movs	r2, #0
 800214e:	211e      	movs	r1, #30
 8002150:	4827      	ldr	r0, [pc, #156]	; (80021f0 <EDO_4+0xd0>)
 8002152:	f002 fd2d 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[de],72,0);
 8002156:	2200      	movs	r2, #0
 8002158:	2148      	movs	r1, #72	; 0x48
 800215a:	4826      	ldr	r0, [pc, #152]	; (80021f4 <EDO_4+0xd4>)
 800215c:	f002 fd28 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[temperatura],24,1);
 8002160:	2201      	movs	r2, #1
 8002162:	2118      	movs	r1, #24
 8002164:	4824      	ldr	r0, [pc, #144]	; (80021f8 <EDO_4+0xd8>)
 8002166:	f002 fd23 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_AsciiString(word[elevada],36,2);
 800216a:	2202      	movs	r2, #2
 800216c:	2124      	movs	r1, #36	; 0x24
 800216e:	4823      	ldr	r0, [pc, #140]	; (80021fc <EDO_4+0xdc>)
 8002170:	f002 fd1e 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
			HAL_LCD_Write_ascii(SYMBOL_ASCII_CELSIUS,60,3);
 8002174:	2203      	movs	r2, #3
 8002176:	213c      	movs	r1, #60	; 0x3c
 8002178:	20f8      	movs	r0, #248	; 0xf8
 800217a:	f002 fcb1 	bl	8004ae0 <HAL_LCD_Write_ascii>
			HAL_LCD_Write_ascii('C',66,3);
 800217e:	2203      	movs	r2, #3
 8002180:	2142      	movs	r1, #66	; 0x42
 8002182:	2043      	movs	r0, #67	; 0x43
 8002184:	f002 fcac 	bl	8004ae0 <HAL_LCD_Write_ascii>
			first = 1;
 8002188:	4b18      	ldr	r3, [pc, #96]	; (80021ec <EDO_4+0xcc>)
 800218a:	2201      	movs	r2, #1
 800218c:	801a      	strh	r2, [r3, #0]
		}
		if((Minuto-tiempobuzer) > 2)
 800218e:	4b1c      	ldr	r3, [pc, #112]	; (8002200 <EDO_4+0xe0>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <EDO_4+0xe4>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	dd02      	ble.n	80021a4 <EDO_4+0x84>
			HAL_Buzzer_State(Off);
 800219e:	2000      	movs	r0, #0
 80021a0:	f002 fb7e 	bl	80048a0 <HAL_Buzzer_State>
		HAL_LCD_Write_Number(&Temp,48,3);
 80021a4:	2203      	movs	r2, #3
 80021a6:	2130      	movs	r1, #48	; 0x30
 80021a8:	4817      	ldr	r0, [pc, #92]	; (8002208 <EDO_4+0xe8>)
 80021aa:	f002 fd31 	bl	8004c10 <HAL_LCD_Write_Number>
		/*El estado actual se mantendr en el Estado 8 (estado alerta de temperatura elevada) mientras  temp_alert este activa
		 esto debido a que la temperatura no a decendido del valor limite
		*/
		if(!temp_alert)
 80021ae:	4b17      	ldr	r3, [pc, #92]	; (800220c <EDO_4+0xec>)
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d108      	bne.n	80021c8 <EDO_4+0xa8>
		{
			//Si la temperatura deciende del valor limite, el estado regresa a mostrar la pantalla principal
			EA = E2;
 80021b6:	4b16      	ldr	r3, [pc, #88]	; (8002210 <EDO_4+0xf0>)
 80021b8:	2202      	movs	r2, #2
 80021ba:	701a      	strb	r2, [r3, #0]
			first = 0;
 80021bc:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <EDO_4+0xcc>)
 80021be:	2200      	movs	r2, #0
 80021c0:	801a      	strh	r2, [r3, #0]
			HAL_Buzzer_State(Off);
 80021c2:	2000      	movs	r0, #0
 80021c4:	f002 fb6c 	bl	80048a0 <HAL_Buzzer_State>
		}

		estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 80021c8:	f9b7 4000 	ldrsh.w	r4, [r7]
 80021cc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80021d0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80021d4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80021d8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	4623      	mov	r3, r4
 80021e0:	f7ff fa6a 	bl	80016b8 <estado_Anterior>
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd90      	pop	{r4, r7, pc}
 80021ec:	2000071c 	.word	0x2000071c
 80021f0:	2000017a 	.word	0x2000017a
 80021f4:	2000018f 	.word	0x2000018f
 80021f8:	2000007e 	.word	0x2000007e
 80021fc:	200001a4 	.word	0x200001a4
 8002200:	20000739 	.word	0x20000739
 8002204:	20000745 	.word	0x20000745
 8002208:	20000720 	.word	0x20000720
 800220c:	20000721 	.word	0x20000721
 8002210:	20000718 	.word	0x20000718

08002214 <EDO_5>:

void EDO_5(short btnU, short btnD, short btnL, short btnR, short btnC){
 8002214:	b590      	push	{r4, r7, lr}
 8002216:	b085      	sub	sp, #20
 8002218:	af02      	add	r7, sp, #8
 800221a:	4604      	mov	r4, r0
 800221c:	4608      	mov	r0, r1
 800221e:	4611      	mov	r1, r2
 8002220:	461a      	mov	r2, r3
 8002222:	4623      	mov	r3, r4
 8002224:	80fb      	strh	r3, [r7, #6]
 8002226:	4603      	mov	r3, r0
 8002228:	80bb      	strh	r3, [r7, #4]
 800222a:	460b      	mov	r3, r1
 800222c:	807b      	strh	r3, [r7, #2]
 800222e:	4613      	mov	r3, r2
 8002230:	803b      	strh	r3, [r7, #0]
	// Alarma Pastilla
	if(first == 0){
 8002232:	4b8e      	ldr	r3, [pc, #568]	; (800246c <EDO_5+0x258>)
 8002234:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d11d      	bne.n	8002278 <EDO_5+0x64>
		// Mostrado de valores fijos
		HAL_LCD_Clear();
 800223c:	f002 fbf9 	bl	8004a32 <HAL_LCD_Clear>
		HAL_LCD_Write_AsciiString(word[tomePastilla],24,0);
 8002240:	2200      	movs	r2, #0
 8002242:	2118      	movs	r1, #24
 8002244:	488a      	ldr	r0, [pc, #552]	; (8002470 <EDO_5+0x25c>)
 8002246:	f002 fcb3 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[rojo],36,1);
 800224a:	2201      	movs	r2, #1
 800224c:	2124      	movs	r1, #36	; 0x24
 800224e:	4889      	ldr	r0, [pc, #548]	; (8002474 <EDO_5+0x260>)
 8002250:	f002 fcae 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[verde],66,1);
 8002254:	2201      	movs	r2, #1
 8002256:	2142      	movs	r1, #66	; 0x42
 8002258:	4887      	ldr	r0, [pc, #540]	; (8002478 <EDO_5+0x264>)
 800225a:	f002 fca9 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[azul],54,2);
 800225e:	2202      	movs	r2, #2
 8002260:	2136      	movs	r1, #54	; 0x36
 8002262:	4886      	ldr	r0, [pc, #536]	; (800247c <EDO_5+0x268>)
 8002264:	f002 fca4 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[entendido],30,3);
 8002268:	2203      	movs	r2, #3
 800226a:	211e      	movs	r1, #30
 800226c:	4884      	ldr	r0, [pc, #528]	; (8002480 <EDO_5+0x26c>)
 800226e:	f002 fc9f 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		first = 1;
 8002272:	4b7e      	ldr	r3, [pc, #504]	; (800246c <EDO_5+0x258>)
 8002274:	2201      	movs	r2, #1
 8002276:	801a      	strh	r2, [r3, #0]
	}
	if (alarma1==active && alarma2 ==inactive && alarma3 == inactive)
 8002278:	4b82      	ldr	r3, [pc, #520]	; (8002484 <EDO_5+0x270>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d10f      	bne.n	80022a0 <EDO_5+0x8c>
 8002280:	4b81      	ldr	r3, [pc, #516]	; (8002488 <EDO_5+0x274>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10b      	bne.n	80022a0 <EDO_5+0x8c>
 8002288:	4b80      	ldr	r3, [pc, #512]	; (800248c <EDO_5+0x278>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d107      	bne.n	80022a0 <EDO_5+0x8c>
	{
		HAL_LCD_Write_ascii('>',30,1);
 8002290:	2201      	movs	r2, #1
 8002292:	211e      	movs	r1, #30
 8002294:	203e      	movs	r0, #62	; 0x3e
 8002296:	f002 fc23 	bl	8004ae0 <HAL_LCD_Write_ascii>
		rgb_rojo();
 800229a:	f002 fd2d 	bl	8004cf8 <rgb_rojo>
 800229e:	e092      	b.n	80023c6 <EDO_5+0x1b2>
	}
	else if (alarma2==active && alarma1 == inactive && alarma3 == inactive)
 80022a0:	4b79      	ldr	r3, [pc, #484]	; (8002488 <EDO_5+0x274>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d10f      	bne.n	80022c8 <EDO_5+0xb4>
 80022a8:	4b76      	ldr	r3, [pc, #472]	; (8002484 <EDO_5+0x270>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10b      	bne.n	80022c8 <EDO_5+0xb4>
 80022b0:	4b76      	ldr	r3, [pc, #472]	; (800248c <EDO_5+0x278>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d107      	bne.n	80022c8 <EDO_5+0xb4>
	{
		HAL_LCD_Write_ascii('>',60,1);
 80022b8:	2201      	movs	r2, #1
 80022ba:	213c      	movs	r1, #60	; 0x3c
 80022bc:	203e      	movs	r0, #62	; 0x3e
 80022be:	f002 fc0f 	bl	8004ae0 <HAL_LCD_Write_ascii>
		rgb_verde();
 80022c2:	f002 fd26 	bl	8004d12 <rgb_verde>
 80022c6:	e07e      	b.n	80023c6 <EDO_5+0x1b2>
	}
	else  if (alarma3==active && alarma1 ==inactive && alarma2 ==inactive)
 80022c8:	4b70      	ldr	r3, [pc, #448]	; (800248c <EDO_5+0x278>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d10f      	bne.n	80022f0 <EDO_5+0xdc>
 80022d0:	4b6c      	ldr	r3, [pc, #432]	; (8002484 <EDO_5+0x270>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d10b      	bne.n	80022f0 <EDO_5+0xdc>
 80022d8:	4b6b      	ldr	r3, [pc, #428]	; (8002488 <EDO_5+0x274>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d107      	bne.n	80022f0 <EDO_5+0xdc>
	{
		HAL_LCD_Write_ascii('>',48,2);
 80022e0:	2202      	movs	r2, #2
 80022e2:	2130      	movs	r1, #48	; 0x30
 80022e4:	203e      	movs	r0, #62	; 0x3e
 80022e6:	f002 fbfb 	bl	8004ae0 <HAL_LCD_Write_ascii>
		rgb_azul();
 80022ea:	f002 fd1f 	bl	8004d2c <rgb_azul>
 80022ee:	e06a      	b.n	80023c6 <EDO_5+0x1b2>
	}
	else if (alarma1==active && alarma2 == active && alarma3 ==inactive)
 80022f0:	4b64      	ldr	r3, [pc, #400]	; (8002484 <EDO_5+0x270>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d119      	bne.n	800232c <EDO_5+0x118>
 80022f8:	4b63      	ldr	r3, [pc, #396]	; (8002488 <EDO_5+0x274>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d115      	bne.n	800232c <EDO_5+0x118>
 8002300:	4b62      	ldr	r3, [pc, #392]	; (800248c <EDO_5+0x278>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d111      	bne.n	800232c <EDO_5+0x118>
	{
		rgb_amarillo();
 8002308:	f002 fd1d 	bl	8004d46 <rgb_amarillo>
		HAL_LCD_Write_ascii('>',60,1);
 800230c:	2201      	movs	r2, #1
 800230e:	213c      	movs	r1, #60	; 0x3c
 8002310:	203e      	movs	r0, #62	; 0x3e
 8002312:	f002 fbe5 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('>',30,1);
 8002316:	2201      	movs	r2, #1
 8002318:	211e      	movs	r1, #30
 800231a:	203e      	movs	r0, #62	; 0x3e
 800231c:	f002 fbe0 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(' ',48,2);
 8002320:	2202      	movs	r2, #2
 8002322:	2130      	movs	r1, #48	; 0x30
 8002324:	2020      	movs	r0, #32
 8002326:	f002 fbdb 	bl	8004ae0 <HAL_LCD_Write_ascii>
 800232a:	e04c      	b.n	80023c6 <EDO_5+0x1b2>
	}
	else if (alarma1==inactive && alarma2 == active && alarma3 ==active)
 800232c:	4b55      	ldr	r3, [pc, #340]	; (8002484 <EDO_5+0x270>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d119      	bne.n	8002368 <EDO_5+0x154>
 8002334:	4b54      	ldr	r3, [pc, #336]	; (8002488 <EDO_5+0x274>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b01      	cmp	r3, #1
 800233a:	d115      	bne.n	8002368 <EDO_5+0x154>
 800233c:	4b53      	ldr	r3, [pc, #332]	; (800248c <EDO_5+0x278>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d111      	bne.n	8002368 <EDO_5+0x154>
	{
		rgb_celeste();
 8002344:	f002 fd0c 	bl	8004d60 <rgb_celeste>
		HAL_LCD_Write_ascii('>',48,2);
 8002348:	2202      	movs	r2, #2
 800234a:	2130      	movs	r1, #48	; 0x30
 800234c:	203e      	movs	r0, #62	; 0x3e
 800234e:	f002 fbc7 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('>',60,1);
 8002352:	2201      	movs	r2, #1
 8002354:	213c      	movs	r1, #60	; 0x3c
 8002356:	203e      	movs	r0, #62	; 0x3e
 8002358:	f002 fbc2 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(' ',30,1);
 800235c:	2201      	movs	r2, #1
 800235e:	211e      	movs	r1, #30
 8002360:	2020      	movs	r0, #32
 8002362:	f002 fbbd 	bl	8004ae0 <HAL_LCD_Write_ascii>
 8002366:	e02e      	b.n	80023c6 <EDO_5+0x1b2>
	}
	else if (alarma1==active && alarma2 == inactive && alarma3 ==active)
 8002368:	4b46      	ldr	r3, [pc, #280]	; (8002484 <EDO_5+0x270>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d119      	bne.n	80023a4 <EDO_5+0x190>
 8002370:	4b45      	ldr	r3, [pc, #276]	; (8002488 <EDO_5+0x274>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d115      	bne.n	80023a4 <EDO_5+0x190>
 8002378:	4b44      	ldr	r3, [pc, #272]	; (800248c <EDO_5+0x278>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d111      	bne.n	80023a4 <EDO_5+0x190>
	{
		rgb_morado();
 8002380:	f002 fcfb 	bl	8004d7a <rgb_morado>
		HAL_LCD_Write_ascii('>',30,1);
 8002384:	2201      	movs	r2, #1
 8002386:	211e      	movs	r1, #30
 8002388:	203e      	movs	r0, #62	; 0x3e
 800238a:	f002 fba9 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('>',48,2);
 800238e:	2202      	movs	r2, #2
 8002390:	2130      	movs	r1, #48	; 0x30
 8002392:	203e      	movs	r0, #62	; 0x3e
 8002394:	f002 fba4 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(' ',60,1);
 8002398:	2201      	movs	r2, #1
 800239a:	213c      	movs	r1, #60	; 0x3c
 800239c:	2020      	movs	r0, #32
 800239e:	f002 fb9f 	bl	8004ae0 <HAL_LCD_Write_ascii>
 80023a2:	e010      	b.n	80023c6 <EDO_5+0x1b2>
	}
	else
	{
		rgb_blanco();
 80023a4:	f002 fcf6 	bl	8004d94 <rgb_blanco>
		HAL_LCD_Write_ascii('>',30,1);
 80023a8:	2201      	movs	r2, #1
 80023aa:	211e      	movs	r1, #30
 80023ac:	203e      	movs	r0, #62	; 0x3e
 80023ae:	f002 fb97 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('>',48,2);
 80023b2:	2202      	movs	r2, #2
 80023b4:	2130      	movs	r1, #48	; 0x30
 80023b6:	203e      	movs	r0, #62	; 0x3e
 80023b8:	f002 fb92 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii('>',60,1);
 80023bc:	2201      	movs	r2, #1
 80023be:	213c      	movs	r1, #60	; 0x3c
 80023c0:	203e      	movs	r0, #62	; 0x3e
 80023c2:	f002 fb8d 	bl	8004ae0 <HAL_LCD_Write_ascii>
	}

	if((Minuto-tiempobuzer) > 2)
 80023c6:	4b32      	ldr	r3, [pc, #200]	; (8002490 <EDO_5+0x27c>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	461a      	mov	r2, r3
 80023cc:	4b31      	ldr	r3, [pc, #196]	; (8002494 <EDO_5+0x280>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	dd02      	ble.n	80023dc <EDO_5+0x1c8>
		HAL_Buzzer_State(Off);
 80023d6:	2000      	movs	r0, #0
 80023d8:	f002 fa62 	bl	80048a0 <HAL_Buzzer_State>

	if(btnC == 1 && btnC != btnCa){
 80023dc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d130      	bne.n	8002446 <EDO_5+0x232>
 80023e4:	4b2c      	ldr	r3, [pc, #176]	; (8002498 <EDO_5+0x284>)
 80023e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ea:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d029      	beq.n	8002446 <EDO_5+0x232>
		// Cambio de estado
		EA = E3;
 80023f2:	4b2a      	ldr	r3, [pc, #168]	; (800249c <EDO_5+0x288>)
 80023f4:	2203      	movs	r2, #3
 80023f6:	701a      	strb	r2, [r3, #0]
		first = 0;
 80023f8:	4b1c      	ldr	r3, [pc, #112]	; (800246c <EDO_5+0x258>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	801a      	strh	r2, [r3, #0]
		inicio2 = 0;
 80023fe:	4b28      	ldr	r3, [pc, #160]	; (80024a0 <EDO_5+0x28c>)
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
		rgb_apagado();
 8002404:	f002 fcd3 	bl	8004dae <rgb_apagado>
		HAL_LCD_Clear();
 8002408:	f002 fb13 	bl	8004a32 <HAL_LCD_Clear>
		HAL_Buzzer_State(Off);
 800240c:	2000      	movs	r0, #0
 800240e:	f002 fa47 	bl	80048a0 <HAL_Buzzer_State>
		HAL_Get_ActualTime(&Hora,&Minuto,&Segundo);
 8002412:	4a24      	ldr	r2, [pc, #144]	; (80024a4 <EDO_5+0x290>)
 8002414:	491e      	ldr	r1, [pc, #120]	; (8002490 <EDO_5+0x27c>)
 8002416:	4824      	ldr	r0, [pc, #144]	; (80024a8 <EDO_5+0x294>)
 8002418:	f002 fcdc 	bl	8004dd4 <HAL_Get_ActualTime>
		if(alarma1==active)
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <EDO_5+0x270>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d102      	bne.n	800242a <EDO_5+0x216>
			alarma1=inactive;
 8002424:	4b17      	ldr	r3, [pc, #92]	; (8002484 <EDO_5+0x270>)
 8002426:	2200      	movs	r2, #0
 8002428:	701a      	strb	r2, [r3, #0]
		if(alarma2==active)
 800242a:	4b17      	ldr	r3, [pc, #92]	; (8002488 <EDO_5+0x274>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d102      	bne.n	8002438 <EDO_5+0x224>
			alarma2=inactive;
 8002432:	4b15      	ldr	r3, [pc, #84]	; (8002488 <EDO_5+0x274>)
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
		if(alarma3==active)
 8002438:	4b14      	ldr	r3, [pc, #80]	; (800248c <EDO_5+0x278>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d102      	bne.n	8002446 <EDO_5+0x232>
			alarma3=inactive;
 8002440:	4b12      	ldr	r3, [pc, #72]	; (800248c <EDO_5+0x278>)
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 8002446:	f9b7 4000 	ldrsh.w	r4, [r7]
 800244a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800244e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002452:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002456:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	4623      	mov	r3, r4
 800245e:	f7ff f92b 	bl	80016b8 <estado_Anterior>
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	bd90      	pop	{r4, r7, pc}
 800246a:	bf00      	nop
 800246c:	2000071c 	.word	0x2000071c
 8002470:	200000fc 	.word	0x200000fc
 8002474:	20000111 	.word	0x20000111
 8002478:	20000126 	.word	0x20000126
 800247c:	2000013b 	.word	0x2000013b
 8002480:	20000150 	.word	0x20000150
 8002484:	2000073a 	.word	0x2000073a
 8002488:	20000748 	.word	0x20000748
 800248c:	2000073e 	.word	0x2000073e
 8002490:	20000739 	.word	0x20000739
 8002494:	20000745 	.word	0x20000745
 8002498:	20000730 	.word	0x20000730
 800249c:	20000718 	.word	0x20000718
 80024a0:	20000722 	.word	0x20000722
 80024a4:	20000741 	.word	0x20000741
 80024a8:	20000747 	.word	0x20000747

080024ac <EDO_6>:

void EDO_6(short btnU, short btnD, short btnL, short btnR, short btnC){
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	4604      	mov	r4, r0
 80024b4:	4608      	mov	r0, r1
 80024b6:	4611      	mov	r1, r2
 80024b8:	461a      	mov	r2, r3
 80024ba:	4623      	mov	r3, r4
 80024bc:	80fb      	strh	r3, [r7, #6]
 80024be:	4603      	mov	r3, r0
 80024c0:	80bb      	strh	r3, [r7, #4]
 80024c2:	460b      	mov	r3, r1
 80024c4:	807b      	strh	r3, [r7, #2]
 80024c6:	4613      	mov	r3, r2
 80024c8:	803b      	strh	r3, [r7, #0]
	// Codigo de estado inicio

	if(btnC == 1 && btnC != btnCa){
 80024ca:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d10e      	bne.n	80024f0 <EDO_6+0x44>
 80024d2:	4b10      	ldr	r3, [pc, #64]	; (8002514 <EDO_6+0x68>)
 80024d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024d8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d007      	beq.n	80024f0 <EDO_6+0x44>
		// Cambio de estado
		EA = E3;
 80024e0:	4b0d      	ldr	r3, [pc, #52]	; (8002518 <EDO_6+0x6c>)
 80024e2:	2203      	movs	r2, #3
 80024e4:	701a      	strb	r2, [r3, #0]
		first = 0;
 80024e6:	4b0d      	ldr	r3, [pc, #52]	; (800251c <EDO_6+0x70>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 80024ec:	f002 faa1 	bl	8004a32 <HAL_LCD_Clear>
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 80024f0:	f9b7 4000 	ldrsh.w	r4, [r7]
 80024f4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80024f8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80024fc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002500:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	4623      	mov	r3, r4
 8002508:	f7ff f8d6 	bl	80016b8 <estado_Anterior>
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	bd90      	pop	{r4, r7, pc}
 8002514:	20000730 	.word	0x20000730
 8002518:	20000718 	.word	0x20000718
 800251c:	2000071c 	.word	0x2000071c

08002520 <EDO_7>:

void EDO_7(short btnU, short btnD, short btnL, short btnR, short btnC){
 8002520:	b590      	push	{r4, r7, lr}
 8002522:	b085      	sub	sp, #20
 8002524:	af02      	add	r7, sp, #8
 8002526:	4604      	mov	r4, r0
 8002528:	4608      	mov	r0, r1
 800252a:	4611      	mov	r1, r2
 800252c:	461a      	mov	r2, r3
 800252e:	4623      	mov	r3, r4
 8002530:	80fb      	strh	r3, [r7, #6]
 8002532:	4603      	mov	r3, r0
 8002534:	80bb      	strh	r3, [r7, #4]
 8002536:	460b      	mov	r3, r1
 8002538:	807b      	strh	r3, [r7, #2]
 800253a:	4613      	mov	r3, r2
 800253c:	803b      	strh	r3, [r7, #0]
	//Intervalos pastillas
	if (first==0)
 800253e:	4b37      	ldr	r3, [pc, #220]	; (800261c <EDO_7+0xfc>)
 8002540:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d143      	bne.n	80025d0 <EDO_7+0xb0>
	{
		HAL_LCD_Write_AsciiString(word[alarmas],42,0);
 8002548:	2200      	movs	r2, #0
 800254a:	212a      	movs	r1, #42	; 0x2a
 800254c:	4834      	ldr	r0, [pc, #208]	; (8002620 <EDO_7+0x100>)
 800254e:	f002 fb2f 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[rojo],30,1);
 8002552:	2201      	movs	r2, #1
 8002554:	211e      	movs	r1, #30
 8002556:	4833      	ldr	r0, [pc, #204]	; (8002624 <EDO_7+0x104>)
 8002558:	f002 fb2a 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[verde],30,2);
 800255c:	2202      	movs	r2, #2
 800255e:	211e      	movs	r1, #30
 8002560:	4831      	ldr	r0, [pc, #196]	; (8002628 <EDO_7+0x108>)
 8002562:	f002 fb25 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_AsciiString(word[azul],30,3);
 8002566:	2203      	movs	r2, #3
 8002568:	211e      	movs	r1, #30
 800256a:	4830      	ldr	r0, [pc, #192]	; (800262c <EDO_7+0x10c>)
 800256c:	f002 fb20 	bl	8004bb0 <HAL_LCD_Write_AsciiString>
		HAL_LCD_Write_ascii(':',78,1);
 8002570:	2201      	movs	r2, #1
 8002572:	214e      	movs	r1, #78	; 0x4e
 8002574:	203a      	movs	r0, #58	; 0x3a
 8002576:	f002 fab3 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(':',78,2);
 800257a:	2202      	movs	r2, #2
 800257c:	214e      	movs	r1, #78	; 0x4e
 800257e:	203a      	movs	r0, #58	; 0x3a
 8002580:	f002 faae 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_ascii(':',78,3);
 8002584:	2203      	movs	r2, #3
 8002586:	214e      	movs	r1, #78	; 0x4e
 8002588:	203a      	movs	r0, #58	; 0x3a
 800258a:	f002 faa9 	bl	8004ae0 <HAL_LCD_Write_ascii>
		HAL_LCD_Write_Number(&IntervaloH1,66,1);
 800258e:	2201      	movs	r2, #1
 8002590:	2142      	movs	r1, #66	; 0x42
 8002592:	4827      	ldr	r0, [pc, #156]	; (8002630 <EDO_7+0x110>)
 8002594:	f002 fb3c 	bl	8004c10 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloM1,84,1);
 8002598:	2201      	movs	r2, #1
 800259a:	2154      	movs	r1, #84	; 0x54
 800259c:	4825      	ldr	r0, [pc, #148]	; (8002634 <EDO_7+0x114>)
 800259e:	f002 fb37 	bl	8004c10 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloH2,66,2);
 80025a2:	2202      	movs	r2, #2
 80025a4:	2142      	movs	r1, #66	; 0x42
 80025a6:	4824      	ldr	r0, [pc, #144]	; (8002638 <EDO_7+0x118>)
 80025a8:	f002 fb32 	bl	8004c10 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloM2,84,2);
 80025ac:	2202      	movs	r2, #2
 80025ae:	2154      	movs	r1, #84	; 0x54
 80025b0:	4822      	ldr	r0, [pc, #136]	; (800263c <EDO_7+0x11c>)
 80025b2:	f002 fb2d 	bl	8004c10 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloH3,66,3);
 80025b6:	2203      	movs	r2, #3
 80025b8:	2142      	movs	r1, #66	; 0x42
 80025ba:	4821      	ldr	r0, [pc, #132]	; (8002640 <EDO_7+0x120>)
 80025bc:	f002 fb28 	bl	8004c10 <HAL_LCD_Write_Number>
		HAL_LCD_Write_Number(&IntervaloM3,84,3);
 80025c0:	2203      	movs	r2, #3
 80025c2:	2154      	movs	r1, #84	; 0x54
 80025c4:	481f      	ldr	r0, [pc, #124]	; (8002644 <EDO_7+0x124>)
 80025c6:	f002 fb23 	bl	8004c10 <HAL_LCD_Write_Number>
		first=1;
 80025ca:	4b14      	ldr	r3, [pc, #80]	; (800261c <EDO_7+0xfc>)
 80025cc:	2201      	movs	r2, #1
 80025ce:	801a      	strh	r2, [r3, #0]
	}

	if(btnC == 1 && btnC != btnCa){
 80025d0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d10e      	bne.n	80025f6 <EDO_7+0xd6>
 80025d8:	4b1b      	ldr	r3, [pc, #108]	; (8002648 <EDO_7+0x128>)
 80025da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025de:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d007      	beq.n	80025f6 <EDO_7+0xd6>
		// Cambio de estado
		first = 0;
 80025e6:	4b0d      	ldr	r3, [pc, #52]	; (800261c <EDO_7+0xfc>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	801a      	strh	r2, [r3, #0]
		HAL_LCD_Clear();
 80025ec:	f002 fa21 	bl	8004a32 <HAL_LCD_Clear>
		EA=E3;
 80025f0:	4b16      	ldr	r3, [pc, #88]	; (800264c <EDO_7+0x12c>)
 80025f2:	2203      	movs	r2, #3
 80025f4:	701a      	strb	r2, [r3, #0]
	}
	estado_Anterior(btnU, btnD, btnL, btnR, btnC);
 80025f6:	f9b7 4000 	ldrsh.w	r4, [r7]
 80025fa:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80025fe:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002602:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002606:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	4623      	mov	r3, r4
 800260e:	f7ff f853 	bl	80016b8 <estado_Anterior>
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	bd90      	pop	{r4, r7, pc}
 800261a:	bf00      	nop
 800261c:	2000071c 	.word	0x2000071c
 8002620:	20000165 	.word	0x20000165
 8002624:	20000111 	.word	0x20000111
 8002628:	20000126 	.word	0x20000126
 800262c:	2000013b 	.word	0x2000013b
 8002630:	20000740 	.word	0x20000740
 8002634:	2000073f 	.word	0x2000073f
 8002638:	20000742 	.word	0x20000742
 800263c:	20000743 	.word	0x20000743
 8002640:	20000749 	.word	0x20000749
 8002644:	2000073d 	.word	0x2000073d
 8002648:	20000730 	.word	0x20000730
 800264c:	20000718 	.word	0x20000718

08002650 <fsm>:
		{E5,EDO_5},
		{E6,EDO_6},
		{E7,EDO_7}
};

void fsm(short btnU, short btnD,short btnL, short btnR, short btnC){
 8002650:	b5b0      	push	{r4, r5, r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af02      	add	r7, sp, #8
 8002656:	4604      	mov	r4, r0
 8002658:	4608      	mov	r0, r1
 800265a:	4611      	mov	r1, r2
 800265c:	461a      	mov	r2, r3
 800265e:	4623      	mov	r3, r4
 8002660:	80fb      	strh	r3, [r7, #6]
 8002662:	4603      	mov	r3, r0
 8002664:	80bb      	strh	r3, [r7, #4]
 8002666:	460b      	mov	r3, r1
 8002668:	807b      	strh	r3, [r7, #2]
 800266a:	4613      	mov	r3, r2
 800266c:	803b      	strh	r3, [r7, #0]
	MDE[EA].func(btnU, btnD, btnL, btnR, btnC);
 800266e:	4b0b      	ldr	r3, [pc, #44]	; (800269c <fsm+0x4c>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	4a0b      	ldr	r2, [pc, #44]	; (80026a0 <fsm+0x50>)
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	4413      	add	r3, r2
 8002678:	685c      	ldr	r4, [r3, #4]
 800267a:	f9b7 5000 	ldrsh.w	r5, [r7]
 800267e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002682:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002686:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800268a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	462b      	mov	r3, r5
 8002692:	47a0      	blx	r4
}
 8002694:	bf00      	nop
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bdb0      	pop	{r4, r5, r7, pc}
 800269c:	20000718 	.word	0x20000718
 80026a0:	200001bc 	.word	0x200001bc

080026a4 <LL_RCC_EnableRTC>:
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80026a8:	4a05      	ldr	r2, [pc, #20]	; (80026c0 <LL_RCC_EnableRTC+0x1c>)
 80026aa:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <LL_RCC_EnableRTC+0x1c>)
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026b2:	6213      	str	r3, [r2, #32]
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40021000 	.word	0x40021000

080026c4 <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f04f 32ff 	mov.w	r2, #4294967295
 80026d2:	60da      	str	r2, [r3, #12]
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80026ee:	60da      	str	r2, [r3, #12]
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	041b      	lsls	r3, r3, #16
 8002712:	431a      	orrs	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	611a      	str	r2, [r3, #16]
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002736:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	431a      	orrs	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	611a      	str	r2, [r3, #16]
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 800274e:	b480      	push	{r7}
 8002750:	b083      	sub	sp, #12
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	22ff      	movs	r2, #255	; 0xff
 800275a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	22ca      	movs	r2, #202	; 0xca
 8002774:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2253      	movs	r2, #83	; 0x53
 800277a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <LL_RTC_TIME_GetHour>:
  *         TR           HU            LL_RTC_TIME_GetHour
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU))) >> RTC_TR_HU_Pos);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	0c1b      	lsrs	r3, r3, #16
 8002796:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800279a:	4618      	mov	r0, r3
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <LL_RTC_TIME_GetMinute>:
  *         TR           MNU           LL_RTC_TIME_GetMinute
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	0a1b      	lsrs	r3, r3, #8
 80027b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <LL_RTC_TIME_GetSecond>:
  *         TR           SU            LL_RTC_TIME_GetSecond
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <LL_RTC_TIME_Config>:
  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
 80027ec:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	617b      	str	r3, [r7, #20]

  temp = Format12_24                                                                                    | \
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	041b      	lsls	r3, r3, #16
 80027f6:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	021b      	lsls	r3, r3, #8
 8002802:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 8002804:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 800280a:	4313      	orrs	r3, r2
 800280c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 8002816:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	431a      	orrs	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	601a      	str	r2, [r3, #0]
}
 8002822:	bf00      	nop
 8002824:	371c      	adds	r7, #28
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <LL_RTC_BAK_SetRegister>:
  *         (*) value not defined in all devices.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 800282e:	b480      	push	{r7}
 8002830:	b087      	sub	sp, #28
 8002832:	af00      	add	r7, sp, #0
 8002834:	60f8      	str	r0, [r7, #12]
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	3350      	adds	r3, #80	; 0x50
 8002842:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	4413      	add	r3, r2
 800284c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	601a      	str	r2, [r3, #0]
}
 8002854:	bf00      	nop
 8002856:	371c      	adds	r7, #28
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <LL_RTC_BAK_GetRegister>:
  *
  *         (*) value not defined in all devices.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3350      	adds	r3, #80	; 0x50
 8002872:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	4413      	add	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <LL_RTC_IsActiveFlag_INIT>:
  * @rmtoll ISR          INITF         LL_RTC_IsActiveFlag_INIT
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
{
 800288e:	b480      	push	{r7}
 8002890:	b083      	sub	sp, #12
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800289e:	2b40      	cmp	r3, #64	; 0x40
 80028a0:	bf0c      	ite	eq
 80028a2:	2301      	moveq	r3, #1
 80028a4:	2300      	movne	r3, #0
 80028a6:	b2db      	uxtb	r3, r3
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <LL_RTC_IsActiveFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_IsActiveFlag_RS
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0320 	and.w	r3, r3, #32
 80028c4:	2b20      	cmp	r3, #32
 80028c6:	bf0c      	ite	eq
 80028c8:	2301      	moveq	r3, #1
 80028ca:	2300      	movne	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <LL_RTC_ClearFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_ClearFlag_RS
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ea:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	60da      	str	r2, [r3, #12]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
	...

08002900 <MX_RTC_Init>:

/* USER CODE END 0 */

/* RTC init function */
void MX_RTC_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  LL_RTC_InitTypeDef RTC_InitStruct = {0};
 8002906:	f107 030c 	add.w	r3, r7, #12
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	605a      	str	r2, [r3, #4]
 8002910:	609a      	str	r2, [r3, #8]
  LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 8002912:	1d3b      	adds	r3, r7, #4
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	605a      	str	r2, [r3, #4]
  LL_RTC_DateTypeDef RTC_DateStruct = {0};
 800291a:	2300      	movs	r3, #0
 800291c:	603b      	str	r3, [r7, #0]

  /* Peripheral clock enable */
  LL_RCC_EnableRTC();
 800291e:	f7ff fec1 	bl	80026a4 <LL_RCC_EnableRTC>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC and set the Time and Date
  */
  RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
  RTC_InitStruct.AsynchPrescaler = 127;
 8002926:	237f      	movs	r3, #127	; 0x7f
 8002928:	613b      	str	r3, [r7, #16]
  RTC_InitStruct.SynchPrescaler = 255;
 800292a:	23ff      	movs	r3, #255	; 0xff
 800292c:	617b      	str	r3, [r7, #20]
  LL_RTC_Init(RTC, &RTC_InitStruct);
 800292e:	f107 030c 	add.w	r3, r7, #12
 8002932:	4619      	mov	r1, r3
 8002934:	481f      	ldr	r0, [pc, #124]	; (80029b4 <MX_RTC_Init+0xb4>)
 8002936:	f001 f8db 	bl	8003af0 <LL_RTC_Init>
  LL_RTC_SetAsynchPrescaler(RTC, 127);
 800293a:	217f      	movs	r1, #127	; 0x7f
 800293c:	481d      	ldr	r0, [pc, #116]	; (80029b4 <MX_RTC_Init+0xb4>)
 800293e:	f7ff fedd 	bl	80026fc <LL_RTC_SetAsynchPrescaler>
  LL_RTC_SetSynchPrescaler(RTC, 255);
 8002942:	21ff      	movs	r1, #255	; 0xff
 8002944:	481b      	ldr	r0, [pc, #108]	; (80029b4 <MX_RTC_Init+0xb4>)
 8002946:	f7ff feed 	bl	8002724 <LL_RTC_SetSynchPrescaler>
  /** Initialize RTC and set the Time and Date
  */
  if(LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0) != 0x32F2){
 800294a:	2100      	movs	r1, #0
 800294c:	4819      	ldr	r0, [pc, #100]	; (80029b4 <MX_RTC_Init+0xb4>)
 800294e:	f7ff ff87 	bl	8002860 <LL_RTC_BAK_GetRegister>
 8002952:	4602      	mov	r2, r0
 8002954:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8002958:	429a      	cmp	r2, r3
 800295a:	d01d      	beq.n	8002998 <MX_RTC_Init+0x98>

  RTC_TimeStruct.Hours = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	723b      	strb	r3, [r7, #8]
  RTC_TimeStruct.Minutes = 0;
 8002960:	2300      	movs	r3, #0
 8002962:	727b      	strb	r3, [r7, #9]
  RTC_TimeStruct.Seconds = 0;
 8002964:	2300      	movs	r3, #0
 8002966:	72bb      	strb	r3, [r7, #10]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	461a      	mov	r2, r3
 800296c:	2100      	movs	r1, #0
 800296e:	4811      	ldr	r0, [pc, #68]	; (80029b4 <MX_RTC_Init+0xb4>)
 8002970:	f001 f8ee 	bl	8003b50 <LL_RTC_TIME_Init>
  RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 8002974:	2301      	movs	r3, #1
 8002976:	703b      	strb	r3, [r7, #0]
  RTC_DateStruct.Month = LL_RTC_MONTH_JANUARY;
 8002978:	2301      	movs	r3, #1
 800297a:	707b      	strb	r3, [r7, #1]
  RTC_DateStruct.Year = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	70fb      	strb	r3, [r7, #3]
  LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 8002980:	463b      	mov	r3, r7
 8002982:	461a      	mov	r2, r3
 8002984:	2100      	movs	r1, #0
 8002986:	480b      	ldr	r0, [pc, #44]	; (80029b4 <MX_RTC_Init+0xb4>)
 8002988:	f001 f988 	bl	8003c9c <LL_RTC_DATE_Init>
    LL_RTC_BAK_SetRegister(RTC,LL_RTC_BKP_DR0,0x32F2);
 800298c:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8002990:	2100      	movs	r1, #0
 8002992:	4808      	ldr	r0, [pc, #32]	; (80029b4 <MX_RTC_Init+0xb4>)
 8002994:	f7ff ff4b 	bl	800282e <LL_RTC_BAK_SetRegister>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  LL_RTC_DisableWriteProtection(RTC);
 8002998:	4806      	ldr	r0, [pc, #24]	; (80029b4 <MX_RTC_Init+0xb4>)
 800299a:	f7ff fee5 	bl	8002768 <LL_RTC_DisableWriteProtection>
  MX_RTC_Enter_InitMode();
 800299e:	f000 f80b 	bl	80029b8 <MX_RTC_Enter_InitMode>

  MX_RTC_Exit_InitMode();
 80029a2:	f000 f819 	bl	80029d8 <MX_RTC_Exit_InitMode>
  LL_RTC_EnableWriteProtection(RTC);
 80029a6:	4803      	ldr	r0, [pc, #12]	; (80029b4 <MX_RTC_Init+0xb4>)
 80029a8:	f7ff fed1 	bl	800274e <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 80029ac:	bf00      	nop
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40002800 	.word	0x40002800

080029b8 <MX_RTC_Enter_InitMode>:

/* USER CODE BEGIN 1 */

/*This functions is to start the RTC initialization mode*/
void MX_RTC_Enter_InitMode(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
	LL_RTC_EnableInitMode(RTC);
 80029bc:	4805      	ldr	r0, [pc, #20]	; (80029d4 <MX_RTC_Enter_InitMode+0x1c>)
 80029be:	f7ff fe81 	bl	80026c4 <LL_RTC_EnableInitMode>
	while (!LL_RTC_IsActiveFlag_INIT(RTC));
 80029c2:	bf00      	nop
 80029c4:	4803      	ldr	r0, [pc, #12]	; (80029d4 <MX_RTC_Enter_InitMode+0x1c>)
 80029c6:	f7ff ff62 	bl	800288e <LL_RTC_IsActiveFlag_INIT>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0f9      	beq.n	80029c4 <MX_RTC_Enter_InitMode+0xc>

	return;
 80029d0:	bf00      	nop
}
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40002800 	.word	0x40002800

080029d8 <MX_RTC_Exit_InitMode>:

/*This functions is to finish the RTC initialization mode*/
void MX_RTC_Exit_InitMode (void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
	LL_RTC_DisableInitMode(RTC);
 80029dc:	4807      	ldr	r0, [pc, #28]	; (80029fc <MX_RTC_Exit_InitMode+0x24>)
 80029de:	f7ff fe7f 	bl	80026e0 <LL_RTC_DisableInitMode>
	LL_RTC_ClearFlag_RS(RTC);
 80029e2:	4806      	ldr	r0, [pc, #24]	; (80029fc <MX_RTC_Exit_InitMode+0x24>)
 80029e4:	f7ff ff79 	bl	80028da <LL_RTC_ClearFlag_RS>
	while (!LL_RTC_IsActiveFlag_RS(RTC));
 80029e8:	bf00      	nop
 80029ea:	4804      	ldr	r0, [pc, #16]	; (80029fc <MX_RTC_Exit_InitMode+0x24>)
 80029ec:	f7ff ff62 	bl	80028b4 <LL_RTC_IsActiveFlag_RS>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0f9      	beq.n	80029ea <MX_RTC_Exit_InitMode+0x12>
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40002800 	.word	0x40002800

08002a00 <MX_RTC_GetTime>:

/*This function returns the actual time*/
void MX_RTC_GetTime(uint8_t *hours, uint8_t *minutes, uint8_t *seconds)
{
 8002a00:	b590      	push	{r4, r7, lr}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
	*hours   = __LL_RTC_CONVERT_BCD2BIN (LL_RTC_TIME_GetHour(RTC));
 8002a0c:	482a      	ldr	r0, [pc, #168]	; (8002ab8 <MX_RTC_GetTime+0xb8>)
 8002a0e:	f7ff febb 	bl	8002788 <LL_RTC_TIME_GetHour>
 8002a12:	4603      	mov	r3, r0
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	111b      	asrs	r3, r3, #4
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	461a      	mov	r2, r3
 8002a22:	0092      	lsls	r2, r2, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	b2dc      	uxtb	r4, r3
 8002a2a:	4823      	ldr	r0, [pc, #140]	; (8002ab8 <MX_RTC_GetTime+0xb8>)
 8002a2c:	f7ff feac 	bl	8002788 <LL_RTC_TIME_GetHour>
 8002a30:	4603      	mov	r3, r0
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	f003 030f 	and.w	r3, r3, #15
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	4423      	add	r3, r4
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	701a      	strb	r2, [r3, #0]
	*minutes = __LL_RTC_CONVERT_BCD2BIN (LL_RTC_TIME_GetMinute(RTC));
 8002a42:	481d      	ldr	r0, [pc, #116]	; (8002ab8 <MX_RTC_GetTime+0xb8>)
 8002a44:	f7ff feaf 	bl	80027a6 <LL_RTC_TIME_GetMinute>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	111b      	asrs	r3, r3, #4
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	f003 030f 	and.w	r3, r3, #15
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	461a      	mov	r2, r3
 8002a58:	0092      	lsls	r2, r2, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	b2dc      	uxtb	r4, r3
 8002a60:	4815      	ldr	r0, [pc, #84]	; (8002ab8 <MX_RTC_GetTime+0xb8>)
 8002a62:	f7ff fea0 	bl	80027a6 <LL_RTC_TIME_GetMinute>
 8002a66:	4603      	mov	r3, r0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	f003 030f 	and.w	r3, r3, #15
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	4423      	add	r3, r4
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	701a      	strb	r2, [r3, #0]
	*seconds = __LL_RTC_CONVERT_BCD2BIN (LL_RTC_TIME_GetSecond(RTC));
 8002a78:	480f      	ldr	r0, [pc, #60]	; (8002ab8 <MX_RTC_GetTime+0xb8>)
 8002a7a:	f7ff fea3 	bl	80027c4 <LL_RTC_TIME_GetSecond>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	111b      	asrs	r3, r3, #4
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	0092      	lsls	r2, r2, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	b2dc      	uxtb	r4, r3
 8002a96:	4808      	ldr	r0, [pc, #32]	; (8002ab8 <MX_RTC_GetTime+0xb8>)
 8002a98:	f7ff fe94 	bl	80027c4 <LL_RTC_TIME_GetSecond>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	f003 030f 	and.w	r3, r3, #15
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	4423      	add	r3, r4
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	701a      	strb	r2, [r3, #0]
	return;
 8002aae:	bf00      	nop
}
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd90      	pop	{r4, r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40002800 	.word	0x40002800

08002abc <MX_RTC_SetTime>:
	return;
}

/*This function allows to set manually actual time*/
void MX_RTC_SetTime(uint8_t hour, uint8_t minutes, uint8_t seconds)
{
 8002abc:	b5b0      	push	{r4, r5, r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	71bb      	strb	r3, [r7, #6]
 8002aca:	4613      	mov	r3, r2
 8002acc:	717b      	strb	r3, [r7, #5]
	LL_RTC_DisableWriteProtection(RTC);
 8002ace:	482b      	ldr	r0, [pc, #172]	; (8002b7c <MX_RTC_SetTime+0xc0>)
 8002ad0:	f7ff fe4a 	bl	8002768 <LL_RTC_DisableWriteProtection>
	MX_RTC_Enter_InitMode();
 8002ad4:	f7ff ff70 	bl	80029b8 <MX_RTC_Enter_InitMode>
	LL_RTC_TIME_Config(RTC,LL_RTC_HOURFORMAT_24HOUR, __LL_RTC_CONVERT_BIN2BCD (hour), __LL_RTC_CONVERT_BIN2BCD (minutes), __LL_RTC_CONVERT_BIN2BCD (seconds));
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	4a29      	ldr	r2, [pc, #164]	; (8002b80 <MX_RTC_SetTime+0xc4>)
 8002adc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae0:	08db      	lsrs	r3, r3, #3
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	b2d8      	uxtb	r0, r3
 8002ae8:	79fa      	ldrb	r2, [r7, #7]
 8002aea:	4b25      	ldr	r3, [pc, #148]	; (8002b80 <MX_RTC_SetTime+0xc4>)
 8002aec:	fba3 1302 	umull	r1, r3, r3, r2
 8002af0:	08d9      	lsrs	r1, r3, #3
 8002af2:	460b      	mov	r3, r1
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	4303      	orrs	r3, r0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	461c      	mov	r4, r3
 8002b04:	79bb      	ldrb	r3, [r7, #6]
 8002b06:	4a1e      	ldr	r2, [pc, #120]	; (8002b80 <MX_RTC_SetTime+0xc4>)
 8002b08:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0c:	08db      	lsrs	r3, r3, #3
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	b2d8      	uxtb	r0, r3
 8002b14:	79ba      	ldrb	r2, [r7, #6]
 8002b16:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <MX_RTC_SetTime+0xc4>)
 8002b18:	fba3 1302 	umull	r1, r3, r3, r2
 8002b1c:	08d9      	lsrs	r1, r3, #3
 8002b1e:	460b      	mov	r3, r1
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	440b      	add	r3, r1
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	4303      	orrs	r3, r0
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	461d      	mov	r5, r3
 8002b30:	797b      	ldrb	r3, [r7, #5]
 8002b32:	4a13      	ldr	r2, [pc, #76]	; (8002b80 <MX_RTC_SetTime+0xc4>)
 8002b34:	fba2 2303 	umull	r2, r3, r2, r3
 8002b38:	08db      	lsrs	r3, r3, #3
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	b2d8      	uxtb	r0, r3
 8002b40:	797a      	ldrb	r2, [r7, #5]
 8002b42:	4b0f      	ldr	r3, [pc, #60]	; (8002b80 <MX_RTC_SetTime+0xc4>)
 8002b44:	fba3 1302 	umull	r1, r3, r3, r2
 8002b48:	08d9      	lsrs	r1, r3, #3
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	4303      	orrs	r3, r0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	462b      	mov	r3, r5
 8002b5e:	4622      	mov	r2, r4
 8002b60:	2100      	movs	r1, #0
 8002b62:	4806      	ldr	r0, [pc, #24]	; (8002b7c <MX_RTC_SetTime+0xc0>)
 8002b64:	f7ff fe3c 	bl	80027e0 <LL_RTC_TIME_Config>
	MX_RTC_Exit_InitMode();
 8002b68:	f7ff ff36 	bl	80029d8 <MX_RTC_Exit_InitMode>
	LL_RTC_EnableWriteProtection(RTC);
 8002b6c:	4803      	ldr	r0, [pc, #12]	; (8002b7c <MX_RTC_SetTime+0xc0>)
 8002b6e:	f7ff fdee 	bl	800274e <LL_RTC_EnableWriteProtection>
	return;
 8002b72:	bf00      	nop
}
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bdb0      	pop	{r4, r5, r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40002800 	.word	0x40002800
 8002b80:	cccccccd 	.word	0xcccccccd

08002b84 <LL_AHB1_GRP1_EnableClock>:
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002b8c:	4908      	ldr	r1, [pc, #32]	; (8002bb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b8e:	4b08      	ldr	r3, [pc, #32]	; (8002bb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b90:	695a      	ldr	r2, [r3, #20]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002b98:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002b9a:	695a      	ldr	r2, [r3, #20]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	40021000 	.word	0x40021000

08002bb4 <LL_APB2_GRP1_EnableClock>:
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002bbc:	4908      	ldr	r1, [pc, #32]	; (8002be0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bbe:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bc0:	699a      	ldr	r2, [r3, #24]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002bc8:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002bca:	699a      	ldr	r2, [r3, #24]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
}
 8002bd4:	bf00      	nop
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	40021000 	.word	0x40021000

08002be4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	601a      	str	r2, [r3, #0]
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f023 0210 	bic.w	r2, r3, #16
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	605a      	str	r2, [r3, #4]
}
 8002c1e:	bf00      	nop
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f023 0208 	bic.w	r2, r3, #8
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	605a      	str	r2, [r3, #4]
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d101      	bne.n	8002c62 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c80:	2b80      	cmp	r3, #128	; 0x80
 8002c82:	d101      	bne.n	8002c88 <LL_SPI_IsActiveFlag_BSY+0x18>
 8002c84:	2301      	movs	r3, #1
 8002c86:	e000      	b.n	8002c8a <LL_SPI_IsActiveFlag_BSY+0x1a>
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b085      	sub	sp, #20
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	78fa      	ldrb	r2, [r7, #3]
 8002cac:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8002cae:	bf00      	nop
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <LL_GPIO_SetOutputPin>:
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	619a      	str	r2, [r3, #24]
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr

08002cd6 <LL_GPIO_ResetOutputPin>:
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b083      	sub	sp, #12
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
	...

08002cf4 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b090      	sub	sp, #64	; 0x40
 8002cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002cfa:	f107 0318 	add.w	r3, r7, #24
 8002cfe:	2228      	movs	r2, #40	; 0x28
 8002d00:	2100      	movs	r1, #0
 8002d02:	4618      	mov	r0, r3
 8002d04:	f002 f92e 	bl	8004f64 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d08:	463b      	mov	r3, r7
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	605a      	str	r2, [r3, #4]
 8002d10:	609a      	str	r2, [r3, #8]
 8002d12:	60da      	str	r2, [r3, #12]
 8002d14:	611a      	str	r2, [r3, #16]
 8002d16:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002d18:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002d1c:	f7ff ff4a 	bl	8002bb4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002d20:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002d24:	f7ff ff2e 	bl	8002b84 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8002d28:	2320      	movs	r3, #32
 8002d2a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002d30:	2303      	movs	r3, #3
 8002d32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d3c:	2305      	movs	r3, #5
 8002d3e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d40:	463b      	mov	r3, r7
 8002d42:	4619      	mov	r1, r3
 8002d44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d48:	f000 fc51 	bl	80035ee <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002d4c:	2380      	movs	r3, #128	; 0x80
 8002d4e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d50:	2302      	movs	r3, #2
 8002d52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002d54:	2303      	movs	r3, #3
 8002d56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002d60:	2305      	movs	r3, #5
 8002d62:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d64:	463b      	mov	r3, r7
 8002d66:	4619      	mov	r1, r3
 8002d68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d6c:	f000 fc3f 	bl	80035ee <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002d70:	2300      	movs	r3, #0
 8002d72:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002d74:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002d78:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002d7a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002d7e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002d80:	2302      	movs	r3, #2
 8002d82:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002d84:	2301      	movs	r3, #1
 8002d86:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV256;
 8002d8e:	2338      	movs	r3, #56	; 0x38
 8002d90:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002d92:	2300      	movs	r3, #0
 8002d94:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002d96:	2300      	movs	r3, #0
 8002d98:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002d9a:	2307      	movs	r3, #7
 8002d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8002d9e:	f107 0318 	add.w	r3, r7, #24
 8002da2:	4619      	mov	r1, r3
 8002da4:	4808      	ldr	r0, [pc, #32]	; (8002dc8 <MX_SPI1_Init+0xd4>)
 8002da6:	f001 f8d9 	bl	8003f5c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8002daa:	2100      	movs	r1, #0
 8002dac:	4806      	ldr	r0, [pc, #24]	; (8002dc8 <MX_SPI1_Init+0xd4>)
 8002dae:	f7ff ff29 	bl	8002c04 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8002db2:	4805      	ldr	r0, [pc, #20]	; (8002dc8 <MX_SPI1_Init+0xd4>)
 8002db4:	f7ff ff39 	bl	8002c2a <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */
 LL_SPI_Enable(SPI1);
 8002db8:	4803      	ldr	r0, [pc, #12]	; (8002dc8 <MX_SPI1_Init+0xd4>)
 8002dba:	f7ff ff13 	bl	8002be4 <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 8002dbe:	bf00      	nop
 8002dc0:	3740      	adds	r7, #64	; 0x40
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40013000 	.word	0x40013000

08002dcc <MX_SPI1_Send>:

/* USER CODE BEGIN 1 */
void MX_SPI1_Send(uint8_t tx)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
	/*This functions sends a command/data of 8 bits, if A0=0, we send a command
	, if A0=1, we send a data*/

	/*Check BSY flag, SPI is not busy */
	while (LL_SPI_IsActiveFlag_BSY(SPI1));
 8002dd6:	bf00      	nop
 8002dd8:	480a      	ldr	r0, [pc, #40]	; (8002e04 <MX_SPI1_Send+0x38>)
 8002dda:	f7ff ff49 	bl	8002c70 <LL_SPI_IsActiveFlag_BSY>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1f9      	bne.n	8002dd8 <MX_SPI1_Send+0xc>

	/*Send data of 8 bits*/
	LL_SPI_TransmitData8(SPI1, tx);
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	4619      	mov	r1, r3
 8002de8:	4806      	ldr	r0, [pc, #24]	; (8002e04 <MX_SPI1_Send+0x38>)
 8002dea:	f7ff ff54 	bl	8002c96 <LL_SPI_TransmitData8>

	/*Wait until the Tx Buffer is empty*/
	while (!LL_SPI_IsActiveFlag_TXE(SPI1));
 8002dee:	bf00      	nop
 8002df0:	4804      	ldr	r0, [pc, #16]	; (8002e04 <MX_SPI1_Send+0x38>)
 8002df2:	f7ff ff2a 	bl	8002c4a <LL_SPI_IsActiveFlag_TXE>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d0f9      	beq.n	8002df0 <MX_SPI1_Send+0x24>

	return;
 8002dfc:	bf00      	nop

}
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40013000 	.word	0x40013000

08002e08 <MX_SPI1_CS_Enable>:
void MX_SPI1_CS_Enable(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
	/*Pin PB6 is configured as CHIP SELECT signal of SPI1,
	CPOL=1, therefore, it is active in LOW
	PB6   ------> SPI1_CS_N*/

	LL_GPIO_ResetOutputPin(LCD_CS_N_GPIO_Port,LCD_CS_N_Pin );
 8002e0c:	2140      	movs	r1, #64	; 0x40
 8002e0e:	4802      	ldr	r0, [pc, #8]	; (8002e18 <MX_SPI1_CS_Enable+0x10>)
 8002e10:	f7ff ff61 	bl	8002cd6 <LL_GPIO_ResetOutputPin>
}
 8002e14:	bf00      	nop
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	48000400 	.word	0x48000400

08002e1c <MX_SPI1_CS_Disable>:
void MX_SPI1_CS_Disable(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
	/*Pin PB6 is configured as CHIP SELECT signal of SPI1,
	CPOL=1, therefore, it is disable in HIGH
	PB6   ------> SPI1_CS_N*/

	LL_GPIO_SetOutputPin(LCD_CS_N_GPIO_Port,LCD_CS_N_Pin);
 8002e20:	2140      	movs	r1, #64	; 0x40
 8002e22:	4802      	ldr	r0, [pc, #8]	; (8002e2c <MX_SPI1_CS_Disable+0x10>)
 8002e24:	f7ff ff49 	bl	8002cba <LL_GPIO_SetOutputPin>
}
 8002e28:	bf00      	nop
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	48000400 	.word	0x48000400

08002e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e34:	e7fe      	b.n	8002e34 <NMI_Handler+0x4>

08002e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e36:	b480      	push	{r7}
 8002e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e3a:	e7fe      	b.n	8002e3a <HardFault_Handler+0x4>

08002e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e40:	e7fe      	b.n	8002e40 <MemManage_Handler+0x4>

08002e42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e42:	b480      	push	{r7}
 8002e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e46:	e7fe      	b.n	8002e46 <BusFault_Handler+0x4>

08002e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e4c:	e7fe      	b.n	8002e4c <UsageFault_Handler+0x4>

08002e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e60:	bf00      	nop
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr

08002e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e6e:	bf00      	nop
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e7c:	bf00      	nop
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
	...

08002e88 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e8c:	4a06      	ldr	r2, [pc, #24]	; (8002ea8 <SystemInit+0x20>)
 8002e8e:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <SystemInit+0x20>)
 8002e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e9c:	bf00      	nop
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <LL_AHB1_GRP1_EnableClock>:
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002eb4:	4908      	ldr	r1, [pc, #32]	; (8002ed8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002eb6:	4b08      	ldr	r3, [pc, #32]	; (8002ed8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002eb8:	695a      	ldr	r2, [r3, #20]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002eca:	68fb      	ldr	r3, [r7, #12]
}
 8002ecc:	bf00      	nop
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	40021000 	.word	0x40021000

08002edc <LL_APB1_GRP1_EnableClock>:
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002ee4:	4908      	ldr	r1, [pc, #32]	; (8002f08 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ee6:	4b08      	ldr	r3, [pc, #32]	; (8002f08 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ee8:	69da      	ldr	r2, [r3, #28]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002ef0:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002ef2:	69da      	ldr	r2, [r3, #28]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002efa:	68fb      	ldr	r3, [r7, #12]
}
 8002efc:	bf00      	nop
 8002efe:	3714      	adds	r7, #20
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	40021000 	.word	0x40021000

08002f0c <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f043 0201 	orr.w	r2, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	601a      	str	r2, [r3, #0]
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f023 0201 	bic.w	r2, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	601a      	str	r2, [r3, #0]
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	601a      	str	r2, [r3, #0]
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <LL_TIM_OC_DisableFast>:
  * @note   OC5FE and OC6FE are not available for all F3 devices
  * @note   CH5 and CH6 channels are not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d028      	beq.n	8002fce <LL_TIM_OC_DisableFast+0x62>
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d023      	beq.n	8002fca <LL_TIM_OC_DisableFast+0x5e>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	2b10      	cmp	r3, #16
 8002f86:	d01e      	beq.n	8002fc6 <LL_TIM_OC_DisableFast+0x5a>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	2b40      	cmp	r3, #64	; 0x40
 8002f8c:	d019      	beq.n	8002fc2 <LL_TIM_OC_DisableFast+0x56>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f94:	d013      	beq.n	8002fbe <LL_TIM_OC_DisableFast+0x52>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f9c:	d00d      	beq.n	8002fba <LL_TIM_OC_DisableFast+0x4e>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa4:	d007      	beq.n	8002fb6 <LL_TIM_OC_DisableFast+0x4a>
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fac:	d101      	bne.n	8002fb2 <LL_TIM_OC_DisableFast+0x46>
 8002fae:	2307      	movs	r3, #7
 8002fb0:	e00e      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fb2:	2308      	movs	r3, #8
 8002fb4:	e00c      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fb6:	2306      	movs	r3, #6
 8002fb8:	e00a      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fba:	2305      	movs	r3, #5
 8002fbc:	e008      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fbe:	2304      	movs	r3, #4
 8002fc0:	e006      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e004      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e002      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <LL_TIM_OC_DisableFast+0x64>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3318      	adds	r3, #24
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	4a0b      	ldr	r2, [pc, #44]	; (8003008 <LL_TIM_OC_DisableFast+0x9c>)
 8002fdc:	5cd3      	ldrb	r3, [r2, r3]
 8002fde:	440b      	add	r3, r1
 8002fe0:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	4908      	ldr	r1, [pc, #32]	; (800300c <LL_TIM_OC_DisableFast+0xa0>)
 8002fea:	5ccb      	ldrb	r3, [r1, r3]
 8002fec:	4619      	mov	r1, r3
 8002fee:	2304      	movs	r3, #4
 8002ff0:	408b      	lsls	r3, r1
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	401a      	ands	r2, r3
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	601a      	str	r2, [r3, #0]

}
 8002ffa:	bf00      	nop
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	08004f9c 	.word	0x08004f9c
 800300c:	08004fa8 	.word	0x08004fa8

08003010 <LL_TIM_OC_EnablePreload>:
  * @note   OC5PE and OC6PE are not available for all F3 devices
  * @note   CH5 and CH6 channels are not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8003010:	b480      	push	{r7}
 8003012:	b085      	sub	sp, #20
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d028      	beq.n	8003072 <LL_TIM_OC_EnablePreload+0x62>
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	2b04      	cmp	r3, #4
 8003024:	d023      	beq.n	800306e <LL_TIM_OC_EnablePreload+0x5e>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	2b10      	cmp	r3, #16
 800302a:	d01e      	beq.n	800306a <LL_TIM_OC_EnablePreload+0x5a>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	2b40      	cmp	r3, #64	; 0x40
 8003030:	d019      	beq.n	8003066 <LL_TIM_OC_EnablePreload+0x56>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003038:	d013      	beq.n	8003062 <LL_TIM_OC_EnablePreload+0x52>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003040:	d00d      	beq.n	800305e <LL_TIM_OC_EnablePreload+0x4e>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003048:	d007      	beq.n	800305a <LL_TIM_OC_EnablePreload+0x4a>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003050:	d101      	bne.n	8003056 <LL_TIM_OC_EnablePreload+0x46>
 8003052:	2307      	movs	r3, #7
 8003054:	e00e      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 8003056:	2308      	movs	r3, #8
 8003058:	e00c      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 800305a:	2306      	movs	r3, #6
 800305c:	e00a      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 800305e:	2305      	movs	r3, #5
 8003060:	e008      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 8003062:	2304      	movs	r3, #4
 8003064:	e006      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 8003066:	2303      	movs	r3, #3
 8003068:	e004      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 800306a:	2302      	movs	r3, #2
 800306c:	e002      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <LL_TIM_OC_EnablePreload+0x64>
 8003072:	2300      	movs	r3, #0
 8003074:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	3318      	adds	r3, #24
 800307a:	4619      	mov	r1, r3
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	4a0a      	ldr	r2, [pc, #40]	; (80030a8 <LL_TIM_OC_EnablePreload+0x98>)
 8003080:	5cd3      	ldrb	r3, [r2, r3]
 8003082:	440b      	add	r3, r1
 8003084:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	7bfb      	ldrb	r3, [r7, #15]
 800308c:	4907      	ldr	r1, [pc, #28]	; (80030ac <LL_TIM_OC_EnablePreload+0x9c>)
 800308e:	5ccb      	ldrb	r3, [r1, r3]
 8003090:	4619      	mov	r1, r3
 8003092:	2308      	movs	r3, #8
 8003094:	408b      	lsls	r3, r1
 8003096:	431a      	orrs	r2, r3
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	601a      	str	r2, [r3, #0]
}
 800309c:	bf00      	nop
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	08004f9c 	.word	0x08004f9c
 80030ac:	08004fa8 	.word	0x08004fa8

080030b0 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80030c2:	f023 0307 	bic.w	r3, r3, #7
 80030c6:	683a      	ldr	r2, [r7, #0]
 80030c8:	431a      	orrs	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	609a      	str	r2, [r3, #8]
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80030da:	b480      	push	{r7}
 80030dc:	b083      	sub	sp, #12
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
 80030e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	605a      	str	r2, [r3, #4]
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	609a      	str	r2, [r3, #8]
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b094      	sub	sp, #80	; 0x50
 8003124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003126:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	605a      	str	r2, [r3, #4]
 8003130:	609a      	str	r2, [r3, #8]
 8003132:	60da      	str	r2, [r3, #12]
 8003134:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003136:	f107 031c 	add.w	r3, r7, #28
 800313a:	2220      	movs	r2, #32
 800313c:	2100      	movs	r1, #0
 800313e:	4618      	mov	r0, r3
 8003140:	f001 ff10 	bl	8004f64 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003144:	1d3b      	adds	r3, r7, #4
 8003146:	2200      	movs	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	605a      	str	r2, [r3, #4]
 800314c:	609a      	str	r2, [r3, #8]
 800314e:	60da      	str	r2, [r3, #12]
 8003150:	611a      	str	r2, [r3, #16]
 8003152:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8003154:	2001      	movs	r0, #1
 8003156:	f7ff fec1 	bl	8002edc <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 1;
 800315a:	2301      	movs	r3, #1
 800315c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800315e:	2300      	movs	r3, #0
 8003160:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4000;
 8003162:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8003166:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003168:	2300      	movs	r3, #0
 800316a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800316c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003170:	4619      	mov	r1, r3
 8003172:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003176:	f000 ffd9 	bl	800412c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 800317a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800317e:	f7ff fee5 	bl	8002f4c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003182:	2100      	movs	r1, #0
 8003184:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003188:	f7ff ff92 	bl	80030b0 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 800318c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003190:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003194:	f7ff ff3c 	bl	8003010 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003198:	2360      	movs	r3, #96	; 0x60
 800319a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800319c:	2300      	movs	r3, #0
 800319e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80031a0:	2300      	movs	r3, #0
 80031a2:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 3000;
 80031a4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80031a8:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80031aa:	2300      	movs	r3, #0
 80031ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80031ae:	f107 031c 	add.w	r3, r7, #28
 80031b2:	461a      	mov	r2, r3
 80031b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031b8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80031bc:	f001 f828 	bl	8004210 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 80031c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031c4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80031c8:	f7ff fed0 	bl	8002f6c <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80031cc:	2100      	movs	r1, #0
 80031ce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80031d2:	f7ff ff82 	bl	80030da <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80031d6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80031da:	f7ff ff91 	bl	8003100 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80031de:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80031e2:	f7ff fe63 	bl	8002eac <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80031e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80031ec:	2302      	movs	r3, #2
 80031ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80031f0:	2300      	movs	r3, #0
 80031f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031f8:	2300      	movs	r3, #0
 80031fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80031fc:	2301      	movs	r3, #1
 80031fe:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003200:	1d3b      	adds	r3, r7, #4
 8003202:	4619      	mov	r1, r3
 8003204:	4803      	ldr	r0, [pc, #12]	; (8003214 <MX_TIM2_Init+0xf4>)
 8003206:	f000 f9f2 	bl	80035ee <LL_GPIO_Init>

}
 800320a:	bf00      	nop
 800320c:	3750      	adds	r7, #80	; 0x50
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	48000400 	.word	0x48000400

08003218 <MX_PWM_TurnOn>:

/* USER CODE BEGIN 1 */

//ThisFunction enable the counter used to create the PWM signal
void MX_PWM_TurnOn(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM2);
 800321c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003220:	f7ff fe74 	bl	8002f0c <LL_TIM_EnableCounter>
	return;
 8003224:	bf00      	nop
}
 8003226:	bd80      	pop	{r7, pc}

08003228 <MX_PWM_TurnOff>:

//ThisFunction disable the counter used to create the PWM signal
void MX_PWM_TurnOff(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
	LL_TIM_DisableCounter(TIM2);
 800322c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003230:	f7ff fe7c 	bl	8002f2c <LL_TIM_DisableCounter>
	return;
 8003234:	bf00      	nop
}
 8003236:	bd80      	pop	{r7, pc}

08003238 <LL_ADC_REG_SetSequencerLength>:
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	f023 020f 	bic.w	r2, r3, #15
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	431a      	orrs	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003252:	bf00      	nop
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <LL_ADC_IsEnabled>:
{
 800325e:	b480      	push	{r7}
 8003260:	b083      	sub	sp, #12
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b01      	cmp	r3, #1
 8003270:	bf0c      	ite	eq
 8003272:	2301      	moveq	r3, #1
 8003274:	2300      	movne	r3, #0
 8003276:	b2db      	uxtb	r3, r3
}
 8003278:	4618      	mov	r0, r3
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8003284:	b590      	push	{r4, r7, lr}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800328e:	2300      	movs	r3, #0
 8003290:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8003292:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003296:	f7ff ffe2 	bl	800325e <LL_ADC_IsEnabled>
 800329a:	4604      	mov	r4, r0
 800329c:	4817      	ldr	r0, [pc, #92]	; (80032fc <LL_ADC_CommonInit+0x78>)
 800329e:	f7ff ffde 	bl	800325e <LL_ADC_IsEnabled>
 80032a2:	4603      	mov	r3, r0
 80032a4:	4323      	orrs	r3, r4
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d120      	bne.n	80032ec <LL_ADC_CommonInit+0x68>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d012      	beq.n	80032d8 <LL_ADC_CommonInit+0x54>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689a      	ldr	r2, [r3, #8]
 80032b6:	4b12      	ldr	r3, [pc, #72]	; (8003300 <LL_ADC_CommonInit+0x7c>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	6811      	ldr	r1, [r2, #0]
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	6852      	ldr	r2, [r2, #4]
 80032c2:	4311      	orrs	r1, r2
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	6892      	ldr	r2, [r2, #8]
 80032c8:	4311      	orrs	r1, r2
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	68d2      	ldr	r2, [r2, #12]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	431a      	orrs	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	609a      	str	r2, [r3, #8]
 80032d6:	e00b      	b.n	80032f0 <LL_ADC_CommonInit+0x6c>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	4b08      	ldr	r3, [pc, #32]	; (8003300 <LL_ADC_CommonInit+0x7c>)
 80032de:	4013      	ands	r3, r2
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	431a      	orrs	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	609a      	str	r2, [r3, #8]
 80032ea:	e001      	b.n	80032f0 <LL_ADC_CommonInit+0x6c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd90      	pop	{r4, r7, pc}
 80032fa:	bf00      	nop
 80032fc:	50000100 	.word	0x50000100
 8003300:	fffc30e0 	.word	0xfffc30e0

08003304 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800330e:	2300      	movs	r3, #0
 8003310:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7ff ffa3 	bl	800325e <LL_ADC_IsEnabled>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d111      	bne.n	8003342 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003326:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	6811      	ldr	r1, [r2, #0]
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	6852      	ldr	r2, [r2, #4]
 8003332:	4311      	orrs	r1, r2
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	6892      	ldr	r2, [r2, #8]
 8003338:	430a      	orrs	r2, r1
 800333a:	431a      	orrs	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	60da      	str	r2, [r3, #12]
 8003340:	e001      	b.n	8003346 <LL_ADC_Init+0x42>
    
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8003346:	7bfb      	ldrb	r3, [r7, #15]
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800335a:	2300      	movs	r3, #0
 800335c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7ff ff7d 	bl	800325e <LL_ADC_IsEnabled>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d132      	bne.n	80033d0 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d015      	beq.n	800339e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	4b1a      	ldr	r3, [pc, #104]	; (80033e0 <LL_ADC_REG_Init+0x90>)
 8003378:	4013      	ands	r3, r2
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	6811      	ldr	r1, [r2, #0]
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	6892      	ldr	r2, [r2, #8]
 8003382:	4311      	orrs	r1, r2
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	68d2      	ldr	r2, [r2, #12]
 8003388:	4311      	orrs	r1, r2
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	6912      	ldr	r2, [r2, #16]
 800338e:	4311      	orrs	r1, r2
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	6952      	ldr	r2, [r2, #20]
 8003394:	430a      	orrs	r2, r1
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	60da      	str	r2, [r3, #12]
 800339c:	e011      	b.n	80033c2 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	4b0f      	ldr	r3, [pc, #60]	; (80033e0 <LL_ADC_REG_Init+0x90>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	6811      	ldr	r1, [r2, #0]
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	68d2      	ldr	r2, [r2, #12]
 80033ae:	4311      	orrs	r1, r2
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	6912      	ldr	r2, [r2, #16]
 80033b4:	4311      	orrs	r1, r2
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	6952      	ldr	r2, [r2, #20]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }
    
    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	4619      	mov	r1, r3
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f7ff ff35 	bl	8003238 <LL_ADC_REG_SetSequencerLength>
 80033ce:	e001      	b.n	80033d4 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	fff0c03c 	.word	0xfff0c03c

080033e4 <LL_GPIO_SetPinMode>:
{
 80033e4:	b480      	push	{r7}
 80033e6:	b089      	sub	sp, #36	; 0x24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	613b      	str	r3, [r7, #16]
  return result;
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	fab3 f383 	clz	r3, r3
 8003406:	b2db      	uxtb	r3, r3
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	2103      	movs	r1, #3
 800340c:	fa01 f303 	lsl.w	r3, r1, r3
 8003410:	43db      	mvns	r3, r3
 8003412:	401a      	ands	r2, r3
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	fa93 f3a3 	rbit	r3, r3
 800341e:	61bb      	str	r3, [r7, #24]
  return result;
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	6879      	ldr	r1, [r7, #4]
 800342c:	fa01 f303 	lsl.w	r3, r1, r3
 8003430:	431a      	orrs	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	601a      	str	r2, [r3, #0]
}
 8003436:	bf00      	nop
 8003438:	3724      	adds	r7, #36	; 0x24
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr

08003442 <LL_GPIO_SetPinOutputType>:
{
 8003442:	b480      	push	{r7}
 8003444:	b085      	sub	sp, #20
 8003446:	af00      	add	r7, sp, #0
 8003448:	60f8      	str	r0, [r7, #12]
 800344a:	60b9      	str	r1, [r7, #8]
 800344c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	43db      	mvns	r3, r3
 8003456:	401a      	ands	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	fb01 f303 	mul.w	r3, r1, r3
 8003460:	431a      	orrs	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	605a      	str	r2, [r3, #4]
}
 8003466:	bf00      	nop
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <LL_GPIO_SetPinSpeed>:
{
 8003472:	b480      	push	{r7}
 8003474:	b089      	sub	sp, #36	; 0x24
 8003476:	af00      	add	r7, sp, #0
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	fa93 f3a3 	rbit	r3, r3
 800348c:	613b      	str	r3, [r7, #16]
  return result;
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	fab3 f383 	clz	r3, r3
 8003494:	b2db      	uxtb	r3, r3
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	2103      	movs	r1, #3
 800349a:	fa01 f303 	lsl.w	r3, r1, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	401a      	ands	r2, r3
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	fa93 f3a3 	rbit	r3, r3
 80034ac:	61bb      	str	r3, [r7, #24]
  return result;
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	fab3 f383 	clz	r3, r3
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	fa01 f303 	lsl.w	r3, r1, r3
 80034be:	431a      	orrs	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	609a      	str	r2, [r3, #8]
}
 80034c4:	bf00      	nop
 80034c6:	3724      	adds	r7, #36	; 0x24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <LL_GPIO_SetPinPull>:
{
 80034d0:	b480      	push	{r7}
 80034d2:	b089      	sub	sp, #36	; 0x24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	fa93 f3a3 	rbit	r3, r3
 80034ea:	613b      	str	r3, [r7, #16]
  return result;
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	fab3 f383 	clz	r3, r3
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	2103      	movs	r1, #3
 80034f8:	fa01 f303 	lsl.w	r3, r1, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	401a      	ands	r2, r3
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	fa93 f3a3 	rbit	r3, r3
 800350a:	61bb      	str	r3, [r7, #24]
  return result;
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	fab3 f383 	clz	r3, r3
 8003512:	b2db      	uxtb	r3, r3
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	fa01 f303 	lsl.w	r3, r1, r3
 800351c:	431a      	orrs	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	60da      	str	r2, [r3, #12]
}
 8003522:	bf00      	nop
 8003524:	3724      	adds	r7, #36	; 0x24
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <LL_GPIO_SetAFPin_0_7>:
{
 800352e:	b480      	push	{r7}
 8003530:	b089      	sub	sp, #36	; 0x24
 8003532:	af00      	add	r7, sp, #0
 8003534:	60f8      	str	r0, [r7, #12]
 8003536:	60b9      	str	r1, [r7, #8]
 8003538:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a1a      	ldr	r2, [r3, #32]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	fa93 f3a3 	rbit	r3, r3
 8003548:	613b      	str	r3, [r7, #16]
  return result;
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	fab3 f383 	clz	r3, r3
 8003550:	b2db      	uxtb	r3, r3
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	210f      	movs	r1, #15
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43db      	mvns	r3, r3
 800355c:	401a      	ands	r2, r3
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	fa93 f3a3 	rbit	r3, r3
 8003568:	61bb      	str	r3, [r7, #24]
  return result;
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	fab3 f383 	clz	r3, r3
 8003570:	b2db      	uxtb	r3, r3
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	fa01 f303 	lsl.w	r3, r1, r3
 800357a:	431a      	orrs	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	621a      	str	r2, [r3, #32]
}
 8003580:	bf00      	nop
 8003582:	3724      	adds	r7, #36	; 0x24
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <LL_GPIO_SetAFPin_8_15>:
{
 800358c:	b480      	push	{r7}
 800358e:	b089      	sub	sp, #36	; 0x24
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	0a1b      	lsrs	r3, r3, #8
 80035a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	fa93 f3a3 	rbit	r3, r3
 80035a8:	613b      	str	r3, [r7, #16]
  return result;
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	fab3 f383 	clz	r3, r3
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	210f      	movs	r1, #15
 80035b6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ba:	43db      	mvns	r3, r3
 80035bc:	401a      	ands	r2, r3
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	0a1b      	lsrs	r3, r3, #8
 80035c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	fa93 f3a3 	rbit	r3, r3
 80035ca:	61bb      	str	r3, [r7, #24]
  return result;
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	fab3 f383 	clz	r3, r3
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	fa01 f303 	lsl.w	r3, r1, r3
 80035dc:	431a      	orrs	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80035e2:	bf00      	nop
 80035e4:	3724      	adds	r7, #36	; 0x24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr

080035ee <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b088      	sub	sp, #32
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
 80035f6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	fa93 f3a3 	rbit	r3, r3
 8003604:	613b      	str	r3, [r7, #16]
  return result;
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	fab3 f383 	clz	r3, r3
 800360c:	b2db      	uxtb	r3, r3
 800360e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003610:	e051      	b.n	80036b6 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	2101      	movs	r1, #1
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	fa01 f303 	lsl.w	r3, r1, r3
 800361e:	4013      	ands	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d043      	beq.n	80036b0 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d003      	beq.n	8003638 <LL_GPIO_Init+0x4a>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2b02      	cmp	r3, #2
 8003636:	d10e      	bne.n	8003656 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	461a      	mov	r2, r3
 800363e:	69b9      	ldr	r1, [r7, #24]
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7ff ff16 	bl	8003472 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	6819      	ldr	r1, [r3, #0]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	461a      	mov	r2, r3
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f7ff fef6 	bl	8003442 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	461a      	mov	r2, r3
 800365c:	69b9      	ldr	r1, [r7, #24]
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7ff ff36 	bl	80034d0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b02      	cmp	r3, #2
 800366a:	d11a      	bne.n	80036a2 <LL_GPIO_Init+0xb4>
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	fa93 f3a3 	rbit	r3, r3
 8003676:	60bb      	str	r3, [r7, #8]
  return result;
 8003678:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800367a:	fab3 f383 	clz	r3, r3
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b07      	cmp	r3, #7
 8003682:	d807      	bhi.n	8003694 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	461a      	mov	r2, r3
 800368a:	69b9      	ldr	r1, [r7, #24]
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f7ff ff4e 	bl	800352e <LL_GPIO_SetAFPin_0_7>
 8003692:	e006      	b.n	80036a2 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	461a      	mov	r2, r3
 800369a:	69b9      	ldr	r1, [r7, #24]
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f7ff ff75 	bl	800358c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	461a      	mov	r2, r3
 80036a8:	69b9      	ldr	r1, [r7, #24]
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f7ff fe9a 	bl	80033e4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	3301      	adds	r3, #1
 80036b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	fa22 f303 	lsr.w	r3, r2, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1a6      	bne.n	8003612 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3720      	adds	r7, #32
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <LL_I2C_Enable>:
{
 80036ce:	b480      	push	{r7}
 80036d0:	b083      	sub	sp, #12
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f043 0201 	orr.w	r2, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	601a      	str	r2, [r3, #0]
}
 80036e2:	bf00      	nop
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <LL_I2C_Disable>:
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f023 0201 	bic.w	r2, r3, #1
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	601a      	str	r2, [r3, #0]
}
 8003702:	bf00      	nop
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr

0800370e <LL_I2C_ConfigFilters>:
{
 800370e:	b480      	push	{r7}
 8003710:	b085      	sub	sp, #20
 8003712:	af00      	add	r7, sp, #0
 8003714:	60f8      	str	r0, [r7, #12]
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	0219      	lsls	r1, r3, #8
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	430b      	orrs	r3, r1
 800372a:	431a      	orrs	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	601a      	str	r2, [r3, #0]
}
 8003730:	bf00      	nop
 8003732:	3714      	adds	r7, #20
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <LL_I2C_SetOwnAddress1>:
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003750:	f023 0307 	bic.w	r3, r3, #7
 8003754:	68b9      	ldr	r1, [r7, #8]
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	430a      	orrs	r2, r1
 800375a:	431a      	orrs	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	609a      	str	r2, [r3, #8]
}
 8003760:	bf00      	nop
 8003762:	3714      	adds	r7, #20
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <LL_I2C_EnableOwnAddress1>:
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	609a      	str	r2, [r3, #8]
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <LL_I2C_DisableOwnAddress1>:
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	609a      	str	r2, [r3, #8]
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <LL_I2C_SetTiming>:
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	611a      	str	r2, [r3, #16]
}
 80037bc:	bf00      	nop
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <LL_I2C_SetMode>:
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	431a      	orrs	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	601a      	str	r2, [r3, #0]
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <LL_I2C_AcknowledgeNextData>:
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	431a      	orrs	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	605a      	str	r2, [r3, #4]
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ff65 	bl	80036ee <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	6899      	ldr	r1, [r3, #8]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	461a      	mov	r2, r3
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7ff ff6d 	bl	800370e <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	4619      	mov	r1, r3
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7ff ffb6 	bl	80037ac <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff ff44 	bl	80036ce <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7ff ffa0 	bl	800378c <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	6919      	ldr	r1, [r3, #16]
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	461a      	mov	r2, r3
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7ff ff70 	bl	800373c <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f7ff ff81 	bl	800376c <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4619      	mov	r1, r3
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f7ff ffa9 	bl	80037c8 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	4619      	mov	r1, r3
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f7ff ffb6 	bl	80037ee <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <LL_RTC_SetHourFormat>:
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	431a      	orrs	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	609a      	str	r2, [r3, #8]
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr

080038b2 <LL_RTC_GetHourFormat>:
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <LL_RTC_EnableInitMode>:
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f04f 32ff 	mov.w	r2, #4294967295
 80038dc:	60da      	str	r2, [r3, #12]
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <LL_RTC_DisableInitMode>:
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038f8:	60da      	str	r2, [r3, #12]
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <LL_RTC_IsShadowRegBypassEnabled>:
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 0320 	and.w	r3, r3, #32
 8003916:	2b20      	cmp	r3, #32
 8003918:	bf0c      	ite	eq
 800391a:	2301      	moveq	r3, #1
 800391c:	2300      	movne	r3, #0
 800391e:	b2db      	uxtb	r3, r3
}
 8003920:	4618      	mov	r0, r3
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <LL_RTC_SetAsynchPrescaler>:
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	041b      	lsls	r3, r3, #16
 8003942:	431a      	orrs	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	611a      	str	r2, [r3, #16]
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <LL_RTC_SetSynchPrescaler>:
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003966:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800396a:	683a      	ldr	r2, [r7, #0]
 800396c:	431a      	orrs	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	611a      	str	r2, [r3, #16]
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <LL_RTC_EnableWriteProtection>:
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	22ff      	movs	r2, #255	; 0xff
 800398a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <LL_RTC_DisableWriteProtection>:
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	22ca      	movs	r2, #202	; 0xca
 80039a4:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2253      	movs	r2, #83	; 0x53
 80039aa:	625a      	str	r2, [r3, #36]	; 0x24
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <LL_RTC_TIME_Config>:
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
 80039c4:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 80039c6:	2300      	movs	r3, #0
 80039c8:	617b      	str	r3, [r7, #20]
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	041b      	lsls	r3, r3, #16
 80039ce:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	021b      	lsls	r3, r3, #8
 80039da:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 80039dc:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 80039e2:	4313      	orrs	r3, r2
 80039e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 80039ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	431a      	orrs	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	601a      	str	r2, [r3, #0]
}
 80039fa:	bf00      	nop
 80039fc:	371c      	adds	r7, #28
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
	...

08003a08 <LL_RTC_DATE_Config>:
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	603b      	str	r3, [r7, #0]
  uint32_t temp = 0U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	617b      	str	r3, [r7, #20]
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	035a      	lsls	r2, r3, #13
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8003a1e:	6a3b      	ldr	r3, [r7, #32]
 8003a20:	041b      	lsls	r3, r3, #16
 8003a22:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8003a26:	431a      	orrs	r2, r3
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	021b      	lsls	r3, r3, #8
 8003a2c:	b29b      	uxth	r3, r3
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8003a2e:	431a      	orrs	r2, r3
         (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	b2db      	uxtb	r3, r3
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8003a34:	4313      	orrs	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <LL_RTC_DATE_Config+0x4c>)
 8003a3e:	4013      	ands	r3, r2
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	605a      	str	r2, [r3, #4]
}
 8003a48:	bf00      	nop
 8003a4a:	371c      	adds	r7, #28
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	ff0000c0 	.word	0xff0000c0

08003a58 <LL_RTC_IsActiveFlag_INIT>:
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a68:	2b40      	cmp	r3, #64	; 0x40
 8003a6a:	bf0c      	ite	eq
 8003a6c:	2301      	moveq	r3, #1
 8003a6e:	2300      	movne	r3, #0
 8003a70:	b2db      	uxtb	r3, r3
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <LL_RTC_IsActiveFlag_RS>:
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	2b20      	cmp	r3, #32
 8003a90:	bf0c      	ite	eq
 8003a92:	2301      	moveq	r3, #1
 8003a94:	2300      	movne	r3, #0
 8003a96:	b2db      	uxtb	r3, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <LL_RTC_ClearFlag_RS>:
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab4:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	60da      	str	r2, [r3, #12]
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <LL_SYSTICK_IsActiveCounterFlag>:
  * @note   It can be used in timeout function on application side.
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8003acc:	4b07      	ldr	r3, [pc, #28]	; (8003aec <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ad8:	bf0c      	ite	eq
 8003ada:	2301      	moveq	r3, #1
 8003adc:	2300      	movne	r3, #0
 8003ade:	b2db      	uxtb	r3, r3
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	e000e010 	.word	0xe000e010

08003af0 <LL_RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized
  */
ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_RTC_HOURFORMAT(RTC_InitStruct->HourFormat));
  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
  assert_param(IS_LL_RTC_SYNCH_PREDIV(RTC_InitStruct->SynchPrescaler));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff ff4a 	bl	8003998 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f96d 	bl	8003de4 <LL_RTC_EnterInitMode>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d016      	beq.n	8003b3e <LL_RTC_Init+0x4e>
  {
    /* Set Hour Format */
    LL_RTC_SetHourFormat(RTCx, RTC_InitStruct->HourFormat);
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4619      	mov	r1, r3
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7ff feb8 	bl	800388c <LL_RTC_SetHourFormat>

    /* Configure Synchronous and Asynchronous prescaler factor */
    LL_RTC_SetSynchPrescaler(RTCx, RTC_InitStruct->SynchPrescaler);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	4619      	mov	r1, r3
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7ff ff16 	bl	8003954 <LL_RTC_SetSynchPrescaler>
    LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7ff fefc 	bl	800392c <LL_RTC_SetAsynchPrescaler>

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7ff fed8 	bl	80038ea <LL_RTC_DisableInitMode>

    status = SUCCESS;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f7ff ff1d 	bl	800397e <LL_RTC_EnableWriteProtection>

  return status;
 8003b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
	...

08003b50 <LL_RTC_TIME_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)
{
 8003b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b52:	b089      	sub	sp, #36	; 0x24
 8003b54:	af02      	add	r7, sp, #8
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d109      	bne.n	8003b7a <LL_RTC_TIME_Init+0x2a>
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f7ff fea3 	bl	80038b2 <LL_RTC_GetHourFormat>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10c      	bne.n	8003b8c <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(RTC_TimeStruct->Hours));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e008      	b.n	8003b8c <LL_RTC_TIME_Init+0x3c>
    assert_param(IS_LL_RTC_MINUTES(RTC_TimeStruct->Minutes));
    assert_param(IS_LL_RTC_SECONDS(RTC_TimeStruct->Seconds));
  }
  else
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f7ff fe99 	bl	80038b2 <LL_RTC_GetHourFormat>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d102      	bne.n	8003b8c <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	601a      	str	r2, [r3, #0]
    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)));
    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds)));
  }

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f7ff ff03 	bl	8003998 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 f926 	bl	8003de4 <LL_RTC_EnterInitMode>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d073      	beq.n	8003c86 <LL_RTC_TIME_Init+0x136>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00f      	beq.n	8003bc4 <LL_RTC_TIME_Init+0x74>
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6819      	ldr	r1, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	791b      	ldrb	r3, [r3, #4]
 8003bac:	461a      	mov	r2, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	795b      	ldrb	r3, [r3, #5]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003bb2:	4618      	mov	r0, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	799b      	ldrb	r3, [r3, #6]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	4603      	mov	r3, r0
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f7ff fefb 	bl	80039b8 <LL_RTC_TIME_Config>
 8003bc2:	e04f      	b.n	8003c64 <LL_RTC_TIME_Init+0x114>
    }
    else
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681c      	ldr	r4, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	791b      	ldrb	r3, [r3, #4]
 8003bcc:	4a32      	ldr	r2, [pc, #200]	; (8003c98 <LL_RTC_TIME_Init+0x148>)
 8003bce:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd2:	08db      	lsrs	r3, r3, #3
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	b2d8      	uxtb	r0, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	791a      	ldrb	r2, [r3, #4]
 8003bde:	4b2e      	ldr	r3, [pc, #184]	; (8003c98 <LL_RTC_TIME_Init+0x148>)
 8003be0:	fba3 1302 	umull	r1, r3, r3, r2
 8003be4:	08d9      	lsrs	r1, r3, #3
 8003be6:	460b      	mov	r3, r1
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	440b      	add	r3, r1
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	4303      	orrs	r3, r0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	795b      	ldrb	r3, [r3, #5]
 8003bfc:	4a26      	ldr	r2, [pc, #152]	; (8003c98 <LL_RTC_TIME_Init+0x148>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	08db      	lsrs	r3, r3, #3
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	b2d8      	uxtb	r0, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	795a      	ldrb	r2, [r3, #5]
 8003c0e:	4b22      	ldr	r3, [pc, #136]	; (8003c98 <LL_RTC_TIME_Init+0x148>)
 8003c10:	fba3 1302 	umull	r1, r3, r3, r2
 8003c14:	08d9      	lsrs	r1, r3, #3
 8003c16:	460b      	mov	r3, r1
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	440b      	add	r3, r1
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	4303      	orrs	r3, r0
 8003c24:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003c26:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	799b      	ldrb	r3, [r3, #6]
 8003c2c:	4a1a      	ldr	r2, [pc, #104]	; (8003c98 <LL_RTC_TIME_Init+0x148>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	08db      	lsrs	r3, r3, #3
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	011b      	lsls	r3, r3, #4
 8003c38:	b2d8      	uxtb	r0, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	799a      	ldrb	r2, [r3, #6]
 8003c3e:	4b16      	ldr	r3, [pc, #88]	; (8003c98 <LL_RTC_TIME_Init+0x148>)
 8003c40:	fba3 1302 	umull	r1, r3, r3, r2
 8003c44:	08d9      	lsrs	r1, r3, #3
 8003c46:	460b      	mov	r3, r1
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	4303      	orrs	r3, r0
 8003c54:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	4633      	mov	r3, r6
 8003c5a:	462a      	mov	r2, r5
 8003c5c:	4621      	mov	r1, r4
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f7ff feaa 	bl	80039b8 <LL_RTC_TIME_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f7ff fe40 	bl	80038ea <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f7ff fe4b 	bl	8003906 <LL_RTC_IsShadowRegBypassEnabled>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d105      	bne.n	8003c82 <LL_RTC_TIME_Init+0x132>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 f8e9 	bl	8003e4e <LL_RTC_WaitForSynchro>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	75fb      	strb	r3, [r7, #23]
 8003c80:	e001      	b.n	8003c86 <LL_RTC_TIME_Init+0x136>
    }
    else
    {
      status = SUCCESS;
 8003c82:	2300      	movs	r3, #0
 8003c84:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f7ff fe79 	bl	800397e <LL_RTC_EnableWriteProtection>

  return status;
 8003c8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	371c      	adds	r7, #28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c96:	bf00      	nop
 8003c98:	cccccccd 	.word	0xcccccccd

08003c9c <LL_RTC_DATE_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Day register is configured
  *          - ERROR: RTC Day register is not configured
  */
ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct)
{
 8003c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c9e:	b089      	sub	sp, #36	; 0x24
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10e      	bne.n	8003cd0 <LL_RTC_DATE_Init+0x34>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	785b      	ldrb	r3, [r3, #1]
 8003cb6:	f003 0310 	and.w	r3, r3, #16
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d008      	beq.n	8003cd0 <LL_RTC_DATE_Init+0x34>
  {
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t)~(0x10U)) + 0x0AU;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	785b      	ldrb	r3, [r3, #1]
 8003cc2:	f023 0310 	bic.w	r3, r3, #16
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	330a      	adds	r3, #10
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	705a      	strb	r2, [r3, #1]
    assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Day)));
  }
  assert_param(IS_LL_RTC_WEEKDAY(RTC_DateStruct->WeekDay));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f7ff fe61 	bl	8003998 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 f884 	bl	8003de4 <LL_RTC_EnterInitMode>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d075      	beq.n	8003dce <LL_RTC_DATE_Init+0x132>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d010      	beq.n	8003d0a <LL_RTC_DATE_Init+0x6e>
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	4619      	mov	r1, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	789b      	ldrb	r3, [r3, #2]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	785b      	ldrb	r3, [r3, #1]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	78db      	ldrb	r3, [r3, #3]
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	4603      	mov	r3, r0
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f7ff fe80 	bl	8003a08 <LL_RTC_DATE_Config>
 8003d08:	e050      	b.n	8003dac <LL_RTC_DATE_Init+0x110>
    }
    else
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	461c      	mov	r4, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	789b      	ldrb	r3, [r3, #2]
 8003d14:	4a32      	ldr	r2, [pc, #200]	; (8003de0 <LL_RTC_DATE_Init+0x144>)
 8003d16:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1a:	08db      	lsrs	r3, r3, #3
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	011b      	lsls	r3, r3, #4
 8003d20:	b2d8      	uxtb	r0, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	789a      	ldrb	r2, [r3, #2]
 8003d26:	4b2e      	ldr	r3, [pc, #184]	; (8003de0 <LL_RTC_DATE_Init+0x144>)
 8003d28:	fba3 1302 	umull	r1, r3, r3, r2
 8003d2c:	08d9      	lsrs	r1, r3, #3
 8003d2e:	460b      	mov	r3, r1
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	005b      	lsls	r3, r3, #1
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	4303      	orrs	r3, r0
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	785b      	ldrb	r3, [r3, #1]
 8003d44:	4a26      	ldr	r2, [pc, #152]	; (8003de0 <LL_RTC_DATE_Init+0x144>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	08db      	lsrs	r3, r3, #3
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	011b      	lsls	r3, r3, #4
 8003d50:	b2d8      	uxtb	r0, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	785a      	ldrb	r2, [r3, #1]
 8003d56:	4b22      	ldr	r3, [pc, #136]	; (8003de0 <LL_RTC_DATE_Init+0x144>)
 8003d58:	fba3 1302 	umull	r1, r3, r3, r2
 8003d5c:	08d9      	lsrs	r1, r3, #3
 8003d5e:	460b      	mov	r3, r1
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	4303      	orrs	r3, r0
 8003d6c:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003d6e:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	78db      	ldrb	r3, [r3, #3]
 8003d74:	4a1a      	ldr	r2, [pc, #104]	; (8003de0 <LL_RTC_DATE_Init+0x144>)
 8003d76:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7a:	08db      	lsrs	r3, r3, #3
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	b2d8      	uxtb	r0, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	78da      	ldrb	r2, [r3, #3]
 8003d86:	4b16      	ldr	r3, [pc, #88]	; (8003de0 <LL_RTC_DATE_Init+0x144>)
 8003d88:	fba3 1302 	umull	r1, r3, r3, r2
 8003d8c:	08d9      	lsrs	r1, r3, #3
 8003d8e:	460b      	mov	r3, r1
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	4303      	orrs	r3, r0
 8003d9c:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	4633      	mov	r3, r6
 8003da2:	462a      	mov	r2, r5
 8003da4:	4621      	mov	r1, r4
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f7ff fe2e 	bl	8003a08 <LL_RTC_DATE_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f7ff fd9c 	bl	80038ea <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f7ff fda7 	bl	8003906 <LL_RTC_IsShadowRegBypassEnabled>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d105      	bne.n	8003dca <LL_RTC_DATE_Init+0x12e>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 f845 	bl	8003e4e <LL_RTC_WaitForSynchro>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	75fb      	strb	r3, [r7, #23]
 8003dc8:	e001      	b.n	8003dce <LL_RTC_DATE_Init+0x132>
    }
    else
    {
      status = SUCCESS;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f7ff fdd5 	bl	800397e <LL_RTC_EnableWriteProtection>

  return status;
 8003dd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dde:	bf00      	nop
 8003de0:	cccccccd 	.word	0xcccccccd

08003de4 <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b086      	sub	sp, #24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8003dec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003df0:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 8003df2:	2300      	movs	r3, #0
 8003df4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Check if the Initialization mode is set */
  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7ff fe2c 	bl	8003a58 <LL_RTC_IsActiveFlag_INIT>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d11e      	bne.n	8003e44 <LL_RTC_EnterInitMode+0x60>
  {
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7ff fd61 	bl	80038ce <LL_RTC_EnableInitMode>

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff fe23 	bl	8003a58 <LL_RTC_IsActiveFlag_INIT>
 8003e12:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 8003e14:	e010      	b.n	8003e38 <LL_RTC_EnterInitMode+0x54>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8003e16:	f7ff fe57 	bl	8003ac8 <LL_SYSTICK_IsActiveCounterFlag>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d102      	bne.n	8003e26 <LL_RTC_EnterInitMode+0x42>
      {
        timeout --;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff fe16 	bl	8003a58 <LL_RTC_IsActiveFlag_INIT>
 8003e2c:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d101      	bne.n	8003e38 <LL_RTC_EnterInitMode+0x54>
      {
        status = ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <LL_RTC_EnterInitMode+0x60>
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d1e8      	bne.n	8003e16 <LL_RTC_EnterInitMode+0x32>
      }
    }
  }
  return status;
 8003e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3718      	adds	r7, #24
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b086      	sub	sp, #24
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8003e56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e5a:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8003e60:	2300      	movs	r3, #0
 8003e62:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff fe1d 	bl	8003aa4 <LL_RTC_ClearFlag_RS>

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7ff fe07 	bl	8003a7e <LL_RTC_IsActiveFlag_RS>
 8003e70:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 0U))
 8003e72:	e010      	b.n	8003e96 <LL_RTC_WaitForSynchro+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8003e74:	f7ff fe28 	bl	8003ac8 <LL_SYSTICK_IsActiveCounterFlag>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d102      	bne.n	8003e84 <LL_RTC_WaitForSynchro+0x36>
    {
      timeout--;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	3b01      	subs	r3, #1
 8003e82:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f7ff fdfa 	bl	8003a7e <LL_RTC_IsActiveFlag_RS>
 8003e8a:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <LL_RTC_WaitForSynchro+0x48>
    {
      status = ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 0U))
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <LL_RTC_WaitForSynchro+0x54>
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1e8      	bne.n	8003e74 <LL_RTC_WaitForSynchro+0x26>
    }
  }

  if (status != ERROR)
 8003ea2:	7dfb      	ldrb	r3, [r7, #23]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d01e      	beq.n	8003ee6 <LL_RTC_WaitForSynchro+0x98>
  {
    timeout = RTC_SYNCHRO_TIMEOUT;
 8003ea8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003eac:	60fb      	str	r3, [r7, #12]
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff fde5 	bl	8003a7e <LL_RTC_IsActiveFlag_RS>
 8003eb4:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 8003eb6:	e010      	b.n	8003eda <LL_RTC_WaitForSynchro+0x8c>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8003eb8:	f7ff fe06 	bl	8003ac8 <LL_SYSTICK_IsActiveCounterFlag>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d102      	bne.n	8003ec8 <LL_RTC_WaitForSynchro+0x7a>
      {
        timeout--;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f7ff fdd8 	bl	8003a7e <LL_RTC_IsActiveFlag_RS>
 8003ece:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <LL_RTC_WaitForSynchro+0x8c>
      {
        status = ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <LL_RTC_WaitForSynchro+0x98>
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d1e8      	bne.n	8003eb8 <LL_RTC_WaitForSynchro+0x6a>
      }
    }
  }

  return (status);
 8003ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3718      	adds	r7, #24
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <LL_SPI_IsEnabled>:
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f00:	2b40      	cmp	r3, #64	; 0x40
 8003f02:	d101      	bne.n	8003f08 <LL_SPI_IsEnabled+0x18>
 8003f04:	2301      	movs	r3, #1
 8003f06:	e000      	b.n	8003f0a <LL_SPI_IsEnabled+0x1a>
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <LL_SPI_SetRxFIFOThreshold>:
{
 8003f16:	b480      	push	{r7}
 8003f18:	b083      	sub	sp, #12
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
 8003f1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	605a      	str	r2, [r3, #4]
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <LL_SPI_SetCRCPolynomial>:
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	611a      	str	r2, [r3, #16]
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff ffc0 	bl	8003ef0 <LL_SPI_IsEnabled>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d145      	bne.n	8004002 <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f7e:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	6811      	ldr	r1, [r2, #0]
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	6852      	ldr	r2, [r2, #4]
 8003f8a:	4311      	orrs	r1, r2
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	68d2      	ldr	r2, [r2, #12]
 8003f90:	4311      	orrs	r1, r2
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	6912      	ldr	r2, [r2, #16]
 8003f96:	4311      	orrs	r1, r2
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	6952      	ldr	r2, [r2, #20]
 8003f9c:	4311      	orrs	r1, r2
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	6992      	ldr	r2, [r2, #24]
 8003fa2:	4311      	orrs	r1, r2
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	69d2      	ldr	r2, [r2, #28]
 8003fa8:	4311      	orrs	r1, r2
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	6a12      	ldr	r2, [r2, #32]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003fbe:	f023 0304 	bic.w	r3, r3, #4
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	6891      	ldr	r1, [r2, #8]
 8003fc6:	683a      	ldr	r2, [r7, #0]
 8003fc8:	6952      	ldr	r2, [r2, #20]
 8003fca:	0c12      	lsrs	r2, r2, #16
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fdc:	d204      	bcs.n	8003fe8 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8003fde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7ff ff97 	bl	8003f16 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ff0:	d105      	bne.n	8003ffe <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff ff9f 	bl	8003f3c <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003ffe:	2300      	movs	r3, #0
 8004000:	73fb      	strb	r3, [r7, #15]

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2S_SUPPORT */
  return status;
 8004002:	7bfb      	ldrb	r3, [r7, #15]
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <LL_TIM_SetPrescaler>:
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <LL_TIM_SetAutoReload>:
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004038:	bf00      	nop
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <LL_TIM_SetRepetitionCounter>:
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <LL_TIM_OC_SetCompareCH1>:
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <LL_TIM_OC_SetCompareCH2>:
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <LL_TIM_OC_SetCompareCH3>:
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <LL_TIM_OC_SetCompareCH4>:
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <LL_TIM_OC_SetCompareCH5>:
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	659a      	str	r2, [r3, #88]	; 0x58
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <LL_TIM_OC_SetCompareCH6>:
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	f043 0201 	orr.w	r2, r3, #1
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	615a      	str	r2, [r3, #20]
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a2f      	ldr	r2, [pc, #188]	; (80041fc <LL_TIM_Init+0xd0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d007      	beq.n	8004154 <LL_TIM_Init+0x28>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414a:	d003      	beq.n	8004154 <LL_TIM_Init+0x28>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a2c      	ldr	r2, [pc, #176]	; (8004200 <LL_TIM_Init+0xd4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d106      	bne.n	8004162 <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	4313      	orrs	r3, r2
 8004160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a25      	ldr	r2, [pc, #148]	; (80041fc <LL_TIM_Init+0xd0>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d013      	beq.n	8004192 <LL_TIM_Init+0x66>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004170:	d00f      	beq.n	8004192 <LL_TIM_Init+0x66>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a22      	ldr	r2, [pc, #136]	; (8004200 <LL_TIM_Init+0xd4>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00b      	beq.n	8004192 <LL_TIM_Init+0x66>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a21      	ldr	r2, [pc, #132]	; (8004204 <LL_TIM_Init+0xd8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d007      	beq.n	8004192 <LL_TIM_Init+0x66>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a20      	ldr	r2, [pc, #128]	; (8004208 <LL_TIM_Init+0xdc>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d003      	beq.n	8004192 <LL_TIM_Init+0x66>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a1f      	ldr	r2, [pc, #124]	; (800420c <LL_TIM_Init+0xe0>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d106      	bne.n	80041a0 <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	4313      	orrs	r3, r2
 800419e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	4619      	mov	r1, r3
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f7ff ff3b 	bl	8004028 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	4619      	mov	r1, r3
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f7ff ff27 	bl	800400c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a0e      	ldr	r2, [pc, #56]	; (80041fc <LL_TIM_Init+0xd0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d00b      	beq.n	80041de <LL_TIM_Init+0xb2>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a0e      	ldr	r2, [pc, #56]	; (8004204 <LL_TIM_Init+0xd8>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d007      	beq.n	80041de <LL_TIM_Init+0xb2>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a0d      	ldr	r2, [pc, #52]	; (8004208 <LL_TIM_Init+0xdc>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d003      	beq.n	80041de <LL_TIM_Init+0xb2>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a0c      	ldr	r2, [pc, #48]	; (800420c <LL_TIM_Init+0xe0>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d105      	bne.n	80041ea <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	4619      	mov	r1, r3
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7ff ff2d 	bl	8004044 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7ff ff8e 	bl	800410c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3710      	adds	r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	40012c00 	.word	0x40012c00
 8004200:	40000400 	.word	0x40000400
 8004204:	40014000 	.word	0x40014000
 8004208:	40014400 	.word	0x40014400
 800420c:	40014800 	.word	0x40014800

08004210 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004226:	d01f      	beq.n	8004268 <LL_TIM_OC_Init+0x58>
 8004228:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800422c:	d804      	bhi.n	8004238 <LL_TIM_OC_Init+0x28>
 800422e:	2b01      	cmp	r3, #1
 8004230:	d00c      	beq.n	800424c <LL_TIM_OC_Init+0x3c>
 8004232:	2b10      	cmp	r3, #16
 8004234:	d011      	beq.n	800425a <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 8004236:	e033      	b.n	80042a0 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 8004238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800423c:	d022      	beq.n	8004284 <LL_TIM_OC_Init+0x74>
 800423e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004242:	d026      	beq.n	8004292 <LL_TIM_OC_Init+0x82>
 8004244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004248:	d015      	beq.n	8004276 <LL_TIM_OC_Init+0x66>
      break;
 800424a:	e029      	b.n	80042a0 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800424c:	6879      	ldr	r1, [r7, #4]
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f82c 	bl	80042ac <OC1Config>
 8004254:	4603      	mov	r3, r0
 8004256:	75fb      	strb	r3, [r7, #23]
      break;
 8004258:	e022      	b.n	80042a0 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 f89f 	bl	80043a0 <OC2Config>
 8004262:	4603      	mov	r3, r0
 8004264:	75fb      	strb	r3, [r7, #23]
      break;
 8004266:	e01b      	b.n	80042a0 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f000 f916 	bl	800449c <OC3Config>
 8004270:	4603      	mov	r3, r0
 8004272:	75fb      	strb	r3, [r7, #23]
      break;
 8004274:	e014      	b.n	80042a0 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004276:	6879      	ldr	r1, [r7, #4]
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 f98d 	bl	8004598 <OC4Config>
 800427e:	4603      	mov	r3, r0
 8004280:	75fb      	strb	r3, [r7, #23]
      break;
 8004282:	e00d      	b.n	80042a0 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8004284:	6879      	ldr	r1, [r7, #4]
 8004286:	68f8      	ldr	r0, [r7, #12]
 8004288:	f000 f9ec 	bl	8004664 <OC5Config>
 800428c:	4603      	mov	r3, r0
 800428e:	75fb      	strb	r3, [r7, #23]
      break;
 8004290:	e006      	b.n	80042a0 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 fa43 	bl	8004720 <OC6Config>
 800429a:	4603      	mov	r3, r0
 800429c:	75fb      	strb	r3, [r7, #23]
      break;
 800429e:	bf00      	nop
  }

  return result;
 80042a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
	...

080042ac <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	f023 0201 	bic.w	r2, r3, #1
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f023 0303 	bic.w	r3, r3, #3
 80042da:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	6812      	ldr	r2, [r2, #0]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f023 0202 	bic.w	r2, r3, #2
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	f023 0201 	bic.w	r2, r3, #1
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	4313      	orrs	r3, r2
 8004308:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a20      	ldr	r2, [pc, #128]	; (8004390 <OC1Config+0xe4>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00b      	beq.n	800432a <OC1Config+0x7e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a1f      	ldr	r2, [pc, #124]	; (8004394 <OC1Config+0xe8>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d007      	beq.n	800432a <OC1Config+0x7e>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a1e      	ldr	r2, [pc, #120]	; (8004398 <OC1Config+0xec>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d003      	beq.n	800432a <OC1Config+0x7e>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a1d      	ldr	r2, [pc, #116]	; (800439c <OC1Config+0xf0>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d11e      	bne.n	8004368 <OC1Config+0xbc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	f023 0208 	bic.w	r2, r3, #8
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4313      	orrs	r3, r2
 8004338:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f023 0204 	bic.w	r2, r3, #4
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4313      	orrs	r3, r2
 8004348:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	69db      	ldr	r3, [r3, #28]
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	4313      	orrs	r3, r2
 8004366:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68fa      	ldr	r2, [r7, #12]
 8004372:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	4619      	mov	r1, r3
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff fe70 	bl	8004060 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	40012c00 	.word	0x40012c00
 8004394:	40014000 	.word	0x40014000
 8004398:	40014400 	.word	0x40014400
 800439c:	40014800 	.word	0x40014800

080043a0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	f023 0210 	bic.w	r2, r3, #16
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	6812      	ldr	r2, [r2, #0]
 80043de:	0212      	lsls	r2, r2, #8
 80043e0:	4313      	orrs	r3, r2
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	f023 0220 	bic.w	r2, r3, #32
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	4313      	orrs	r3, r2
 80043f2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f023 0210 	bic.w	r2, r3, #16
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	4313      	orrs	r3, r2
 8004402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a21      	ldr	r2, [pc, #132]	; (800448c <OC2Config+0xec>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d00b      	beq.n	8004424 <OC2Config+0x84>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a20      	ldr	r2, [pc, #128]	; (8004490 <OC2Config+0xf0>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d007      	beq.n	8004424 <OC2Config+0x84>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a1f      	ldr	r2, [pc, #124]	; (8004494 <OC2Config+0xf4>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d003      	beq.n	8004424 <OC2Config+0x84>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a1e      	ldr	r2, [pc, #120]	; (8004498 <OC2Config+0xf8>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d11f      	bne.n	8004464 <OC2Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	019b      	lsls	r3, r3, #6
 8004430:	4313      	orrs	r3, r2
 8004432:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	019b      	lsls	r3, r3, #6
 8004440:	4313      	orrs	r3, r2
 8004442:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	4313      	orrs	r3, r2
 8004452:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	4313      	orrs	r3, r2
 8004462:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	4619      	mov	r1, r3
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7ff fe00 	bl	800407c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004482:	2300      	movs	r3, #0
}
 8004484:	4618      	mov	r0, r3
 8004486:	3718      	adds	r7, #24
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40012c00 	.word	0x40012c00
 8004490:	40014000 	.word	0x40014000
 8004494:	40014400 	.word	0x40014400
 8004498:	40014800 	.word	0x40014800

0800449c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f023 0303 	bic.w	r3, r3, #3
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	4313      	orrs	r3, r2
 80044dc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	021b      	lsls	r3, r3, #8
 80044ea:	4313      	orrs	r3, r2
 80044ec:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	021b      	lsls	r3, r3, #8
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a21      	ldr	r2, [pc, #132]	; (8004588 <OC3Config+0xec>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00b      	beq.n	800451e <OC3Config+0x82>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a20      	ldr	r2, [pc, #128]	; (800458c <OC3Config+0xf0>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d007      	beq.n	800451e <OC3Config+0x82>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a1f      	ldr	r2, [pc, #124]	; (8004590 <OC3Config+0xf4>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d003      	beq.n	800451e <OC3Config+0x82>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a1e      	ldr	r2, [pc, #120]	; (8004594 <OC3Config+0xf8>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d11f      	bne.n	800455e <OC3Config+0xc2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	029b      	lsls	r3, r3, #10
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	029b      	lsls	r3, r3, #10
 800453a:	4313      	orrs	r3, r2
 800453c:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	4313      	orrs	r3, r2
 800454c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	69db      	ldr	r3, [r3, #28]
 8004558:	015b      	lsls	r3, r3, #5
 800455a:	4313      	orrs	r3, r2
 800455c:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	4619      	mov	r1, r3
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7ff fd91 	bl	8004098 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	40012c00 	.word	0x40012c00
 800458c:	40014000 	.word	0x40014000
 8004590:	40014400 	.word	0x40014400
 8004594:	40014800 	.word	0x40014800

08004598 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	6812      	ldr	r2, [r2, #0]
 80045d6:	0212      	lsls	r2, r2, #8
 80045d8:	4313      	orrs	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	031b      	lsls	r3, r3, #12
 80045e8:	4313      	orrs	r3, r2
 80045ea:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	031b      	lsls	r3, r3, #12
 80045f8:	4313      	orrs	r3, r2
 80045fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a15      	ldr	r2, [pc, #84]	; (8004654 <OC4Config+0xbc>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d00b      	beq.n	800461c <OC4Config+0x84>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a14      	ldr	r2, [pc, #80]	; (8004658 <OC4Config+0xc0>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d007      	beq.n	800461c <OC4Config+0x84>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a13      	ldr	r2, [pc, #76]	; (800465c <OC4Config+0xc4>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d003      	beq.n	800461c <OC4Config+0x84>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a12      	ldr	r2, [pc, #72]	; (8004660 <OC4Config+0xc8>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d107      	bne.n	800462c <OC4Config+0x94>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	019b      	lsls	r3, r3, #6
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	4619      	mov	r1, r3
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7ff fd38 	bl	80040b4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3718      	adds	r7, #24
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40012c00 	.word	0x40012c00
 8004658:	40014000 	.word	0x40014000
 800465c:	40014400 	.word	0x40014400
 8004660:	40014800 	.word	0x40014800

08004664 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004684:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800468c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	4313      	orrs	r3, r2
 8004696:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	041b      	lsls	r3, r3, #16
 80046a4:	4313      	orrs	r3, r2
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	041b      	lsls	r3, r3, #16
 80046b4:	4313      	orrs	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a15      	ldr	r2, [pc, #84]	; (8004710 <OC5Config+0xac>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d00b      	beq.n	80046d8 <OC5Config+0x74>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a14      	ldr	r2, [pc, #80]	; (8004714 <OC5Config+0xb0>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d007      	beq.n	80046d8 <OC5Config+0x74>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a13      	ldr	r2, [pc, #76]	; (8004718 <OC5Config+0xb4>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d003      	beq.n	80046d8 <OC5Config+0x74>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a12      	ldr	r2, [pc, #72]	; (800471c <OC5Config+0xb8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d109      	bne.n	80046ec <OC5Config+0x88>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	021b      	lsls	r3, r3, #8
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	4619      	mov	r1, r3
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f7ff fce9 	bl	80040d0 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	40012c00 	.word	0x40012c00
 8004714:	40014000 	.word	0x40014000
 8004718:	40014400 	.word	0x40014400
 800471c:	40014800 	.word	0x40014800

08004720 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004740:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004748:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	0212      	lsls	r2, r2, #8
 8004752:	4313      	orrs	r3, r2
 8004754:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	051b      	lsls	r3, r3, #20
 8004762:	4313      	orrs	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	051b      	lsls	r3, r3, #20
 8004772:	4313      	orrs	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a14      	ldr	r2, [pc, #80]	; (80047cc <OC6Config+0xac>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d00b      	beq.n	8004796 <OC6Config+0x76>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a13      	ldr	r2, [pc, #76]	; (80047d0 <OC6Config+0xb0>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d007      	beq.n	8004796 <OC6Config+0x76>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a12      	ldr	r2, [pc, #72]	; (80047d4 <OC6Config+0xb4>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d003      	beq.n	8004796 <OC6Config+0x76>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a11      	ldr	r2, [pc, #68]	; (80047d8 <OC6Config+0xb8>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d109      	bne.n	80047aa <OC6Config+0x8a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	029b      	lsls	r3, r3, #10
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	4619      	mov	r1, r3
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f7ff fc9a 	bl	80040f0 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40012c00 	.word	0x40012c00
 80047d0:	40014000 	.word	0x40014000
 80047d4:	40014400 	.word	0x40014400
 80047d8:	40014800 	.word	0x40014800

080047dc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80047e6:	4909      	ldr	r1, [pc, #36]	; (800480c <LL_InitTick+0x30>)
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	604b      	str	r3, [r1, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80047f4:	4b05      	ldr	r3, [pc, #20]	; (800480c <LL_InitTick+0x30>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047fa:	4b04      	ldr	r3, [pc, #16]	; (800480c <LL_InitTick+0x30>)
 80047fc:	2205      	movs	r2, #5
 80047fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	e000e010 	.word	0xe000e010

08004810 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004818:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f7ff ffdd 	bl	80047dc <LL_InitTick>
}
 8004822:	bf00      	nop
 8004824:	3708      	adds	r7, #8
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
	...

0800482c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004834:	4b0e      	ldr	r3, [pc, #56]	; (8004870 <LL_mDelay+0x44>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800483a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004842:	d00c      	beq.n	800485e <LL_mDelay+0x32>
  {
    Delay++;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	3301      	adds	r3, #1
 8004848:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800484a:	e008      	b.n	800485e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800484c:	4b08      	ldr	r3, [pc, #32]	; (8004870 <LL_mDelay+0x44>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <LL_mDelay+0x32>
    {
      Delay--;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	3b01      	subs	r3, #1
 800485c:	607b      	str	r3, [r7, #4]
  while (Delay)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1f3      	bne.n	800484c <LL_mDelay+0x20>
    }
  }
}
 8004864:	bf00      	nop
 8004866:	3714      	adds	r7, #20
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	e000e010 	.word	0xe000e010

08004874 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800487c:	4a04      	ldr	r2, [pc, #16]	; (8004890 <LL_SetSystemCoreClock+0x1c>)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6013      	str	r3, [r2, #0]
}
 8004882:	bf00      	nop
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	200001fc 	.word	0x200001fc

08004894 <HAL_Buzzer_Init>:
#include "HAL_BUZZER.h"

//Function to initialize the Buzzer
void HAL_Buzzer_Init(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
	MX_TIM2_Init();
 8004898:	f7fe fc42 	bl	8003120 <MX_TIM2_Init>
	//MX_PWM_TurnOff();
	return;
 800489c:	bf00      	nop
}
 800489e:	bd80      	pop	{r7, pc}

080048a0 <HAL_Buzzer_State>:

//Functions used to modify the state of the Buzzer
void HAL_Buzzer_State(uint8_t state)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	71fb      	strb	r3, [r7, #7]
	if(!state)
 80048aa:	79fb      	ldrb	r3, [r7, #7]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d102      	bne.n	80048b6 <HAL_Buzzer_State+0x16>
	{
		MX_PWM_TurnOff();
 80048b0:	f7fe fcba 	bl	8003228 <MX_PWM_TurnOff>
	}else
	{
		MX_PWM_TurnOn();
	}
	return;
 80048b4:	e002      	b.n	80048bc <HAL_Buzzer_State+0x1c>
		MX_PWM_TurnOn();
 80048b6:	f7fe fcaf 	bl	8003218 <MX_PWM_TurnOn>
	return;
 80048ba:	bf00      	nop
}
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <HAL_JOYSTICK_CenterPressed>:

#include "HAL_JOYSTICK.h"
#include "gpio.h"

short HAL_JOYSTICK_CenterPressed(void)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	af00      	add	r7, sp, #0
	return MX_Joystick_Center();
 80048c6:	f7fc f81d 	bl	8000904 <MX_Joystick_Center>
 80048ca:	4603      	mov	r3, r0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <HAL_JOYSTICK_UpPressed>:
short HAL_JOYSTICK_UpPressed(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
	return MX_Joystick_Up();
 80048d4:	f7fb ffd0 	bl	8000878 <MX_Joystick_Up>
 80048d8:	4603      	mov	r3, r0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	bd80      	pop	{r7, pc}

080048de <HAL_JOYSTICK_DownPressed>:
short HAL_JOYSTICK_DownPressed(void)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	af00      	add	r7, sp, #0
	return MX_Joystick_Down();
 80048e2:	f7fb ffd9 	bl	8000898 <MX_Joystick_Down>
 80048e6:	4603      	mov	r3, r0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	bd80      	pop	{r7, pc}

080048ec <HAL_JOYSTICK_RightPressed>:
short HAL_JOYSTICK_RightPressed(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
	return MX_Joystick_Right();
 80048f0:	f7fb ffe4 	bl	80008bc <MX_Joystick_Right>
 80048f4:	4603      	mov	r3, r0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_JOYSTICK_LeftPressed>:
short HAL_JOYSTICK_LeftPressed(void)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	af00      	add	r7, sp, #0
	return MX_Joystick_Left();
 80048fe:	f7fb ffef 	bl	80008e0 <MX_Joystick_Left>
 8004902:	4603      	mov	r3, r0
}
 8004904:	4618      	mov	r0, r3
 8004906:	bd80      	pop	{r7, pc}

08004908 <LL_GPIO_SetOutputPin>:
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	619a      	str	r2, [r3, #24]
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <LL_GPIO_ResetOutputPin>:
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	683a      	ldr	r2, [r7, #0]
 8004932:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_LCD_Init>:




void HAL_LCD_Init(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
	/* This function initialize the LCD, this function must be call first
	before performing any operation in the LCD, the used GPIOs were initialized in the main */

	/*Before starting sending information to the LCD,
	it is necessary to initialize the SPI communication*/
	MX_SPI1_Init();
 8004944:	f7fe f9d6 	bl	8002cf4 <MX_SPI1_Init>

	/*We need to make sure the LCD reaches 3.3V, therefore we make a delay of 1ms after reseting the LCD
	to start sending information*/
	HAL_LCD_Reset();
 8004948:	f000 f822 	bl	8004990 <HAL_LCD_Reset>
	LL_mDelay(1);
 800494c:	2001      	movs	r0, #1
 800494e:	f7ff ff6d 	bl	800482c <LL_mDelay>

	/*These commands are necessary to initialize the LCD, you can find
	them in the datasheet of the LCD NHD-C12832A1Z-FSW-FBW-3V3 or chip on glass ST7565R */

	/*We set the segment (columns) order to NORMAL*/
	HAL_LCD_Send_Command(CMD_ADC_SELECT(ADC_NORMAL));
 8004952:	20a0      	movs	r0, #160	; 0xa0
 8004954:	f000 f841 	bl	80049da <HAL_LCD_Send_Command>

	 /*TURNS OFF the display*/
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_OFF));
 8004958:	20ae      	movs	r0, #174	; 0xae
 800495a:	f000 f83e 	bl	80049da <HAL_LCD_Send_Command>

	/*Selects COM output scan direction to normal direction*/
	HAL_LCD_Send_Command(CMD_COM_DIRECTION(COM_DIRECTION_REVERSE));
 800495e:	20c8      	movs	r0, #200	; 0xc8
 8004960:	f000 f83b 	bl	80049da <HAL_LCD_Send_Command>

	/*Sets the LCD drive voltage bias ratio to 1/9*/
	HAL_LCD_Send_Command(CMD_BIAS_RATIO(CMD_BIAS_19));
 8004964:	20a2      	movs	r0, #162	; 0xa2
 8004966:	f000 f838 	bl	80049da <HAL_LCD_Send_Command>

	/*Select internal power supply 111*/
	HAL_LCD_Send_Command(CMD_PWR_CONTROL(PWR_INTERNAL_SUPPLY));
 800496a:	202f      	movs	r0, #47	; 0x2f
 800496c:	f000 f835 	bl	80049da <HAL_LCD_Send_Command>

	/*Select internal resistor ratio 001 */
	HAL_LCD_Send_Command(CMD_RES_RATIO(RES_RATIO_35));
 8004970:	2021      	movs	r0, #33	; 0x21
 8004972:	f000 f832 	bl	80049da <HAL_LCD_Send_Command>

	/*Electronic volume mode  */
	HAL_LCD_Send_Command(CMD_ELEC_VOL_MODE);
 8004976:	2081      	movs	r0, #129	; 0x81
 8004978:	f000 f82f 	bl	80049da <HAL_LCD_Send_Command>

	/*SET electronic volume (contrast), please NOTE this value is different from the datasheet,
	the datasheet specifies to configure a 3F, however, the contrast is to high and we would have
	problems to see the configured pixel in further LCD configurations*/
	HAL_LCD_Send_Command(CMD_ELEC_VOL_SET_LOW);
 800497c:	201f      	movs	r0, #31
 800497e:	f000 f82c 	bl	80049da <HAL_LCD_Send_Command>

	/* End of the initialization commands from datasheet, the following commands are just to prepare the
	 LCD before start implementing functions */

	/* With this command we want to set all the points in the LCD to work normal*/
	HAL_LCD_Send_Command(CMD_LCD_POINTS(LCD_POINTS_NORMAL));
 8004982:	20a4      	movs	r0, #164	; 0xa4
 8004984:	f000 f829 	bl	80049da <HAL_LCD_Send_Command>

	/*After initializating the LCD, it is necessary to clear all display because
	it could have information in RAM after it was turned off*/
	HAL_LCD_Clear();
 8004988:	f000 f853 	bl	8004a32 <HAL_LCD_Clear>

	return;
 800498c:	bf00      	nop
}
 800498e:	bd80      	pop	{r7, pc}

08004990 <HAL_LCD_Reset>:
void HAL_LCD_Reset(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
	/*Pin PA6 is configured as RESET signal of LCD,
	when the reset signal is inactive, it is HIGH, if we want to reset the LCD
	, we reset the signal to LOW and release
	PA6   ------> LCD_RESET*/

	LL_GPIO_ResetOutputPin(LCD_RESET_GPIO_Port,LCD_RESET_Pin);
 8004994:	2140      	movs	r1, #64	; 0x40
 8004996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800499a:	f7ff ffc3 	bl	8004924 <LL_GPIO_ResetOutputPin>
	LL_mDelay(1);
 800499e:	2001      	movs	r0, #1
 80049a0:	f7ff ff44 	bl	800482c <LL_mDelay>
	LL_GPIO_SetOutputPin(LCD_RESET_GPIO_Port,LCD_RESET_Pin);
 80049a4:	2140      	movs	r1, #64	; 0x40
 80049a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049aa:	f7ff ffad 	bl	8004908 <LL_GPIO_SetOutputPin>

	return;
 80049ae:	bf00      	nop
}
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <HAL_LCD_A0_Data>:

void HAL_LCD_A0_Data(void)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	af00      	add	r7, sp, #0
	/*Pin PA8 is configured as A0 signal of LCD,
	when the A0 is HIGH, the information is a DATA
	PA8   ------> LCD_A0*/
	LL_GPIO_SetOutputPin(LCD_A0_GPIO_Port,LCD_A0_Pin);
 80049b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049be:	f7ff ffa3 	bl	8004908 <LL_GPIO_SetOutputPin>

	return;
 80049c2:	bf00      	nop
}
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <HAL_LCD_A0_Command>:
void HAL_LCD_A0_Command(void)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	af00      	add	r7, sp, #0
	/*Pin PA8 is configured as A0 signal of LCD,
	when the A0 is LOW, the information is a COMMAND
	PA8   ------> LCD_A0*/
	LL_GPIO_ResetOutputPin(LCD_A0_GPIO_Port,LCD_A0_Pin);
 80049ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049d2:	f7ff ffa7 	bl	8004924 <LL_GPIO_ResetOutputPin>

	return;
 80049d6:	bf00      	nop
}
 80049d8:	bd80      	pop	{r7, pc}

080049da <HAL_LCD_Send_Command>:

void HAL_LCD_Send_Command(uint8_t command)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b082      	sub	sp, #8
 80049de:	af00      	add	r7, sp, #0
 80049e0:	4603      	mov	r3, r0
 80049e2:	71fb      	strb	r3, [r7, #7]
	/*Function to send a command through SPI1, it configures automatically the A0=0
	therefore, it is a command. It enables CHIP SELECT signal and disables it after transmission is done */
	MX_SPI1_CS_Enable();
 80049e4:	f7fe fa10 	bl	8002e08 <MX_SPI1_CS_Enable>
	HAL_LCD_A0_Command();
 80049e8:	f7ff ffed 	bl	80049c6 <HAL_LCD_A0_Command>
	MX_SPI1_Send(command);
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f7fe f9ec 	bl	8002dcc <MX_SPI1_Send>
	LL_mDelay(1);
 80049f4:	2001      	movs	r0, #1
 80049f6:	f7ff ff19 	bl	800482c <LL_mDelay>
	MX_SPI1_CS_Disable();
 80049fa:	f7fe fa0f 	bl	8002e1c <MX_SPI1_CS_Disable>

	return;
 80049fe:	bf00      	nop
}
 8004a00:	3708      	adds	r7, #8
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <HAL_LCD_Send_Data>:

void HAL_LCD_Send_Data(uint8_t data)
{
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b082      	sub	sp, #8
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	71fb      	strb	r3, [r7, #7]
	/*Function to send a data through SPI1, it configures automatically the A0=1
	therefore, it is a data. It enables CHIP SELECT signal and disables it after transmission is done */
	MX_SPI1_CS_Enable();
 8004a10:	f7fe f9fa 	bl	8002e08 <MX_SPI1_CS_Enable>
	HAL_LCD_A0_Data();
 8004a14:	f7ff ffcd 	bl	80049b2 <HAL_LCD_A0_Data>
	MX_SPI1_Send(data);
 8004a18:	79fb      	ldrb	r3, [r7, #7]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fe f9d6 	bl	8002dcc <MX_SPI1_Send>
	LL_mDelay(1);
 8004a20:	2001      	movs	r0, #1
 8004a22:	f7ff ff03 	bl	800482c <LL_mDelay>
	MX_SPI1_CS_Disable();
 8004a26:	f7fe f9f9 	bl	8002e1c <MX_SPI1_CS_Disable>

	return;
 8004a2a:	bf00      	nop
}
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_LCD_Clear>:

void HAL_LCD_Clear(void)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b082      	sub	sp, #8
 8004a36:	af00      	add	r7, sp, #0
	/*Function to clear ALL LCD, from page=0, column =0,
	to page = 3, column = 127, after clear, the cursor
	is set at page=0, column=0*/
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_OFF));
 8004a38:	20ae      	movs	r0, #174	; 0xae
 8004a3a:	f7ff ffce 	bl	80049da <HAL_LCD_Send_Command>
	for (uint8_t page=0 ; page <= MAX_PAGES ; page++)
 8004a3e:	2300      	movs	r3, #0
 8004a40:	71fb      	strb	r3, [r7, #7]
 8004a42:	e014      	b.n	8004a6e <HAL_LCD_Clear+0x3c>
	{

		HAL_LCD_Set_Position(0,page);
 8004a44:	79fb      	ldrb	r3, [r7, #7]
 8004a46:	4619      	mov	r1, r3
 8004a48:	2000      	movs	r0, #0
 8004a4a:	f000 f81e 	bl	8004a8a <HAL_LCD_Set_Position>
		for(uint8_t column=0;column<= MAX_WIDHT ; column++)
 8004a4e:	2300      	movs	r3, #0
 8004a50:	71bb      	strb	r3, [r7, #6]
 8004a52:	e005      	b.n	8004a60 <HAL_LCD_Clear+0x2e>
		{
			HAL_LCD_Send_Data(ERASE_BYTE);
 8004a54:	2000      	movs	r0, #0
 8004a56:	f7ff ffd6 	bl	8004a06 <HAL_LCD_Send_Data>
		for(uint8_t column=0;column<= MAX_WIDHT ; column++)
 8004a5a:	79bb      	ldrb	r3, [r7, #6]
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	71bb      	strb	r3, [r7, #6]
 8004a60:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	daf5      	bge.n	8004a54 <HAL_LCD_Clear+0x22>
	for (uint8_t page=0 ; page <= MAX_PAGES ; page++)
 8004a68:	79fb      	ldrb	r3, [r7, #7]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	71fb      	strb	r3, [r7, #7]
 8004a6e:	79fb      	ldrb	r3, [r7, #7]
 8004a70:	2b03      	cmp	r3, #3
 8004a72:	d9e7      	bls.n	8004a44 <HAL_LCD_Clear+0x12>
		}
	}
	HAL_LCD_Set_Position(0,0);
 8004a74:	2100      	movs	r1, #0
 8004a76:	2000      	movs	r0, #0
 8004a78:	f000 f807 	bl	8004a8a <HAL_LCD_Set_Position>
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_ON));
 8004a7c:	20af      	movs	r0, #175	; 0xaf
 8004a7e:	f7ff ffac 	bl	80049da <HAL_LCD_Send_Command>

	return;
 8004a82:	bf00      	nop
}
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <HAL_LCD_Set_Position>:

void HAL_LCD_Set_Position(uint8_t column, uint8_t page)
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b082      	sub	sp, #8
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	4603      	mov	r3, r0
 8004a92:	460a      	mov	r2, r1
 8004a94:	71fb      	strb	r3, [r7, #7]
 8004a96:	4613      	mov	r3, r2
 8004a98:	71bb      	strb	r3, [r7, #6]
	/*This function sets the position of the cursor, remember that
	MAX COLUMN = 127 and MAX PAGE = 3, the cursor is not explicit showed in the LCD,
	it is just a reference word to understand where the LCD starting is*/
	HAL_LCD_Send_Command(CMD_COLUMN_MSB(column));
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	091b      	lsrs	r3, r3, #4
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	b25b      	sxtb	r3, r3
 8004aa2:	f043 0310 	orr.w	r3, r3, #16
 8004aa6:	b25b      	sxtb	r3, r3
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7ff ff95 	bl	80049da <HAL_LCD_Send_Command>
	HAL_LCD_Send_Command(CMD_COLUMN_LSB(column));
 8004ab0:	79fb      	ldrb	r3, [r7, #7]
 8004ab2:	f003 030f 	and.w	r3, r3, #15
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff ff8e 	bl	80049da <HAL_LCD_Send_Command>
	HAL_LCD_Send_Command(CMD_PAGE(page));
 8004abe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	b25b      	sxtb	r3, r3
 8004ac8:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8004acc:	b25b      	sxtb	r3, r3
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff ff82 	bl	80049da <HAL_LCD_Send_Command>

	return;
 8004ad6:	bf00      	nop
}
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <HAL_LCD_Write_ascii>:
void HAL_LCD_Write_ascii(uint8_t ascii, uint8_t column, uint8_t page)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	71fb      	strb	r3, [r7, #7]
 8004aea:	460b      	mov	r3, r1
 8004aec:	71bb      	strb	r3, [r7, #6]
 8004aee:	4613      	mov	r3, r2
 8004af0:	717b      	strb	r3, [r7, #5]
	/*This function requires a byte to print a single ascii character in the LCD,
	this function also requires the exact page and column to print the ascii character in the lcd
	remember that, MAX_WIDTH = 127, MAX_PAGE = 3 */
	HAL_LCD_Send_Command(CMD_DISPLAY_ON_OFF(DISPLAY_ON));
 8004af2:	20af      	movs	r0, #175	; 0xaf
 8004af4:	f7ff ff71 	bl	80049da <HAL_LCD_Send_Command>
	HAL_LCD_Set_Position(column,page);
 8004af8:	797a      	ldrb	r2, [r7, #5]
 8004afa:	79bb      	ldrb	r3, [r7, #6]
 8004afc:	4611      	mov	r1, r2
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff ffc3 	bl	8004a8a <HAL_LCD_Set_Position>

	for (uint8_t i=0; i<MAX_PIXEL_WIDTH ; i++)
 8004b04:	2300      	movs	r3, #0
 8004b06:	73fb      	strb	r3, [r7, #15]
 8004b08:	e011      	b.n	8004b2e <HAL_LCD_Write_ascii+0x4e>
	{
		HAL_LCD_Send_Data(HAL_REVERSE_BYTE(font[(ascii*5)+i]));
 8004b0a:	79fa      	ldrb	r2, [r7, #7]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	441a      	add	r2, r3
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
 8004b14:	4413      	add	r3, r2
 8004b16:	4a0b      	ldr	r2, [pc, #44]	; (8004b44 <HAL_LCD_Write_ascii+0x64>)
 8004b18:	5cd3      	ldrb	r3, [r2, r3]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 f814 	bl	8004b48 <HAL_REVERSE_BYTE>
 8004b20:	4603      	mov	r3, r0
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7ff ff6f 	bl	8004a06 <HAL_LCD_Send_Data>
	for (uint8_t i=0; i<MAX_PIXEL_WIDTH ; i++)
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	73fb      	strb	r3, [r7, #15]
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d9ea      	bls.n	8004b0a <HAL_LCD_Write_ascii+0x2a>
	}

	HAL_LCD_Send_Data(LETTER_SEPARATOR_BYTE);
 8004b34:	2000      	movs	r0, #0
 8004b36:	f7ff ff66 	bl	8004a06 <HAL_LCD_Send_Data>

	return;
 8004b3a:	bf00      	nop
}
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000200 	.word	0x20000200

08004b48 <HAL_REVERSE_BYTE>:
uint8_t HAL_REVERSE_BYTE(uint8_t byte)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	4603      	mov	r3, r0
 8004b50:	71fb      	strb	r3, [r7, #7]
	/*This function reverse a single BYTE, why do we need this function?
	remember when we reversed the COMs in the HAL_LCD_Init() function, due this
	the line address of the pages was flip, this means that the MSB line of each page was in the bottom
	and the LSB was at the top. You need a function to reverse the data byte */
	byte = (byte & 0xF0) >> 4 | (byte & 0x0F) << 4;
 8004b52:	79fb      	ldrb	r3, [r7, #7]
 8004b54:	091b      	lsrs	r3, r3, #4
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	b25a      	sxtb	r2, r3
 8004b5a:	79fb      	ldrb	r3, [r7, #7]
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	b25b      	sxtb	r3, r3
 8004b60:	4313      	orrs	r3, r2
 8004b62:	b25b      	sxtb	r3, r3
 8004b64:	71fb      	strb	r3, [r7, #7]
	byte = (byte & 0xCC) >> 2 | (byte & 0x33) << 2;
 8004b66:	79fb      	ldrb	r3, [r7, #7]
 8004b68:	109b      	asrs	r3, r3, #2
 8004b6a:	b25b      	sxtb	r3, r3
 8004b6c:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8004b70:	b25a      	sxtb	r2, r3
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	b25b      	sxtb	r3, r3
 8004b78:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 8004b7c:	b25b      	sxtb	r3, r3
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	b25b      	sxtb	r3, r3
 8004b82:	71fb      	strb	r3, [r7, #7]
	byte = (byte & 0xAA) >> 1 | (byte & 0x55) << 1;
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	105b      	asrs	r3, r3, #1
 8004b88:	b25b      	sxtb	r3, r3
 8004b8a:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8004b8e:	b25a      	sxtb	r2, r3
 8004b90:	79fb      	ldrb	r3, [r7, #7]
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	b25b      	sxtb	r3, r3
 8004b96:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 8004b9a:	b25b      	sxtb	r3, r3
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	b25b      	sxtb	r3, r3
 8004ba0:	71fb      	strb	r3, [r7, #7]

	return byte;
 8004ba2:	79fb      	ldrb	r3, [r7, #7]
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <HAL_LCD_Write_AsciiString>:

void HAL_LCD_Write_AsciiString(uint8_t word[21], uint8_t column, uint8_t page)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	460b      	mov	r3, r1
 8004bba:	70fb      	strb	r3, [r7, #3]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	70bb      	strb	r3, [r7, #2]
	/*This function writes a ascii string on the display, it could be a string like
	"Hello", "123", "Hello123" or "Hello 123", this function considers also spaces*/
	HAL_LCD_Set_Position(column,page);
 8004bc0:	78ba      	ldrb	r2, [r7, #2]
 8004bc2:	78fb      	ldrb	r3, [r7, #3]
 8004bc4:	4611      	mov	r1, r2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7ff ff5f 	bl	8004a8a <HAL_LCD_Set_Position>
	for (uint8_t i=0;i<21;i++)
 8004bcc:	2300      	movs	r3, #0
 8004bce:	73fb      	strb	r3, [r7, #15]
 8004bd0:	e014      	b.n	8004bfc <HAL_LCD_Write_AsciiString+0x4c>
	{
		if (word[i]=='\0')
 8004bd2:	7bfb      	ldrb	r3, [r7, #15]
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d013      	beq.n	8004c06 <HAL_LCD_Write_AsciiString+0x56>
		{
			return;
		}
		HAL_LCD_Write_ascii(word[i],column,page);
 8004bde:	7bfb      	ldrb	r3, [r7, #15]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	4413      	add	r3, r2
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	78ba      	ldrb	r2, [r7, #2]
 8004be8:	78f9      	ldrb	r1, [r7, #3]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7ff ff78 	bl	8004ae0 <HAL_LCD_Write_ascii>
		column+=6;
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	3306      	adds	r3, #6
 8004bf4:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i=0;i<21;i++)
 8004bf6:	7bfb      	ldrb	r3, [r7, #15]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	73fb      	strb	r3, [r7, #15]
 8004bfc:	7bfb      	ldrb	r3, [r7, #15]
 8004bfe:	2b14      	cmp	r3, #20
 8004c00:	d9e7      	bls.n	8004bd2 <HAL_LCD_Write_AsciiString+0x22>

	}

	return;
 8004c02:	bf00      	nop
 8004c04:	e000      	b.n	8004c08 <HAL_LCD_Write_AsciiString+0x58>
			return;
 8004c06:	bf00      	nop


}
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
	...

08004c10 <HAL_LCD_Write_Number>:

void HAL_LCD_Write_Number(uint8_t *number, uint8_t column, uint8_t page)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	460b      	mov	r3, r1
 8004c1a:	70fb      	strb	r3, [r7, #3]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	70bb      	strb	r3, [r7, #2]
	/*This function writes a number of 2 digits, it also needs the column and page where you want the
	number, if the number is less than two digits, it will print 0#. Ex. If you want to print 9, the LCD
	will print 09*/
	uint8_t AsciiFirstDigit=*number/10+ADD_VALUE_TO_ASCII;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	4a12      	ldr	r2, [pc, #72]	; (8004c70 <HAL_LCD_Write_Number+0x60>)
 8004c26:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2a:	08db      	lsrs	r3, r3, #3
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	3330      	adds	r3, #48	; 0x30
 8004c30:	73fb      	strb	r3, [r7, #15]
	uint8_t AsciiSecondDigit = *number%10+ADD_VALUE_TO_ASCII;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	781a      	ldrb	r2, [r3, #0]
 8004c36:	4b0e      	ldr	r3, [pc, #56]	; (8004c70 <HAL_LCD_Write_Number+0x60>)
 8004c38:	fba3 1302 	umull	r1, r3, r3, r2
 8004c3c:	08d9      	lsrs	r1, r3, #3
 8004c3e:	460b      	mov	r3, r1
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	440b      	add	r3, r1
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	3330      	adds	r3, #48	; 0x30
 8004c4c:	73bb      	strb	r3, [r7, #14]
	uint8_t numberAscii [3]= {AsciiFirstDigit, AsciiSecondDigit,'\0'};
 8004c4e:	7bfb      	ldrb	r3, [r7, #15]
 8004c50:	723b      	strb	r3, [r7, #8]
 8004c52:	7bbb      	ldrb	r3, [r7, #14]
 8004c54:	727b      	strb	r3, [r7, #9]
 8004c56:	2300      	movs	r3, #0
 8004c58:	72bb      	strb	r3, [r7, #10]
	HAL_LCD_Write_AsciiString(numberAscii,column,page);
 8004c5a:	78ba      	ldrb	r2, [r7, #2]
 8004c5c:	78f9      	ldrb	r1, [r7, #3]
 8004c5e:	f107 0308 	add.w	r3, r7, #8
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff ffa4 	bl	8004bb0 <HAL_LCD_Write_AsciiString>

	return;
 8004c68:	bf00      	nop
}
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	cccccccd 	.word	0xcccccccd

08004c74 <HAL_POT_Init>:
 */
#include "HAL_POT.h"

/*This function initialize the ADC*/
void HAL_POT_Init(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8004c78:	f7fb fc16 	bl	80004a8 <MX_ADC1_Init>
	MX_ADC1_Calibration();
 8004c7c:	f7fb fcc0 	bl	8000600 <MX_ADC1_Calibration>
	MX_ADC1_Enable();
 8004c80:	f7fb fcae 	bl	80005e0 <MX_ADC1_Enable>
}
 8004c84:	bf00      	nop
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <HAL_POT_GetBinaryValue>:

/*This function returns the ADC value i an 8 bits format*/
uint16_t HAL_POT_GetBinaryValue (uint32_t Channel)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
	uint16_t POT_value = 0;
 8004c90:	2300      	movs	r3, #0
 8004c92:	81fb      	strh	r3, [r7, #14]
	MX_ADC1_SetChannel(Channel);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7fb fcc5 	bl	8000624 <MX_ADC1_SetChannel>
	MX_ADC1_StartConversion();
 8004c9a:	f7fb fce7 	bl	800066c <MX_ADC1_StartConversion>
	POT_value = MX_ADC1_GetValue();
 8004c9e:	f7fb fcf9 	bl	8000694 <MX_ADC1_GetValue>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	81fb      	strh	r3, [r7, #14]
	LL_mDelay(10);
 8004ca6:	200a      	movs	r0, #10
 8004ca8:	f7ff fdc0 	bl	800482c <LL_mDelay>

	return POT_value;
 8004cac:	89fb      	ldrh	r3, [r7, #14]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
	...

08004cb8 <HAL_POT_Percentage>:
	return POT_VoltageValue;
}

/*This function returns the value of the potentiometer as a percentage*/
uint8_t HAL_POT_Percentage (uint32_t Channel)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
	uint8_t POT_Percent = 0;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	73fb      	strb	r3, [r7, #15]
	uint16_t measure = 0;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	81bb      	strh	r3, [r7, #12]

	measure = HAL_POT_GetBinaryValue(Channel);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f7ff ffdd 	bl	8004c88 <HAL_POT_GetBinaryValue>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	81bb      	strh	r3, [r7, #12]
	POT_Percent = (measure * 100)/POT_MAX_Count;
 8004cd2:	89bb      	ldrh	r3, [r7, #12]
 8004cd4:	2264      	movs	r2, #100	; 0x64
 8004cd6:	fb02 f303 	mul.w	r3, r2, r3
 8004cda:	4a06      	ldr	r2, [pc, #24]	; (8004cf4 <HAL_POT_Percentage+0x3c>)
 8004cdc:	fb82 1203 	smull	r1, r2, r2, r3
 8004ce0:	441a      	add	r2, r3
 8004ce2:	11d2      	asrs	r2, r2, #7
 8004ce4:	17db      	asrs	r3, r3, #31
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	73fb      	strb	r3, [r7, #15]

	return POT_Percent;
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	80808081 	.word	0x80808081

08004cf8 <rgb_rojo>:
#include "HAL_RGB.h"
#include "gpio.h"

void rgb_rojo(){
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 8004cfc:	2000      	movs	r0, #0
 8004cfe:	f7fb fe13 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8004d02:	2001      	movs	r0, #1
 8004d04:	f7fb fe2c 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 8004d08:	2001      	movs	r0, #1
 8004d0a:	f7fb fe45 	bl	8000998 <MX_RGB_Blue>
}
 8004d0e:	bf00      	nop
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <rgb_verde>:
void rgb_verde(){
 8004d12:	b580      	push	{r7, lr}
 8004d14:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8004d16:	2001      	movs	r0, #1
 8004d18:	f7fb fe06 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 8004d1c:	2000      	movs	r0, #0
 8004d1e:	f7fb fe1f 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 8004d22:	2001      	movs	r0, #1
 8004d24:	f7fb fe38 	bl	8000998 <MX_RGB_Blue>
}
 8004d28:	bf00      	nop
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <rgb_azul>:
void rgb_azul(){
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8004d30:	2001      	movs	r0, #1
 8004d32:	f7fb fdf9 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8004d36:	2001      	movs	r0, #1
 8004d38:	f7fb fe12 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 8004d3c:	2000      	movs	r0, #0
 8004d3e:	f7fb fe2b 	bl	8000998 <MX_RGB_Blue>
}
 8004d42:	bf00      	nop
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <rgb_amarillo>:
void rgb_amarillo(){
 8004d46:	b580      	push	{r7, lr}
 8004d48:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 8004d4a:	2000      	movs	r0, #0
 8004d4c:	f7fb fdec 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 8004d50:	2000      	movs	r0, #0
 8004d52:	f7fb fe05 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 8004d56:	2001      	movs	r0, #1
 8004d58:	f7fb fe1e 	bl	8000998 <MX_RGB_Blue>
}
 8004d5c:	bf00      	nop
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <rgb_celeste>:
void rgb_celeste(){
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8004d64:	2001      	movs	r0, #1
 8004d66:	f7fb fddf 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 8004d6a:	2000      	movs	r0, #0
 8004d6c:	f7fb fdf8 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 8004d70:	2000      	movs	r0, #0
 8004d72:	f7fb fe11 	bl	8000998 <MX_RGB_Blue>
}
 8004d76:	bf00      	nop
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <rgb_morado>:
void rgb_morado(){
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 8004d7e:	2000      	movs	r0, #0
 8004d80:	f7fb fdd2 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8004d84:	2001      	movs	r0, #1
 8004d86:	f7fb fdeb 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 8004d8a:	2000      	movs	r0, #0
 8004d8c:	f7fb fe04 	bl	8000998 <MX_RGB_Blue>
}
 8004d90:	bf00      	nop
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <rgb_blanco>:
void rgb_blanco(){
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
	MX_RGB_Red(0);
 8004d98:	2000      	movs	r0, #0
 8004d9a:	f7fb fdc5 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(0);
 8004d9e:	2000      	movs	r0, #0
 8004da0:	f7fb fdde 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(0);
 8004da4:	2000      	movs	r0, #0
 8004da6:	f7fb fdf7 	bl	8000998 <MX_RGB_Blue>
}
 8004daa:	bf00      	nop
 8004dac:	bd80      	pop	{r7, pc}

08004dae <rgb_apagado>:
void rgb_apagado(){
 8004dae:	b580      	push	{r7, lr}
 8004db0:	af00      	add	r7, sp, #0
	MX_RGB_Red(1);
 8004db2:	2001      	movs	r0, #1
 8004db4:	f7fb fdb8 	bl	8000928 <MX_RGB_Red>
	MX_RGB_Green(1);
 8004db8:	2001      	movs	r0, #1
 8004dba:	f7fb fdd1 	bl	8000960 <MX_RGB_Green>
	MX_RGB_Blue(1);
 8004dbe:	2001      	movs	r0, #1
 8004dc0:	f7fb fdea 	bl	8000998 <MX_RGB_Blue>
}
 8004dc4:	bf00      	nop
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <HAL_RTC_Init>:
 */
#include "HAL_RTC.h"

/*This function initialize the RTC module*/
void HAL_RTC_Init(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
	MX_RTC_Init();
 8004dcc:	f7fd fd98 	bl	8002900 <MX_RTC_Init>
	return;
 8004dd0:	bf00      	nop
}
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <HAL_Get_ActualTime>:

/*This function returns the actual time, the pointers should be put in the argument as following: hour, minutes, seconds*/
void HAL_Get_ActualTime(uint8_t *hh, uint8_t *mm, uint8_t *ss)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
	MX_RTC_GetTime(hh, mm, ss);
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	68b9      	ldr	r1, [r7, #8]
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f7fd fe0b 	bl	8002a00 <MX_RTC_GetTime>
	LL_mDelay(50);
 8004dea:	2032      	movs	r0, #50	; 0x32
 8004dec:	f7ff fd1e 	bl	800482c <LL_mDelay>
	return;
 8004df0:	bf00      	nop
}
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_Set_ActualTime>:
}

/*This function allow to configure a new actual time, the value of the new time should be put in the argument as
 * following: hour, minutes, seconds*/
void HAL_Set_ActualTime(uint8_t hh, uint8_t mm, uint8_t ss)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	4603      	mov	r3, r0
 8004e00:	71fb      	strb	r3, [r7, #7]
 8004e02:	460b      	mov	r3, r1
 8004e04:	71bb      	strb	r3, [r7, #6]
 8004e06:	4613      	mov	r3, r2
 8004e08:	717b      	strb	r3, [r7, #5]
	MX_RTC_SetTime(hh, mm, ss);
 8004e0a:	797a      	ldrb	r2, [r7, #5]
 8004e0c:	79b9      	ldrb	r1, [r7, #6]
 8004e0e:	79fb      	ldrb	r3, [r7, #7]
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7fd fe53 	bl	8002abc <MX_RTC_SetTime>
	LL_mDelay(50);
 8004e16:	2032      	movs	r0, #50	; 0x32
 8004e18:	f7ff fd08 	bl	800482c <LL_mDelay>
	return;
 8004e1c:	bf00      	nop
}
 8004e1e:	3708      	adds	r7, #8
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_TEMPSen_Init>:
 *      Author: carlo
 */
#include "HAL_TEMPSen.h"

void HAL_TEMPSen_Init()
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
	MX_I2C1_Init();
 8004e28:	f7fb ff20 	bl	8000c6c <MX_I2C1_Init>
	return;
 8004e2c:	bf00      	nop
}
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <HAL_TEMPSen_ReadTemperature>:

uint8_t HAL_TEMPSen_ReadTemperature(void)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b086      	sub	sp, #24
 8004e34:	af00      	add	r7, sp, #0
	  uint16_t measure = 0x00;
 8004e36:	2300      	movs	r3, #0
 8004e38:	82fb      	strh	r3, [r7, #22]
	  float tempConv = 0.0;
 8004e3a:	f04f 0300 	mov.w	r3, #0
 8004e3e:	60fb      	str	r3, [r7, #12]
	  uint8_t data[2];
	  uint8_t temp = 0;
 8004e40:	2300      	movs	r3, #0
 8004e42:	72fb      	strb	r3, [r7, #11]
	  data [0]= LM75B_CMD_Temp;
 8004e44:	2300      	movs	r3, #0
 8004e46:	723b      	strb	r3, [r7, #8]
	  MX_I2C1_Write(1, data, TEMP_Sens_ADDR);
 8004e48:	f107 0308 	add.w	r3, r7, #8
 8004e4c:	2290      	movs	r2, #144	; 0x90
 8004e4e:	4619      	mov	r1, r3
 8004e50:	2001      	movs	r0, #1
 8004e52:	f7fb ffd1 	bl	8000df8 <MX_I2C1_Write>
	  MX_I2C_Read(2, data, TEMP_Sens_ADDR);
 8004e56:	f107 0308 	add.w	r3, r7, #8
 8004e5a:	2290      	movs	r2, #144	; 0x90
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	2002      	movs	r0, #2
 8004e60:	f7fb ff96 	bl	8000d90 <MX_I2C_Read>

	  for (int i=0; i<2; i++)
 8004e64:	2300      	movs	r3, #0
 8004e66:	613b      	str	r3, [r7, #16]
 8004e68:	e010      	b.n	8004e8c <HAL_TEMPSen_ReadTemperature+0x5c>
	  {
		  if(i==0)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d105      	bne.n	8004e7c <HAL_TEMPSen_ReadTemperature+0x4c>
		  {
			  measure = data[0];
 8004e70:	7a3b      	ldrb	r3, [r7, #8]
 8004e72:	82fb      	strh	r3, [r7, #22]
			  measure = measure << 8;
 8004e74:	8afb      	ldrh	r3, [r7, #22]
 8004e76:	021b      	lsls	r3, r3, #8
 8004e78:	82fb      	strh	r3, [r7, #22]
 8004e7a:	e004      	b.n	8004e86 <HAL_TEMPSen_ReadTemperature+0x56>
		  }else
		  {
			  measure = measure | (data[1]);
 8004e7c:	7a7b      	ldrb	r3, [r7, #9]
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	8afb      	ldrh	r3, [r7, #22]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	82fb      	strh	r3, [r7, #22]
	  for (int i=0; i<2; i++)
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	ddeb      	ble.n	8004e6a <HAL_TEMPSen_ReadTemperature+0x3a>
		  }
	  }
	  measure = measure >> 5;
 8004e92:	8afb      	ldrh	r3, [r7, #22]
 8004e94:	095b      	lsrs	r3, r3, #5
 8004e96:	82fb      	strh	r3, [r7, #22]
	  tempConv = (float)(measure)*0.125;
 8004e98:	8afb      	ldrh	r3, [r7, #22]
 8004e9a:	ee07 3a90 	vmov	s15, r3
 8004e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ea2:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8004ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004eaa:	edc7 7a03 	vstr	s15, [r7, #12]
	  temp = (uint8_t)tempConv;
 8004eae:	edd7 7a03 	vldr	s15, [r7, #12]
 8004eb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eb6:	edc7 7a01 	vstr	s15, [r7, #4]
 8004eba:	793b      	ldrb	r3, [r7, #4]
 8004ebc:	72fb      	strb	r3, [r7, #11]

	  return temp;
 8004ebe:	7afb      	ldrb	r3, [r7, #11]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3718      	adds	r7, #24
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004ec8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f00 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ecc:	480d      	ldr	r0, [pc, #52]	; (8004f04 <LoopForever+0x6>)
  ldr r1, =_edata
 8004ece:	490e      	ldr	r1, [pc, #56]	; (8004f08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004ed0:	4a0e      	ldr	r2, [pc, #56]	; (8004f0c <LoopForever+0xe>)
  movs r3, #0
 8004ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ed4:	e002      	b.n	8004edc <LoopCopyDataInit>

08004ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004eda:	3304      	adds	r3, #4

08004edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ee0:	d3f9      	bcc.n	8004ed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ee2:	4a0b      	ldr	r2, [pc, #44]	; (8004f10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004ee4:	4c0b      	ldr	r4, [pc, #44]	; (8004f14 <LoopForever+0x16>)
  movs r3, #0
 8004ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ee8:	e001      	b.n	8004eee <LoopFillZerobss>

08004eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004eec:	3204      	adds	r2, #4

08004eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ef0:	d3fb      	bcc.n	8004eea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ef2:	f7fd ffc9 	bl	8002e88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ef6:	f000 f811 	bl	8004f1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004efa:	f7fc fa1f 	bl	800133c <main>

08004efe <LoopForever>:

LoopForever:
    b LoopForever
 8004efe:	e7fe      	b.n	8004efe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f00:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8004f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f08:	200006fc 	.word	0x200006fc
  ldr r2, =_sidata
 8004f0c:	08004fbc 	.word	0x08004fbc
  ldr r2, =_sbss
 8004f10:	200006fc 	.word	0x200006fc
  ldr r4, =_ebss
 8004f14:	20000750 	.word	0x20000750

08004f18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004f18:	e7fe      	b.n	8004f18 <ADC1_2_IRQHandler>
	...

08004f1c <__libc_init_array>:
 8004f1c:	b570      	push	{r4, r5, r6, lr}
 8004f1e:	4e0d      	ldr	r6, [pc, #52]	; (8004f54 <__libc_init_array+0x38>)
 8004f20:	4c0d      	ldr	r4, [pc, #52]	; (8004f58 <__libc_init_array+0x3c>)
 8004f22:	1ba4      	subs	r4, r4, r6
 8004f24:	10a4      	asrs	r4, r4, #2
 8004f26:	2500      	movs	r5, #0
 8004f28:	42a5      	cmp	r5, r4
 8004f2a:	d109      	bne.n	8004f40 <__libc_init_array+0x24>
 8004f2c:	4e0b      	ldr	r6, [pc, #44]	; (8004f5c <__libc_init_array+0x40>)
 8004f2e:	4c0c      	ldr	r4, [pc, #48]	; (8004f60 <__libc_init_array+0x44>)
 8004f30:	f000 f820 	bl	8004f74 <_init>
 8004f34:	1ba4      	subs	r4, r4, r6
 8004f36:	10a4      	asrs	r4, r4, #2
 8004f38:	2500      	movs	r5, #0
 8004f3a:	42a5      	cmp	r5, r4
 8004f3c:	d105      	bne.n	8004f4a <__libc_init_array+0x2e>
 8004f3e:	bd70      	pop	{r4, r5, r6, pc}
 8004f40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f44:	4798      	blx	r3
 8004f46:	3501      	adds	r5, #1
 8004f48:	e7ee      	b.n	8004f28 <__libc_init_array+0xc>
 8004f4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f4e:	4798      	blx	r3
 8004f50:	3501      	adds	r5, #1
 8004f52:	e7f2      	b.n	8004f3a <__libc_init_array+0x1e>
 8004f54:	08004fb4 	.word	0x08004fb4
 8004f58:	08004fb4 	.word	0x08004fb4
 8004f5c:	08004fb4 	.word	0x08004fb4
 8004f60:	08004fb8 	.word	0x08004fb8

08004f64 <memset>:
 8004f64:	4402      	add	r2, r0
 8004f66:	4603      	mov	r3, r0
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d100      	bne.n	8004f6e <memset+0xa>
 8004f6c:	4770      	bx	lr
 8004f6e:	f803 1b01 	strb.w	r1, [r3], #1
 8004f72:	e7f9      	b.n	8004f68 <memset+0x4>

08004f74 <_init>:
 8004f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f76:	bf00      	nop
 8004f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f7a:	bc08      	pop	{r3}
 8004f7c:	469e      	mov	lr, r3
 8004f7e:	4770      	bx	lr

08004f80 <_fini>:
 8004f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f82:	bf00      	nop
 8004f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f86:	bc08      	pop	{r3}
 8004f88:	469e      	mov	lr, r3
 8004f8a:	4770      	bx	lr
