OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /Users/samprita/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
read_liberty -corner Typical /Users/samprita/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Fastest /Users/samprita/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/results/cts/alu.sdc'…
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO]: Setting RC values...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            1976.1 u
legalized HPWL           2067.1 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 51 instances
[INFO DPL-0021] HPWL before            2067.1 u
[INFO DPL-0022] HPWL after             1976.1 u
[INFO DPL-0023] HPWL delta               -4.4 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/14-alu.resized.odb'…
Writing netlist to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/14-alu.resized.nl.v'…
Writing powered netlist to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/14-alu.resized.pnl.v'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/14-alu.resized.def'…
Writing timing constraints to '/openlane/designs/alu/runs/RUN_2025.08.23_20.19.57/tmp/cts/14-alu.resized.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 877 u^2 52% utilization.
area_report_end
