0.6
2019.2
Nov  6 2019
21:57:16
F:/D/IITGN/ES 204 Digital Systems/LabAssignment7/LabAssignment7.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
F:/D/IITGN/ES 204 Digital Systems/LabAssignment7/LabAssignment7.srcs/sim_1/new/circuit2_tb.v,1709006827,verilog,,,,circuit2_tb,,,,,,,,
F:/D/IITGN/ES 204 Digital Systems/LabAssignment7/LabAssignment7.srcs/sim_1/new/circuit_tb.v,1709052968,verilog,,,,circuit_tb,,,,,,,,
F:/D/IITGN/ES 204 Digital Systems/LabAssignment7/LabAssignment7.srcs/sources_1/new/circuit.v,1709052880,verilog,,F:/D/IITGN/ES 204 Digital Systems/LabAssignment7/LabAssignment7.srcs/sim_1/new/circuit_tb.v,,circuit,,,,,,,,
F:/D/IITGN/ES 204 Digital Systems/LabAssignment7/LabAssignment7.srcs/sources_1/new/circuit2.v,1709007117,verilog,,F:/D/IITGN/ES 204 Digital Systems/LabAssignment7/LabAssignment7.srcs/sim_1/new/circuit2_tb.v,,circuit2,,,,,,,,
