[
  {
    "objectID": "index.html",
    "href": "index.html",
    "title": "TinyML",
    "section": "",
    "text": "0.1 Hi there!\nThis is my graduation project titled System-Level Co-Design and AI-EDA of RISC-V Accelerators for TinyML at the Edge under my supervisor Prof.Â Yun Li. His PhD student Jintao Li also helps me greatly. This is a place where I record my learning journey into TinyML and RISC-V accelerators â€“ from scratch. The contents are actively updating. Some of the content may be too basic or even technically incorrect up to now, but they are, hopefully, informative and motivation-boosting. English documentation will be available soon.\næœ¬é¡¹ç›®æœ‰å…³çš„ä»£ç ä¸»è¦å­˜æ”¾åœ¨ä¸¤ä¸ªä»“åº“:",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#hi-there",
    "href": "index.html#hi-there",
    "title": "TinyML",
    "section": "",
    "text": "Correctness is the enemy of progress. â€“ Myself\n\n\n\nMy TinyML Repo\nMy Forked CFU Playground",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#intended-outcomes",
    "href": "index.html#intended-outcomes",
    "title": "TinyML",
    "section": "0.2 Intended Outcomes",
    "text": "0.2 Intended Outcomes\n\nDeveloping an intelligent co-design framework that integrates RISC-V architecture customization with TinyML workload characteristics to enable joint optimization.\nDesigning and implementing hardware-accelerated TinyML kernels that are adaptable and efficient for edge computing scenarios.\nExploring a large multi-dimensional design space using automated methods (such as heuristic or evolutionary algorithms) to identify optimal configurations balancing accuracy, energy, and latency.\nAdvancing the understanding of system-level TinyML accelerator optimization, pushing the boundary beyond traditional manual design methods.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#motivation-åŠ¨æœº",
    "href": "index.html#motivation-åŠ¨æœº",
    "title": "TinyML",
    "section": "0.3 Motivation åŠ¨æœº",
    "text": "0.3 Motivation åŠ¨æœº\nå¤§é‡åº”ç”¨ç¨‹åºéƒ½é…å¤‡äº†å›¾åƒå¤„ç†çš„æ·±åº¦å­¦ä¹ ç®—æ³• (å¦‚ Animoji), è‹¥æƒ³è¦åˆ©ç”¨æœåŠ¡å™¨çš„ç®—åŠ›èµ„æº, åˆ™æ¯ç§’è‡³å°‘éœ€è¦è¾“å…¥ \\(30\\) å¸§å›¾ç‰‡åˆ°ç½‘ç»œå½“ä¸­, å¯¹äº ResNet-50 è¿™ç§å°ç½‘ç»œ, æ¨¡å‹è¿è¡Œæ—¶ä¹Ÿéœ€è¦å ç”¨ \\(3\\text{ GB/s}\\) çš„å¸¦å®½ [1]. å› æ­¤, éœ€è¦ å°†äº‘ç«¯çš„ä¸€éƒ¨åˆ†è®¡ç®—ä»»åŠ¡ä¸‹æ”¾åˆ°ç«¯è®¾å¤‡, ä»¥å‡è½»äº‘ç«¯å’Œç½‘ç»œå¸¦å®½çš„å‹åŠ›. ç„¶è€Œç«¯è®¾å¤‡å¤§å¤šé‡‡ç”¨åµŒå…¥å¼å¤„ç†å™¨ â€”â€” åµŒå…¥å¼å¤„ç†å™¨å—åˆ°åŠŸè€—ã€ä½“ç§¯ã€æ•£çƒ­ç­‰å¤šæ–¹å®¢è§‚å› ç´ çš„é™åˆ¶, å…¶æ€§èƒ½è¿œä¸å¦‚æ¡Œé¢å¹³å°. æˆ‘ä»¬å¯ä»¥åˆ©ç”¨ FPGAã€ASIC ç­‰ ä½åŠŸè€—ã€é«˜èƒ½æ•ˆ çš„å™¨ä»¶, ä¸ºç›¸åº”çš„åº”ç”¨åœºæ™¯å®šåˆ¶è¯¥é¢†åŸŸæ‰€ä¸“ç”¨çš„åŠ é€Ÿå™¨ [2].",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "index.html#change-logs-æ›´æ–°æ—¥å¿—",
    "href": "index.html#change-logs-æ›´æ–°æ—¥å¿—",
    "title": "TinyML",
    "section": "0.4 ğŸ—“ï¸ Change Logs æ›´æ–°æ—¥å¿—",
    "text": "0.4 ğŸ—“ï¸ Change Logs æ›´æ–°æ—¥å¿—\n\n\n\n\n\n\n\n\nDate\nUpdate Message\n\n\n\n\n2025-08-08\nå­¦ä¹  APB åè®®, å‘ç°æœ‰æ—¶å€™å·¥ç¨‹å­¦ä¹Ÿéœ€è¦ä¸€ç‚¹æ•°å­¦æ€ç»´, è¦æŠŠæ¯ä¸ªå­˜åœ¨ç‰© (æ¯”å¦‚æ€»çº¿ã€decoderã€switch hub, etc.) å½“ä½œæŸä¸ªæŠ½è±¡è§‚ç‚¹çš„ç‰¹ä¾‹! ä¸è¦èƒŒåè®®, è€Œæ˜¯ç†è§£åè®®è¿™æ ·è§„å®šçš„æœ¬è´¨åŸå› .\n\n\n2025-08-05~07\nå¤ä¹  IELTS.\n\n\n2025-08-04\nåˆ· Chisel çš„æ—¶å€™æ„Ÿåˆ°å¾ˆæ— åŠ›, ç¼–ç¨‹è¯­è¨€çš„æœ¬è´¨åˆ°åº•æ˜¯ä»€ä¹ˆ? ä¸ºä»€ä¹ˆ when() åœ¨ Scala é‡Œé¢æ˜¯å‡½æ•°è€Œåœ¨ C è¯­è¨€é‡Œé¢æ˜¯è¯­å¥? ä¸€å®šæœ‰ä¸€å¥—ç»Ÿä¸€çš„æ€ç»´æ–¹å¼æ¥æ€è€ƒæ‰€æœ‰çš„ç¼–ç¨‹è¯­è¨€, ä½¿å¾—å­¦æŸç§ç‰¹å®šè¯­è¨€çš„è¿‡ç¨‹ç›¸å½“äºæŠŠå¤§è„‘ä¸­çš„è¿™ä¸ªæ€ç»´æ–¹å¼å®ä¾‹åŒ–. I felt stuck in this path, maybe I need a little bit encouragement. This happens, I know.\n\n\n2025-08-03\nå…¥é—¨ CUDA ç¼–ç¨‹, å­¦ä¹  NVIDIA çš„ GPU æ¶æ„. ä¹Ÿå­¦ä¹ äº† Transformer çš„åŸç†, åŠ å¼ºäº†å¯¹æ³¨æ„åŠ›æœºåˆ¶çš„ç†è§£.\n\n\n2025-08-01\næŒ‰ç…§ æ±ªè¾°è€å¸ˆçš„è¯¾ç¨‹, åˆæ­¥å¤ä¹ äº†æ“ä½œç³»ç»Ÿçš„ Memory Management, Linker script, Control flow, exceptional control flow, interruptå¤„ç†ç­‰.\n\n\n2025-07-30~31\nåœ¨å­¦ä¹  ysyx çš„è¿‡ç¨‹ä¸­æ„Ÿåˆ° extremely depressed, æˆ‘å¼€å§‹æµè§ˆ ysyx å…¥å­¦ä¹‹åçš„å­¦ä¹ èµ„æ–™, å‘ç°è¿™äº›èµ„æ–™å­˜åœ¨æ˜æ˜¾çš„å¹³è¡Œæ€§, æ²¡æœ‰å¿…è¦ä¸¥æ ¼æŒ‰ç…§é¡ºåºæ¥å­¦ä¹ . é‡æ–°æ‹¾èµ·çƒ‚å°¾çš„ my-riscv é¡¹ç›®, å†³å®šé€€å‡ºä¾èµ– ysyx çš„å­¦ä¹ æ–¹æ³•.\n\n\n2025-07-29\nç»§ç»­ ysyx çš„ E4 (å³ PA1), make run æˆåŠŸè¿è¡Œ\n\n\n2025-07-28\nå¼€å§‹ ysyx çš„ E4 (å³ PA1), å‘ç° ysyx PA çš„æ€è·¯æ˜¯è‡ªé¡¶å‘ä¸‹çš„\n\n\n2025-07-27\nåœ¨ MacOS å’Œ Ubuntu ä¸Šå®Œæˆäº† ysyx ç¯å¢ƒçš„é…ç½®, å¯åŒæ—¶åœ¨ä¸¤å°è®¾å¤‡ä¸Šå¼€å‘, man è¿™ä¸ªå‘½ä»¤æ„Ÿè§‰æŒºæœ‰ç”¨çš„.\n\n\n2025-07-24~26\né€šè¿‡ HDLBits åˆ·äº†ä¸€äº› verilog é¢˜ç›®.\n\n\n2025-07-23\næŠ¥åä¸€ç”Ÿä¸€èŠ¯ (ysyx), å‡†å¤‡å…ˆé€ ä¸ª CPU å‡ºæ¥, å†æ¥åŠ é€Ÿ ML.\n\n\n2025-07-17\nå‡†å¤‡è¿›è¡Œ Vitis HLS çš„å­¦ä¹ , åˆæ­¥å­¦ä¹ äº† YOLO V1 çš„åŸç†.\n\n\n2025-07-12\næˆåŠŸå°† CFU-playground çš„ proj_template çƒ§åˆ° Arty å¼€å‘æ¿ä¸Š. è®¤è¯†åˆ°å¼€å‘ç¯å¢ƒçš„æ­å»ºå’Œç†è§£æ˜¯ä¸€é¡¹è¾ƒå¤§çš„å·¥ç¨‹, ä½†æ˜¯å®é™…æœ‰ç”¨çš„ä¿¡æ¯å¹¶ä¸å¤š, æ‰€ä»¥æ‰“ç®—å¹¶è¡Œåœ°å­¦ä¹ ç¯å¢ƒçš„æ­å»ºå’Œ CPUã€GPUã€Cuda çš„çŸ¥è¯†.\n\n\n2025-07-11\nå¤§è‡´äº†è§£äº†å„å¤§ submodule çš„åŠŸèƒ½.\n\n\n2025-07-10\nåœ¨ Ubuntu 24.04 å’Œ MacOS ä¸ŠæˆåŠŸæ­å»º iCESugar-UP5K å¼€å‘ç¯å¢ƒ, å¹¶æˆåŠŸçƒ§å½•! å®Œå–„äº†æ•™ç¨‹å†…å®¹, å»ºç«‹äº† My TinyML Repo ç”¨æ¥å­˜æ”¾ iCESugar-UP5K å¼€å‘æ¿çš„ä¾‹å­ä»£ç å’Œ ML åŠ é€Ÿå™¨çš„ä»£ç .\n\n\n2025-07-09\nåœ¨ Ubuntu 24.04 ä¸ŠæˆåŠŸæ„å»º CFU-Playground çš„ /proj/proj_template å®ä¾‹å·¥ç¨‹. å¹¶ä¸”å‘ç° MacOS ä¸Šä¹Ÿå¯ä»¥ç”¨ Docker æˆåŠŸç”Ÿæˆæ¯”ç‰¹æµæ–‡ä»¶.\n\n\n2025-07-08\nå–œææ–° Thinkbook, ç”±äºæ˜¾å¡å’Œç½‘å¡é©±åŠ¨æ‰¾ä¸åˆ°å®‰è£… Debian å¤±è´¥ç‰¹åˆ«ç‹‚èº, Tonic ä¸ŠæŠ¥å¤æ€§ç‹‚ç»ƒ 3 å°æ—¶é™ E å¤§è°ƒéŸ³é˜¶. åæ¥å®‰è£… Ubuntu 24.04 å®ä½“æœºæˆåŠŸç¼–è¯‘. btw, Spark æ¨èçš„ AtlasOS å¤ªå¥½ç”¨å•¦, Synergy åŒæ­¥ Win, Mac, IOS, Linux å‰ªåˆ‡æ¿å¤ªæ–¹ä¾¿å•¦ (å°±æ˜¯æ²¡æœ‰å®‰å“hh)\n\n\n2025-07-07\nå‘ç°åœ¨ M èŠ¯ç‰‡ MacOS ä¸Šæ— æ³•å®‰è£… linux-64 æ¶æ„, æ”¹ç”¨ Docker æ­å»ºç¯å¢ƒæˆåŠŸ â€¦ äº†ä¸€åŠ, æœ€åå› ä¸º Docker æ— æ³•è¿æ¥è®¿é—® MacOS è¿æ¥çš„ USB è€Œæ„å»ºå®ä¾‹å·¥ç¨‹å¤±è´¥.\n\n\n2025-07-06\nå°è¯•åœ¨ MacOS ä¸ŠåŸç”Ÿæ­å»ºå’Œç”¨ Docker æ­å»º, æ— æœ, é‚æ”¹ç”¨ Parallel Desktop ä¸Šå®‰è£… Ubuntu 24.04.\n\n\n2025-06-29\nInitial commit.\n\n\n\n\n\n\n\n\n\n1. ç”µå­H (2025) å“ˆå·¥å¤§æ·±åº¦å­¦ä¹ ä½“ç³»ç»“æ„è¯¾ç¨‹ | å®éªŒ2ï¼šYOLOç®—æ³•é‡åŒ–åŠ é€Ÿ-CSDNåšå®¢\n\n\n2. (2021) Deep learning architecture",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>1</span>Â  <span class='chapter-title'>Introduction å¼•å…¥</span>"
    ]
  },
  {
    "objectID": "resources/resources.html",
    "href": "resources/resources.html",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "",
    "text": "CPU",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#cpu",
    "href": "resources/resources.html#cpu",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "",
    "text": "An Introduction to Computing Systems Yale Patt: â˜…â˜…â˜…â˜…â˜… å¦‚æœä½ å¤§ä¸€æƒ³è®¤çœŸå­¦ä¸€ä¸‹è®¡ç®—æœºç»„æˆåŸç†, ä¿¡æˆ‘çš„, è¯»å®ƒå‡†æ²¡é”™ (wetABQ å¤§ä½¬æ¨èçš„).\n\næœ¬ä¹¦è¯¦ç»†è®²äº†ä¸€ä¸ªç®€å•çš„ 16-bit LC-3 CPU çš„è®¾è®¡, åŒ…æ‹¬æŒ‡ä»¤é›†ã€æ±‡ç¼–è¯­è¨€ã€æœºå™¨è¯­è¨€ã€å¾®æ¶æ„ç­‰å†…å®¹.\n\nBilibili: RISCV-MCU: â˜…â˜…â˜…â˜…â˜… ä¸€ä¸ªåŸºäº Digital å’Œ verilog çš„ RISC-V CPU ä»¿çœŸæ•™ç¨‹, è®²å¾—éå¸¸å¥½, å¼ºæ¨!\n\næœ¬äººåŸºäºè¿™ä¸ªé¡¹ç›®åšäº†ä¸€ä¸ª my-riscv.\n\nThe â€œBasicâ€ Pipelined CPU: â˜…â˜…â˜…â˜…â˜… è®²äº† CPU æµæ°´çº¿ 5 ä¸ªé˜¶æ®µçš„å·¥ä½œåŸç†.\n\nDr.Â Chun Yan Cheung Lectures: â˜…â˜…â˜…â˜…â˜… å¼ºæ¨!!!",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#neural-network",
    "href": "resources/resources.html#neural-network",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "Neural Network",
    "text": "Neural Network\n\nAnimated AI: â˜…â˜…â˜…â˜…â˜… å¯è§†åŒ–äº†ä»¥ä¸‹æ¦‚å¿µ: Convolution, Padding, Stride, Groups, Depthwise, Depthwise-Separable, Pixel shuffle. å›¾åƒå¤„ç†è‚¯å®šä¼šç”¨åˆ°.\nYOLO V1 Bilibili è®²è§£: â˜…â˜…â˜…â˜…â˜… éå¸¸æ¸…æ¥š, å¼ºæ¨.\nA Gentle Introduction to GNN: å›¾ç¥ç»ç½‘ç»œå…¥é—¨.\n\nUnderstanding Convolutions on Graphs\n\nword2vec: â˜…â˜…â˜…â˜…â˜† Youtube è§†é¢‘, è®²è§£äº† word2vec çš„åŸç†.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#fpga-ç†è®º",
    "href": "resources/resources.html#fpga-ç†è®º",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "FPGA ç†è®º",
    "text": "FPGA ç†è®º\n\nHDLBits: â˜…â˜…â˜…â˜…â˜… ä¸€ä¸ªåœ¨çº¿çš„ HDL ç»ƒä¹ ç½‘ç«™. å¦‚æœä½ å¯¹ verilog ä¸€æ— æ‰€çŸ¥, ç›´æ¥ä¸Šè¿™ä¸ªç½‘ç«™ç»å¯¹æ²¡é”™.\nChisel Bootcamp: â˜…â˜…â˜†â˜†â˜† å¯é€šè¿‡åœ¨çº¿çš„ç»ƒä¹ æ¥å­¦ä¹  Chisel è¯­è¨€ (åªéœ€åšå‰å‡ ç« å³å¯)\nFPGA: â˜…â˜†â˜†â˜†â˜† ç”¨æ¥å­¦ä¹  FPGA çš„èµ„æ–™åº“.\n\nVerilog è¯­æ³• (Artix7ä¿®ç‚¼ç§˜ç±)\n\nFPGA: Architecture, Programmability and Advantageous: â˜…â˜…â˜…â˜…â˜† ä¸€ä¸ªè®²è§£ FPGA ç»“æ„çš„è§†é¢‘, å¾ˆæ¸…æ¥š.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#hls-design-fpga-å¹¶è¡Œç¼–ç¨‹",
    "href": "resources/resources.html#hls-design-fpga-å¹¶è¡Œç¼–ç¨‹",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹",
    "text": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹\n\nParallel Programming for FPGAs: â˜…â˜…â˜…â˜…â˜† Xilinx ç ”ç©¶é™¢çš„ Steve é¦–å¸­å·¥ç¨‹å¸ˆä¸ UCSD çš„ Ryan Kastner æ•™æˆå›¢é˜Ÿåˆä½œ, æ¨å‡ºäº†è¿™æœ¬å¼€æºä¹¦, å…¨ä¹¦é€šè¿‡ 10 ä¸ªç®—æ³•å®ç°æ¡ˆä¾‹å®Œæ•´çš„ä»‹ç»äº†é€šè¿‡ HLS å·¥å…·åˆ©ç”¨ C/C++ è¯­è¨€å¿«é€Ÿå®ç°é«˜æ€§èƒ½ FPGA å®ç°çš„è¿‡ç¨‹.\n\nFPGA å¹¶è¡Œç¼–ç¨‹ä¸­æ–‡ç‰ˆ, ä¸­æ–‡ç‰ˆ github repo",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#gpu",
    "href": "resources/resources.html#gpu",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "GPU",
    "text": "GPU\n\ntiny-gpu: â˜…â˜…â˜†â˜†â˜† ä¸€ä¸ªå°å‹çš„ GPU å®ç°.\nVeriGPU: â˜…â˜†â˜†â˜†â˜† ä¸€ä¸ªå¤æ‚ç‚¹çš„ GPU å®ç°, ä¸é€‚åˆç”¨æ¥å…¥é—¨.\nStanford CS336: â˜…â˜…â˜…â˜…â˜… Stanford çš„ Language Modeling from Scratch è¯¾ç¨‹.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html",
    "href": "glossary/glossary.html",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "",
    "text": "General Terms",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#general-terms",
    "href": "glossary/glossary.html#general-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "",
    "text": "CFU: Custom Function Unit (è‡ªå®šä¹‰åŠŸèƒ½å•å…ƒ). ä¸º ML æŸäº›è€—æ—¶çš„è®¡ç®— (å¦‚å·ç§¯ã€çŸ©é˜µä¹˜æ³•ã€ä½æ“ä½œç­‰) å®šåˆ¶çš„æŒ‡ä»¤åŠ é€Ÿç¡¬ä»¶æ¨¡å—.\n\nä¸€æ—¦ä¸»å¤„ç†å™¨æ‰§è¡Œåˆ°ç‰¹å®šçš„ CFU æŒ‡ä»¤ï¼Œå°±ä¼šå°†æ•°æ®å‘é€ç»™ CFU å¤„ç†ï¼Œç„¶å CFU è¿”å›ç»“æœ.\nFPU: Floating Point Unit (æµ®ç‚¹è¿ç®—å•å…ƒ), æ˜¯ CPU ä¸­ä¸“é—¨å¤„ç†æµ®ç‚¹æ•°è¿ç®—çš„ç¡¬ä»¶ç»„ä»¶.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#fpga-terms",
    "href": "glossary/glossary.html#fpga-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "FPGA Terms",
    "text": "FPGA Terms\n\nGeneral\n\nTfLM: TensorFlow Lite for Microcontrollers.\n\nPDTI8: Person DeTection Int 8\n\nGateware: ç”¨è½¯ä»¶ç¼–å†™çš„ç¡¬ä»¶ç”µè·¯. (æ—¢ä¸æ˜¯ Software, ä¹Ÿä¸æ˜¯ Hardware).\nHPS: High Performance System.\n\nPLATFORMS=common_soc sim hps, ä¸‰ä¸ªå¹³å°. common_soc æŒ‡æ ‡å‡†çš„ FPGA å¼€å‘å¹³å°; sim æŒ‡ç”¨ Verilator è¿›è¡Œè½¯ä»¶ä»¿çœŸ.\n\nSoC (System on Chip) ç‰‡ä¸Šç³»ç»Ÿ: æ¯”å¦‚ ZYNQ, ä¸€å—ç¡…èŠ¯ç‰‡ å°±å¯ä»¥å®ç°æ•´ä¸ªç³»ç»Ÿçš„åŠŸèƒ½ (è€Œä¸æ˜¯è¦ç»„åˆå¤šä¸ªèŠ¯ç‰‡).\nIP Core: Intellectual Property Core. ç”±ä¸€æ–¹ (å¼€å‘è€…æˆ–å…¬å¸) è®¾è®¡ï¼Œå¹¶é€šè¿‡è®¸å¯æˆæƒç»™å…¶ä»–è®¾è®¡è€…ä½¿ç”¨ã€‚å¸¸è§çš„ IP æ ¸åŒ…æ‹¬ CPU å†…æ ¸ã€ä»¥å¤ªç½‘æ§åˆ¶å™¨ã€å†…å­˜æ§åˆ¶å™¨ç­‰.\n\nSoft IP: è½¯æ ¸\nHard IP: ç¡¬æ ¸\n\n.vcd, fst: æ³¢å½¢æ–‡ä»¶æ ¼å¼, åè€…å ç©ºé—´æ›´å°, ä½†åªå— GTKWave æ”¯æŒ [1].\n\n\n\nInterface\n\nPMOD (Peripheral Module) æ¥å£: ä¸€ç»„ 2*6 æ’é’ˆçš„å¼•è„š PMOD. å®šä¹‰äº†ç”µæºã€åœ°çº¿ã€ä»¥åŠæœ€å¤š 8 æ¡å¯ç”¨äºé€šä¿¡çš„ä¿¡å·çº¿. PMODæ¨¡å—é€šå¸¸é€šè¿‡ SPIã€I2C æˆ– GPIO (é€šç”¨æ•°å­—è¾“å…¥è¾“å‡º) ä¸ä¸»æ§é€šä¿¡. ä½ å¯ä»¥ä¹°åˆ°å¾ˆå¤šæ”¯æŒ PMOD çš„æ¨¡å—, å¦‚ä¼ æ„Ÿå™¨ã€æ˜¾ç¤ºå±ã€å­˜å‚¨å™¨ç­‰.\nJTAG æ¥å£: ä¸€ç§ç”¨äºè°ƒè¯•å’Œç¼–ç¨‹çš„æ ‡å‡†æ¥å£.\nAXI (Advanced eXtensible Interface) æ¥å£: CPU ä¸å¤–è®¾ (å†…å­˜æ§åˆ¶å™¨, DMA, CFU, IP æ ¸) ä¹‹é—´çš„é€šä¿¡åè®®.\n\næ¯”å¦‚ ZYNQ çš„ PS (Processing System) å’Œ PL (Programmable Logic) ä¹‹é—´çš„é€šä¿¡å°±æ˜¯é€šè¿‡ AXI æ¥å£ (è§ FPGA åŸç†é€Ÿæˆ).\n\n\n\n\nFile formats\n\n.pcf æ–‡ä»¶: Physical Constraints File. .pcf æ–‡ä»¶å‘Šè¯‰å·¥å…·ï¼šVerilog ä¸­çš„æŸä¸ªé€»è¾‘ä¿¡å·ï¼Œç‰©ç†ä¸Šåº”è¯¥æ¥åˆ° FPGA çš„å“ªä¸ª pin. æ¯”å¦‚:\nset_io D1 B5\nè¡¨ç¤ºæŠŠ D1 (åœ¨ .v æ–‡ä»¶ä¸­å®šä¹‰çš„) ä¿¡å·è¿æ¥åˆ° FPGA çš„ B5 å¼•è„š.\n\n.xdc æ–‡ä»¶: Xilinx Design Constraints File (Vivado å·¥å…·ä½¿ç”¨çš„çº¦æŸæ–‡ä»¶, a.k.a., Master Constraints File ä¸»çº¦æŸæ–‡ä»¶). Arty 35T xdc æ–‡ä»¶\n\n\n\n\nHDL\n\nHLS: High-Level Synthesis. ç”¨ C/C++ ç­‰é«˜çº§è¯­è¨€æ¥å†™ç¡¬ä»¶ç”µè·¯è®¾è®¡.\n\nScala: ä¸€ç§ä¸“é—¨ç”Ÿæˆå…¶å®ƒ DSL (Domain Specific Language) çš„è¯­è¨€. ç”Ÿæˆçš„è¯­è¨€åŒ…æ‹¬:\n\nSpinalHDL: ä¸€ç§ Hardware Description Language (HDL). å¯ç”¨æ¥ç”Ÿæˆæ›´åº•å±‚çš„ Verilog ä»£ç .\n\nVexRiscv Soft CPU: ç”¨ SpinalHDL å†™çš„ä¸€ä¸ª é«˜åº¦å¯é…ç½®çš„ RISC-V soft CPU å†…æ ¸ (soft çš„æ„æ€å°±æ˜¯ CPU ä¸æ˜¯ç¡¬ä»¶ç„Šæ­»çš„ (â€œhard CPUâ€) , è€Œæ˜¯éƒ¨ç½²åœ¨ FPGA ä¸Šå¯ä»¥æ”¹å˜ç»“æ„çš„).\n\nChisel: å¦ä¸€ç§ HDL.\nScalac: Scala ç¼–è¯‘å™¨.\nsbt: Scala Build Tool. é…ç½®ä¾èµ–ã€æ’ä»¶å’Œè°ƒç”¨ scalac.\nMill: è·Ÿ sbt ç±»ä¼¼, ä½†æ›´è½»é‡.\n\nAmaranth: ä¸€ä¸ª Python åº“, ä¹Ÿæ˜¯ç”¨äºç¡¬ä»¶æè¿°å’Œè®¾è®¡. å¯ç”Ÿæˆ Verilog ä»£ç .\n\nRTL: Register Transfer Level. é€šä¿—è¯´å°±æ˜¯ verilog ä»£ç çš„æŠ½è±¡ç¨‹åº¦æ°´å¹³.\n\n\n\n\nFPGA Principles\n\nPARï¼š Place and Route. å¸ƒå±€å¸ƒçº¿.\n\n\n\nFPGA Structure ç»“æ„\n\nBLE, CLB (Slice, LAB, ALM), SB: è§ FPGA åŸç†é€Ÿæˆ.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#submodules-é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—",
    "href": "glossary/glossary.html#submodules-é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Submodules é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—",
    "text": "Submodules é¡¹ç›®ä¸­ç”¨åˆ°çš„æ ¸å¿ƒå­æ¨¡å—\n\nè¯¥é¡¹ç›®é‡åº¦ä½¿ç”¨äº†ä»¥ä¸‹å¼€æºé¡¹ç›®, FPGA å¼€æºæ˜¯ä¸€ä¸ªå¾ˆå¤§çš„å·¥ç¨‹, æ„Ÿè°¢æ‰€æœ‰å¼€æºè€…!\n\n\nverilator: å°† verilog ä»£ç å˜æˆ C++ ä»£ç , ç„¶åç¼–è¯‘å¹¶è¿è¡Œåœ¨ CPU ä¸Šè¿›è¡Œä»¿çœŸ, æ¨¡æ‹Ÿå‡ºæ—¶é’Ÿã€å¯„å­˜å™¨é€»è¾‘ã€å¤–è®¾äº¤äº’ç­‰è¡Œä¸º.\nverilator -cc blink.v # ç”Ÿæˆ obj_dir/ å…¶ä¸­å«æœ‰è½¬æ¢å¥½çš„ C++ ä»£ç \niverilog (Icarus Verilog): ä¹Ÿæ˜¯ä»¿çœŸ (ä½†ä¸è¾“å‡º C ä»£ç ):\niverilog -o blink.vvp blink.v blink_tb.v\n# ç”Ÿæˆ vcd æ–‡ä»¶å¯é…åˆ GTKWave æŸ¥çœ‹æ³¢å½¢\nvvp blink.vvp\nopenFPGALoader: ç”¨äºå°†æ¯”ç‰¹æµçƒ§å½•åˆ° FPGA (ä½†ä¸èƒ½è°ƒè¯•).\n# ç¤ºä¾‹ï¼š\nopenFPGALoader -b arty arty_bitstream.bit      # SRAM åŠ è½½\nopenFPGALoader -b arty -f arty_bitstream.bit   # å†™å…¥ flash\nopenocd: Open On-Chip Debugger. ç”¨äºè°ƒè¯• FPGA çš„å·¥å…·. æ”¯æŒ JTAG æ¥å£.\nä¸‰ä¸ªç«¯åˆ°ç«¯çš„å·¥å…·é“¾:\n\nVivado: IDE, é—­æº.\nyosysHQ (Yosys Open SYnthesis Suite Headquarters): yyds!! ä¸€ä¸ªå¼€æºçš„ EDA å·¥å…·é“¾. å­é¡¹ç›®åŒ…æ‹¬:\n\nicestorm: ç”¨äºé’ˆå¯¹ Lattice iCE40 FPGA å®ç°å®Œå…¨çš„ç«¯åˆ°ç«¯å¼€æºæµç¨‹, ä» Verilog åˆ° bitstream, å†çƒ§å†™åˆ° FPGA æ¿å¡ä¸Š. ä»¥ä¸‹æ¯ä¸€ä¸ªå‘½ä»¤éƒ½æ˜¯ä¸€ä¸ªå•ç‹¬çš„ repo!!\n# yosys ç»¼åˆ (å°† verilog è½¬æ¢ä¸ºç½‘è¡¨ .json)\nyosys -p 'synth_ice40 -top blink -json blink.json' blink.v\n# nextpnr å¸ƒå±€å¸ƒçº¿ (ç”Ÿæˆ bitstream çš„ä¸­é—´æ–‡ä»¶ .asc)\nnextpnr-ice40 --up5k --json blink.json --pcf blink.pcf --asc blink.asc\n# icepack æ‰“åŒ… (ç”Ÿæˆ bitstream .bin)\nicepack blink.asc blink.bin\n# icesprog çƒ§å†™ (å°† bitstream å†™å…¥ FPGA)\nsudo icesprog blink.bin\n\nF4PGA: ä»¥å‰å« Symbiflow, æ—¨åœ¨ä¸ºå¤šå®¶ FPGA ä¾›åº”å•† (Xilinx 7 ç³»åˆ—ã€Lattice iCE40/ECP5ã€QuickLogic EOS S3 ç­‰) æä¾›ç»Ÿä¸€ã€åŠŸèƒ½å®Œå¤‡ã€å¯æ‰©å±•ä¸”æ— éœ€ä¸“æœ‰è½¯ä»¶çš„ç«¯åˆ°ç«¯å¼€å‘æµç¨‹.\n\né‡Œé¢å¤§é‡ä½¿ç”¨äº† YosysHQ çš„å·¥å…·.\n\n\nSpinalHDL: ä¸€ä¸ªåŸºäº Scala çš„ç¡¬ä»¶æè¿°è¯­è¨€ (HDL), ç”¨äºç”Ÿæˆ Verilog ä»£ç . SpinalHDL æä¾›äº†æ›´é«˜çº§çš„æŠ½è±¡å’Œæ›´å¼ºå¤§çš„åŠŸèƒ½, ä½¿å¾—ç¡¬ä»¶è®¾è®¡æ›´åŠ çµæ´»å’Œå¯æ‰©å±•.\n\nVexRiscv:\n\nLitex: æ”¯æŒç”¨ Python è„šæœ¬æ‹¼è£…å‡ºå®Œæ•´çš„ SoC.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#ml-terms",
    "href": "glossary/glossary.html#ml-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "ML Terms",
    "text": "ML Terms\n\nMSE (Mean Squared Error): å¯ç”¨ä½œ Loss function.\nAUC (Area Under Curve): äºŒåˆ†ç±»æ¨¡å‹çš„æ€§èƒ½è¯„ä¼°æŒ‡æ ‡, è¶Šå¤§è¶Šå¥½.\nF-score: äºŒåˆ†ç±» (æ­£ç±»ã€è´Ÿç±») æ¨¡å‹çš„æ€§èƒ½è¯„ä¼°æŒ‡æ ‡.\n\nTP (True Positive): æ­£ç±»è¢«æ­£ç¡®åˆ†ç±»ä¸ºæ­£ç±».\nFP (False Positive): è´Ÿç±»è¢«é”™è¯¯åˆ†ç±»ä¸ºæ­£ç±».\nFN (False Negative): æ­£ç±»è¢«é”™è¯¯åˆ†ç±»ä¸ºè´Ÿç±».\nRecall å¬å›ç‡: \\(TP/TP+FP\\)\nPrecision ç²¾ç¡®ç‡: \\(TP/TP+FN\\)\nF1-score: Recall å’Œ Precision çš„è°ƒå’Œå¹³å‡ (F-\\(\\beta\\) score çš„ç‰¹ä¾‹)\nF-\\(\\beta\\) score: ä»…ä»…æ˜¯ç»™ recall åŠ äº†æƒé‡.\n\n\nHyperparameter è¶…å‚æ•°: æ¨¡å‹è®­ç»ƒå‰éœ€è¦è®¾ç½®çš„å‚æ•°, å¦‚å­¦ä¹ ç‡ã€batch sizeã€å±‚æ•°, etc.\nA/B Test: ç±»ä¼¼åŒç›²å®éªŒ, æ¯”å¦‚ç ”ç©¶ä¿®æ”¹æŒ‰é’®é¢œè‰²èƒ½å¦æå‡ç‚¹å‡»ç‡? æ–°æ¨¡å‹æ˜¯å¦çœŸçš„æ¯”æ—§æ¨¡å‹å¥½? å¯ä»¥ç”¨è¿™ç§æ–¹æ³•è¿›è¡Œå¯¹æ¯”å®éªŒ.\nTensorflow, JAX, PyTorch: æœºå™¨å­¦ä¹ æ¡†æ¶. å…¶å®å°±æ˜¯ä¸€äº› Python åº“.\nimport tensorflow as tf\nimport torch\nimport jax.numpy as jnp\n\nRISCV ä¸Šæœ‰ TfLM (TensorFlow Lite for Microcontrollers),\n\nTVM, XLA (Accelerated Linear Algebra): æœºå™¨å­¦ä¹ ç¼–è¯‘å™¨, åœ¨ä»¥ä¸Šä¸‰ä¸ªæ¡†æ¶å†…éƒ½æœ‰ python çš„æ¥å£å‡½æ•°.\nAI å¹»è§‰: AI ç¼–é€ äº‹å®çš„ç°è±¡.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#cpu-terms",
    "href": "glossary/glossary.html#cpu-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "CPU Terms",
    "text": "CPU Terms\n\nPSR (Program Status Register): ç¨‹åºçŠ¶æ€å¯„å­˜å™¨. æœ‰ NZVC (Negative, Zero, Overflow, Carry) å››ä¸ªæ ‡å¿—ä½.\nHart (Hardware Thread): ç¡¬ä»¶çº¿ç¨‹, æŒ‡ä¸€ä¸ªç‹¬ç«‹çš„å¤„ç†å™¨æ ¸å¿ƒ, åŒ…æ‹¬ä¸€å¥—æµæ°´çº¿, å¯„å­˜å™¨, PC ç­‰ç­‰ (ä»Šåå°†ä¸æå¤„ç†å™¨æ ¸å¿ƒè¿™ä¸ªæ¦‚å¿µ, åªæ Hart).\nBenchmark: åŸºå‡†æµ‹è¯•. ç”¨äºæµ‹è¯•ç³»ç»Ÿæˆ–å·¥å…·çš„åŠŸèƒ½/æ€§èƒ½.\nQEMU (Quick Emulator): å¼€æºçš„æ¨¡æ‹Ÿå™¨, å¯æ¨¡æ‹Ÿå¤šç§ CPU æ¶æ„ (å¦‚ ARM, x86, RISCV ç­‰).\nRenode: å¼€æºçš„æ¨¡æ‹Ÿå™¨, ä¸»è¦é¢å‘åµŒå…¥å¼ç³»ç»Ÿ.\nEndianness1:\n\n\n\nå¤§ç«¯ä¸å°ç«¯ [2]\n\n\n\n1Â è®°å¿†: å°ç«¯æ˜¯è‡ªç„¶çš„, å› ä¸ºå¤§éƒ¨åˆ†äººå–œæ¬¢æ´—å°å¤´ (",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#riscv",
    "href": "glossary/glossary.html#riscv",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "RISCV",
    "text": "RISCV\n\nABI (Abstract Binary Interface): æŠ½è±¡äºŒè¿›åˆ¶æ¥å£. æ¯”å¦‚å¯„å­˜å™¨çš„ä½¿ç”¨çº¦å®š (æ¯”å¦‚å‡½æ•°ä¼ å‚ç”¨ a0~a7), æ•°æ®ç±»å‹å¤§å° (char å å‡ ä¸ªå­—èŠ‚ç­‰), å‡½æ•°è°ƒç”¨çº¦å®š, å†…å­˜å¯¹é½ç­‰.\nHart (Hardware Thread): ç¡¬ä»¶çº¿ç¨‹, æŒ‡ä¸€ä¸ªç‹¬ç«‹çš„å¤„ç†å™¨æ ¸å¿ƒ, åŒ…æ‹¬ä¸€å¥—æµæ°´çº¿, å¯„å­˜å™¨, PC ç­‰ç­‰ (ä»Šåå°†ä¸æå¤„ç†å™¨æ ¸å¿ƒè¿™ä¸ªæ¦‚å¿µ, åªæ Hart).\nPMP (Physical Memory Protection): ç‰©ç†å†…å­˜ä¿æŠ¤.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#c-compile-terms",
    "href": "glossary/glossary.html#c-compile-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "C Compile Terms",
    "text": "C Compile Terms\n\ngcc (GNU Compiler Collection): GNU ç¼–è¯‘å™¨é›†åˆ, åŒ…æ‹¬ Cã€C++ã€Go ç­‰ç¼–ç¨‹è¯­è¨€çš„ç¼–è¯‘å™¨.\n\ngcc = clang (å‰ç«¯) + LLVM (åç«¯) (åœ¨åŠŸèƒ½ä¸Š)\n\nIR (Intermediate Representation): ä¸€ç§ä¸­é—´è¡¨è¾¾å¼, ç”¨äºç¼–è¯‘å™¨ä¼˜åŒ–å’Œä»£ç ç”Ÿæˆ.\n\nGIMPLE: gcc ç”Ÿæˆçš„ä¸­é—´è¡¨ç¤º\nLLVM IR: clang ç”Ÿæˆçš„ä¸­é—´è¡¨ç¤º\n\nGDB (GNU Debugger): GNU è°ƒè¯•å™¨. æ”¯æŒ Assembly, C/C++, Go, Rust ç­‰.\nelf (Executable Linkable Format): å¯æ‰§è¡Œé“¾æ¥æ ¼å¼. åŒ…å« .o, a.out, .so ç­‰æ–‡ä»¶.\n\nBinutils (Binary Utilities): elf æ–‡ä»¶å¤„ç†ç›¸å…³å·¥å…·, åŒ…æ‹¬:\n\nobjdump: åæ±‡ç¼–å·¥å…·.\nobjcopy: æ‰§è¡Œæ–‡ä»¶æ ¼å¼è½¬æ¢. elf ä¸­è¿˜åŒ…å«äº†å¾ˆå¤šè¿è¡Œæ—¶ä¸éœ€è¦çš„ä¿¡æ¯, objcopy å¯å°†è¿™äº›ä¿¡æ¯å»æ‰ç”Ÿæˆ bin æ–‡ä»¶.\nreadelf: æ˜¾ç¤ºæ›´å¤š elf æ ¼å¼æ–‡ä»¶çš„ä¿¡æ¯.\nar: tar, å°†å¤šä¸ªæ–‡ä»¶æ‰“åŒ…æˆä¸€ä¸ªå¤§æ–‡ä»¶.\n\n\n\n\n\n\n\n\nELF æ–‡ä»¶æ ¼å¼ [2]\n\n\n\nCross Compilation: äº¤å‰ç¼–è¯‘, å³åœ¨å¦ä¸€å°æœºå™¨ä¸Šé¢å¼€å‘æ‰‹é‡Œé¢çš„è¿™å°æœºå™¨ (åµŒå…¥å¼å¼€å‘, æˆ–åœ¨ MacOS ç¼–å†™ RISCV çš„æ“ä½œç³»ç»Ÿ).\n\næ„å»º (build) ç³»ç»Ÿ: ç”Ÿæˆå¯æ‰§è¡Œç¨‹åºçš„è®¡ç®—æœº.\nä¸»æœº (host) ç³»ç»Ÿ: è¿è¡Œå¯æ‰§è¡Œç¨‹åºçš„è®¡ç®—æœº.\nç›®æ ‡ (target) ç³»ç»Ÿ: å¯æ‰§è¡Œç¨‹åºè¿è¡Œçš„è®¡ç®—æœºæ¶æ„\n\n\n\n\n\n\n\näº¤å‰ç¼–è¯‘",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#operating-system-terms",
    "href": "glossary/glossary.html#operating-system-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "Operating System Terms",
    "text": "Operating System Terms\n\nRTOS (Real-Time Operating System): å®æ—¶æ“ä½œç³»ç»Ÿ, ç”¨äºåµŒå…¥å¼ç³»ç»Ÿ.\n\nFreeRTOS: è®¾è®¡å°å·§, æ ¸å¿ƒä»£ç åªæœ‰ 3 åˆ° 4 ä¸ª C æ–‡ä»¶, æ”¯æŒ ARM, x86, RISCV [2].\nRT-Thread: ä¹Ÿæ˜¯ä¸€ä¸ª RTOS",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#ysyx-terms",
    "href": "glossary/glossary.html#ysyx-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "YSYX Terms",
    "text": "YSYX Terms\n\nAM (Abstraction Machine): æŠ½è±¡æœº, ç”¨ç¨‹åºæ¨¡æ‹Ÿçš„ç¡¬ä»¶è®¡ç®—æœº.\nNPC (New Processor Core): æŒ‡æˆ‘ä»¬è‡ªå·±è®¾è®¡çš„å¤„ç†å™¨.\n\n\n\n\n\n1. YSYX (2025) E5 ä» RTL ä»£ç åˆ°å¯æµç‰‡ç‰ˆå›¾ | å®˜æ–¹æ–‡æ¡£\n\n\n2. Lazyparser (2025) Compilation and linker",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html",
    "href": "env-setup/env-setup.html",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "",
    "text": "Arty A7-100T CFU-playground ç¯å¢ƒé…ç½®\nèµ„æ–™:",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#arty-a7-100t-cfu-playground-ç¯å¢ƒé…ç½®",
    "href": "env-setup/env-setup.html#arty-a7-100t-cfu-playground-ç¯å¢ƒé…ç½®",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "",
    "text": "å®˜æ–¹ CFU Playground Setup Guide, å®˜æ–¹ CFU Github\nMy Forked CFU Playground\n\n\nMacOS Docker éƒ¨ç½²\nä»¥ä¸‹æ˜¯æœ¬äººåœ¨ MacOS è¯•è¿‡çš„ä¸¤ç§å¤±è´¥çš„æ–¹æ³•, ä¾›å‚è€ƒ:\n\n\n\n\n\n\n\nMacOS åŸç”Ÿéƒ¨ç½² (æœªæˆåŠŸ)\n\n\n\n\n\nå®˜æ–¹ Setup Guide ä¸é€‚ç”¨äº MacOS, æœ¬æ•™ç¨‹å¯ä»¥é…åˆå®˜æ–¹æ•™ç¨‹. ä»¥ä¸‹æ˜¯åœ¨ 14-inch MacBook Pro (M2 pro) ä¸Šæˆ‘æ‰§è¡Œè¿‡çš„å‘½ä»¤, å¯èƒ½æœ‰ä¸å¿…è¦çš„æ­¥éª¤. å¦å¤–æˆ‘ä¹‹å‰å®‰è£…è¿‡ä¸€äº›å·¥å…·å¦‚ make, brew, openocd ç­‰, å¦‚æœ‰æ¼æ‰çš„æ­¥éª¤è¯·ç”¨ brew è‡ªè¡Œå®‰è£….\n\nCFU ç¯å¢ƒé…ç½®\ngit clone https://github.com/google/CFU-Playground.git\ncd CFU-Playground\n# Check necessary tools\nwhich gcc\nwhich make\nwhich brew\nbrew install openocd ccache verilator ninja libusb libftdi\nwhich expect\nå°† scripts/setup ä¸­çš„ line 58-60 æ›¿æ¢ä¸º:\n# Check for libusb development libraries\nif [[ \"$OSTYPE\" == \"darwin\"* ]]; then\n    # macOS: check for Homebrew libusb\n    if ! brew list libusb &gt;/dev/null 2&gt;&1 || ! brew list libftdi &gt;/dev/null 2&gt;&1; then\n        missing+=(libusb libftdi)\n    fi\nelse\n    # Linux: check for apt packages\n    if ! (apt list -i | grep libusb-1.0-0-dev) ; then\n        missing+=(libusb-1.0-0-dev libftdi1-dev)\n    fi\nfi\nå†è¿è¡Œ:\n# Should end up \"Setup complete\"\n./scripts/setup\nAmaranth èƒ½è®©ä½ ç”¨ Python å†™ç¡¬ä»¶æè¿°è¯­è¨€, æˆ‘ä»¬æš‚æ—¶ä¸å®‰è£….\nFPGA å¼€æºå·¥å…·é“¾ SymbiFlow é…ç½®\nSymbiFlow æ˜¯ä¸€ä¸ªå¼€æºçš„ FPGA å·¥å…·é“¾, æ”¯æŒæˆ‘ä»¬ç”¨çš„ Arty A7-35T å¼€å‘æ¿. F4PGA (Framework for FPGA) æ˜¯å®ƒçš„ä¸‹ä¸€ä»£.\nMacOS ä¸Šä¼šé‡åˆ°ä»¥ä¸‹é—®é¢˜:\n\ndfu-util åŒ…ä¸å¯ç”¨\nflterm åŒ…ä¸å¯ç”¨\nPython 3.7 ä¸æ”¯æŒ\n\næ‰§è¡Œ:\nbrew install dfu-util yosys\nå°† conf/environment-symbiflow.yml ä¸­æ›¿æ¢ä¸º:\nname: cfu-symbiflow\nchannels:\n- defaults\n- conda-forge\ndependencies:\n# Basic Python packages that should be available\n- lxml\n- simplejson\n- intervaltree\n- json-c\n- libevent\n- python=3.9\n- pip\n- pip:\n    - -r ./requirements-symbiflow.txt\nç„¶åè¿è¡Œ:\nrm -rf env/symbiflow && make install-sf\nå‡ºç°ä»¥ä¸‹è¾“å‡ºæ—¶è¡¨ç¤ºå®‰è£…æˆåŠŸ:\nDone installing SymbiFlow.  To enter the environment, type 'make enter-sf', which creates a new subshell, and 'exit' when done.\næµ‹è¯•ç¯å¢ƒ:\nmake enter-sf\nexit\nä»¥ä¸Šæ–¹æ³•ä¼šåœ¨æ‰§è¡Œ zsh  make prog TARGET=digilent_arty USE_SYMBIFLOW=1\næ—¶å‡ºç°é”™è¯¯, å› ä¸ºæˆ‘ä»¬åˆ æ‰äº†å¾ˆå¤š python ä¾èµ–. è¿™äº›ä¾èµ–åœ¨ litex-hub æºé‡Œé¢æ²¡æœ‰ osx-arm64 çš„ç‰ˆæœ¬!!!\n\n\n\n\n\n\n\n\n\n\n\n\nMacOS è™šæ‹Ÿæœºéƒ¨ç½² (æœªæˆåŠŸ)\n\n\n\n\n\nCFU playground é‡Œçš„ environment-symbiflow é‡Œçš„å¾ˆå¤šä¾èµ– (æ¯”å¦‚ dfu-util å’Œ flterm ç­‰, å¯ä»¥åœ¨ Anaconda é‡Œé¢æœç´¢ä½ éœ€è¦çš„åŒ…) åªæ”¯æŒ linux-64 ç‰ˆæœ¬, M èŠ¯ç‰‡çš„ MacOS ä¸Šçš„ PD å¥½åƒåªèƒ½å®‰è£… linux-aarch64 æ¶æ„çš„è™šæ‹Ÿæœº.\n\n\n\ngcc-riscv32-elf-newlib åªæ”¯æŒ linux-64\n\n\nåœ¨ä½ å®‰è£…çš„è™šæ‹Ÿæœºç»ˆç«¯æ‰§è¡Œ:\narch\nä¸èƒ½æ˜¯ aarch64 æ‰è¡Œ, éœ€è¦æ˜¯ x86_64 æ‰èƒ½å®‰è£… linux-64 æ¶æ„çš„åŒ…!!!\n\n\n\n\næˆ‘ä»¬åˆ©ç”¨ Docker æ¥æ­å»º CFU Playground ç¯å¢ƒ, è¿™æ ·å¯ä»¥é¿å… MacOS ä¸Šçš„æ¶æ„é—®é¢˜. è‡ªè¡Œå®‰è£… Docker, ç„¶åéœ€è¦ç¨å¾®æ”¹ä¸€ä¸‹ scripts/Dockerfile å’Œ scripts/setup è„šæœ¬. å¯ä»¥ç›´æ¥ clone æˆ‘çš„ fork:\ngit clone https://github.com/Marcobisky/CFU-Playground.git\nç„¶ååˆ‡æ¢åˆ° macos-env åˆ†æ”¯, åœ¨ CFU-Playground ç›®å½•ä¸‹æ‰§è¡Œ:\n# Takes around 20 min\ndocker build -t cfu-playground --platform linux/amd64 ./scripts\næŸ¥çœ‹é•œåƒ:\ndocker images\né€æ¡æ‰§è¡Œ, å…¶ä¸­ -v $(pwd):/workspace è¡¨ç¤ºå½“å‰ç›®å½• (å®¿ä¸»æœº)æŒ‚è½½åˆ°å®¹å™¨çš„ /workspace ç›®å½•ä¸­ (æ•°æ®å…±äº«é€šé“). ä½†æ˜¯ä»¥ä¸‹å‘½ä»¤ä¸è¦åœ¨ /workspace é‡Œé¢æ‰§è¡Œ:\ndocker run -it -v $(pwd):/workspace cfu-playground bash\n./scripts/setup\n# Takes around 9 min\nmake install-sf\nmake enter-sf\ncd proj/proj_template\nmake clean\nmake bitstream TARGET=digilent_arty USE_SYMBIFLOW=1\nå¦‚æœæ²¡æŠ¥é”™, æ­å–œä½ æˆåŠŸç”Ÿæˆäº†æ¯”ç‰¹æµæ–‡ä»¶! å½“ä½ æ²¡æ’ä¸Šæ¿å­çš„æ—¶å€™å¦‚æœæŒ‰ç…§å®˜æ–¹è¿è¡Œ make prog TARGET=digilent_arty USE_SYMBIFLOW=1 ä¼šæŠ¥é”™:\nError: libusb_init() failed with LIBUSB_ERROR_OTHER\n\nTraceback (most recent call last):\n  File \"./common_soc.py\", line 57, in &lt;module&gt;\n    main()\n  File \"./common_soc.py\", line 53, in main\n    workflow.run()\n  File \"/CFU-Playground/soc/board_specific_workflows/general.py\", line 127, in run\n    self.load(soc, soc_builder)\n  File \"/CFU-Playground/soc/board_specific_workflows/general.py\", line 116, in load\n    prog.load_bitstream(bitstream_filename)\n  File \"/CFU-Playground/third_party/python/litex/litex/build/openocd.py\", line 27, in load_bitstream\n    self.call([\"openocd\", \"-f\", config, \"-c\", script])\n  File \"/CFU-Playground/third_party/python/litex/litex/build/generic_programmer.py\", line 101, in call\n    raise OSError(msg)\nOSError: Error occured during OpenOCD's call, please check:\n- OpenOCD installation.\n- Access permissions.\n- Hardware and cable.\n- Bitstream presence.\nå³ libusb_init() å‡½æ•°åˆå§‹åŒ–é”™è¯¯. äº‹å®ä¸Šä¸å¯èƒ½é€šè¿‡ Docker ç»™å¼€å‘ç‰ˆçƒ§å½•, MacOS ç¯å¢ƒæœ‰ä¸€ä¸ªéš”ç¦»å±‚, GPT å¦‚æ˜¯è¯´:\n\n\n\nä¸å¯èƒ½é€šè¿‡ Docker ç»™å¼€å‘ç‰ˆçƒ§å½•\n\n\nå¯ä»¥ç”¨ä¸¤æ¬¡ exit é€€å‡ºå®¹å™¨ (ç¬¬ä¸€æ¬¡åªä¼šé€€å‡º enter-sf çš„å­ shell).\nå¦‚æœè¦äº¤äº’å¼è¿è¡Œå·²ç»å­˜åœ¨çš„å®¹å™¨ (ä¾‹å¦‚å« romantic_austin), è¿è¡Œ:\ndocker start -ai romantic_austin\n\n\nUbuntu 24.04 å®ä½“æœºéƒ¨ç½²\næˆ‘ä»¬ç”¨ Arty A7-100T å¼€å‘æ¿.\nå…·ä½“è¿è¡Œæ­¥éª¤å‡ ä¹ä¸ MacOS ä¸€æ ·, ç›´æ¥æŒ‰ç…§ Setup Guide æ‰§è¡Œå³å¯. å¦‚æœ make install-sf æŠ¥é”™:\nwget -qO- https://storage.googleapis.com/symbiflow-arch-defs/artifacts/prod/foss-fpga-tools/symbiflow-arch-defs/continuous/install/20220729-181657/symbiflow-arch-defs-install-xc7-7833050.tar.xz | tar -xJC env/symbiflow/xc7/install\nxz: (stdin): File format not recognized\ntar: Child returned status 1\ntar: Error is not recoverable: exiting now\nmake: *** [Makefile:58: install-sf] Error 2\nä»…ä»…æ˜¯ç½‘ç»œè¿æ¥çš„é—®é¢˜, è¯·æŠŠç§‘å­¦ä¸Šç½‘ (å¦‚ Clash Verge) å®‰è£…ä¸Š Service Mode, ç„¶åæ‰“å¼€ Tun Mode. æŠŠ Makefile ä¸­ 63-65 è¡Œçš„ä¸‰ä¸ª wget æ”¹æˆ curl çš„å†™æ³•. åœ¨æˆ‘çš„ fork ä¸Šå·²ç»æ›´æ”¹, ç›´æ¥ clone å³å¯:\ngit clone https://github.com/Marcobisky/CFU-Playground.git\nè®©ååˆ‡æ¢åˆ° ubuntu-env åˆ†æ”¯, å³å¯è·‘é€š make install-sf.\nå¦‚æœæ²¡æ’å…¥å¼€å‘æ¿, è¿è¡Œ:\nmake bitstream TARGET=digilent_arty USE_SYMBIFLOW=1\nå³å¯è·‘é€š. è‹¥å·²ç»æ’å…¥å¼€å‘æ¿, åˆ™è¿è¡Œ:\nmake prog TARGET=digilent_arty USE_SYMBIFLOW=1 EXTRA_LITEX_ARGS='--variant=a7-100'\nmake load BUILD_JOBS=4 TARGET=digilent_arty EXTRA_LITEX_ARGS='--variant=a7-100'\n\n\n\n\n\n\n\nImportant\n\n\n\n\n\nå¦‚æœä½ è·Ÿæˆ‘ä¸€æ ·ç”¨çš„æ˜¯ Arty A7-100T è€Œä¸æ˜¯ 35T, å¿…é¡»åŠ ä¸Š EXTRA_LITEX_ARGS='--variant=a7-100' å‚æ•° (è§ CFU Wiki), å¦åˆ™ç¨‹åºä¼šå¡åœ¨ make load è¿™ä¸€æ­¥, å¹¶ä¸”ä¼šä¸€ç›´å¡åœ¨è¿™é‡Œ (æŒ‰ enter ä¹Ÿæ²¡æœ‰ç”¨, åªèƒ½ä¸¤ä¸‹ Ctrl+C é€€å‡º):\n/home/merlin/fpga/CFU-Playground/soc/bin/litex_term --speed 3686400  --kernel /home/merlin/fpga/CFU-Playground/proj/proj_template/build/software.bin /dev/ttyUSB1\nå½“ç„¶å¡åœ¨è¿™é‡Œè¿˜æœ‰å¯èƒ½æ˜¯å…¶å®ƒé—®é¢˜: è§ Issue #787, Issue #775.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#icesugar-up5k-å¼€å‘ç¯å¢ƒé…ç½®",
    "href": "env-setup/env-setup.html#icesugar-up5k-å¼€å‘ç¯å¢ƒé…ç½®",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "iCESugar-UP5K å¼€å‘ç¯å¢ƒé…ç½®",
    "text": "iCESugar-UP5K å¼€å‘ç¯å¢ƒé…ç½®\nèµ„æ–™:\n\nå®˜æ–¹ icesugar: é‡è¦! ç”¨å®ƒæ¥å­¦ä¹  iCESugar-UP5K å¼€å‘æ¿.\nMy TinyML Repo\n\n\nMacOS éƒ¨ç½²\nå¦‚æœä½ æ²¡æœ‰å®‰è£… Homebrew åŒ…ç®¡ç†å™¨, è¯·å…ˆå®‰è£… (ä¼šè‡ªåŠ¨å…ˆå®‰è£… Xcode å‘½ä»¤è¡Œå·¥å…·, è¾“å…¥å¯†ç çš„è¿‡ç¨‹ä¸å¯è§, è£…å®Œäº†è¦æŒ‰ç…§æç¤ºå°† brew æ·»åŠ åˆ° PATH ä¸­):\n/bin/bash -c \"$(curl -fsSL https://raw.githubusercontent.com/Homebrew/install/HEAD/install.sh)\"\nç›´æ¥æŒ‰ nextpnr ä¸­çš„ next-pnr-ice40 çš„è¯´æ˜å®‰è£…å³å¯. å¤§è‡´ä¸ºä»¥ä¸‹å‡ ä¸ªå‘½ä»¤ (å¯èƒ½æœ‰é—æ¼), é€æ¡æ‰§è¡Œ:\ngit clone https://github.com/YosysHQ/nextpnr.git\ncd nextpnr\n# May not be successful immediately\nbrew install cmake python boost eigen\ngit submodule update --init --recursive\nbrew install boost\n# These two lines just to make sure dependencies are installed\nbrew install eigen\nmkdir -p build && cd build\ncmake .. -DARCH=ice40 -DICESTORM_INSTALL_PREFIX=/usr -DICEBOX_DATADIR=/usr/share/fpga-icestorm/chipdb\n# May be some error, please solve by yourself using GPT.\nmake -j$(nproc)\n# Check if nextpnr-ice40 is built\nls -la nextpnr-ice40\n# Install placing, routing and binary database format files\nsudo make install\n\n\nUbuntu 24.04 å®ä½“æœºéƒ¨ç½²\næŒ‰ nextpnr ä¸­çš„ next-pnr-ice40 çš„è¯´æ˜å®‰è£…å³å¯. i.e., é€æ¡æ‰§è¡Œ:\ngit clone https://github.com/YosysHQ/nextpnr.git\nsudo apt update\nsudo apt install libboost-all-dev libboost-filesystem-dev libboost-program-options-dev libboost-iostreams-dev libboost-system-dev libboost-thread-dev libeigen3-dev\ngit submodule update --init --recursive\nmkdir -p build && cd build\nsudo apt install fpga-icestorm\ncmake .. -DARCH=ice40 -DICESTORM_INSTALL_PREFIX=/usr -DICEBOX_DATADIR=/usr/share/fpga-icestorm/chipdb\nmake -j$(nproc)\n# Check if nextpnr-ice40 is built\nls -la nextpnr-ice40\n# Install placing, routing and binary database format files\nsudo make install\n\n\nblink ä¾‹å­æµ‹è¯•\nç”¨ My TinyML Repo çš„ blink ä¾‹å­æµ‹è¯•ä¸€ä¸‹. å°† iCESugar å¼€å‘æ¿è¿æ¥åˆ°ç”µè„‘ (æ³¨æ„ä¸è¦ç”¨ JTAG è°ƒè¯•å™¨, ç›´æ¥ç”¨ C å£è¿æ¥ç”µè„‘). æŒ‰ä»¥ä¸‹æ–¹å¼ç”Ÿæˆæ¯”ç‰¹æµ blink.bin:\ncd iCESugar/examples/blink\nmake\nåœ¨ Ubuntu ä¸Šå¯é€šè¿‡ä»¥ä¸‹æ–¹å¼çƒ§å½•:\nsudo icesprog blink.bin\nåœ¨ MacOS ä¸Š, å¥½åƒå®‰è£…ä¸ä¸Š icesprog, ç›´æ¥å°† blink.bin æ‹·è´åˆ° iCESugar è™šæ‹Ÿç£ç›˜ä¸Šå³å¯çƒ§å½•.\n\n\n\n\n\n\n\nçƒ§å½•æ–¹æ³•æ³¨æ„\n\n\n\n\n\n\nUbuntu\nä¸€å®šè¦ç”¨ sudo icesprog! å•ç”¨ iceprog ä¼šæŠ¥é”™:\ninit..\nCan't find iCE FTDI USB device (vendor_id 0x0403, device_id 0x6010 or 0x6014).\nABORT.\nMacOS\næ³¨æ„ MacOS ä¸Š iceprog å’Œ icesprog çƒ§å½•å·¥å…·éƒ½ä¸èƒ½ç”¨!\nMacOS ä¸Šçš„çƒ§å½•å·¥å…· iceprog ä¸èƒ½è¯†åˆ«åˆ° FTDI è®¾å¤‡, è¿™å¯èƒ½æ˜¯ MacOS ä¸Šçš„ USB è®¾å¤‡æƒé™é—®é¢˜, æœ¬äººå°è¯•è¿‡å®‰è£… FTDI é©±åŠ¨, å®‰è£…æ‰‹å†Œè§è¿™é‡Œ. å®‰è£…çš„æ—¶å€™å¦‚æœä¸å°å¿ƒç‚¹äº† OK, å®‰è£…ç¨‹åºä¼šæç¤º â€œawaiting approvalâ€, è§£å†³æ–¹æ³•è§è¿™é‡Œ. ä½†æ˜¯å®‰è£…å¥½äº†, Mac è¿˜æ˜¯è¯†åˆ«ä¸åˆ°å¼€å‘æ¿.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#vivado-vitis-hls-å®‰è£…-ubuntu-24.04",
    "href": "env-setup/env-setup.html#vivado-vitis-hls-å®‰è£…-ubuntu-24.04",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "Vivado & Vitis HLS å®‰è£… (Ubuntu 24.04)",
    "text": "Vivado & Vitis HLS å®‰è£… (Ubuntu 24.04)\n\nè¿™ä¸ªæ˜¯å¤‡é€‰é¡¹, ä¸ä¸¥æ ¼è¦æ±‚. æœ‰ä¸€è¯´ä¸€ Vivado çš„ block diagram ç•Œé¢è¿˜æ˜¯æŒºå¥½çš„ (\n\n\nå»å®˜ç½‘ä¸‹è½½æœ€æ–°çš„ Vivado 2025.1 å³å¯.\næ³¨æ„ Vitis HLS å·¥å…·å’Œ Vivado è½¯ä»¶æ˜¯åˆ†å¼€çš„! å®‰è£…è½¯ä»¶çš„æ—¶å€™æˆ‘ä»¬å¯ä»¥å…ˆé€‰æ‹© Vivado ML Enterprise, è£…å®Œä¹‹åç”¨å®ƒçš„ Add Design Tools or Devices å·¥å…·æ¥ upgrade:\n\n\n\nupgrade çš„æ—¶å€™è¦é€‰æ‹© Vitis Unified Software Platform!!\n\n\nå®‰è£…å®Œæˆå, ä¼šå‘ç° Vitis 2025.1 GUI (FigureÂ fig-vitis-gui) æ‰“ä¸å¼€, æˆ‘ä»¬éœ€è¦æ¢è¿™ä¸ªåº“: libstdc++, è§£å†³æ–¹æ³•å‚è€ƒ è¿™é‡Œ. å¤§è‡´çš„æ­¥éª¤å°±æ˜¯:\ncd &lt;installation_path&gt;/Xilinx/2025.1/Vitis/lib/lnx64.o/Ubuntu\nsudo -s\napt update && apt install libstdc++6:amd64\nmv libstdc++.so libstdc++.so.origin\nmv libstdc++.so.6 libstdc++.so.6.origin\nln -s /usr/lib/x86_64-linux-gnu/libstdc++.so.6\nln -s /usr/lib/x86_64-linux-gnu/libstdc++.so.6 libstdc++.so\n\n\n\n\n\n\n\n\n\nFigureÂ 1: Vitis çš„ GUI åœ¨ Ubuntu 24.04 ä¸Šæ‰“ä¸å¼€\n\n\n\n\nFigureÂ fig-vitis-gui æ‰“å¼€åçš„ç•Œé¢:\n\n\n\nVitis ç•Œé¢\n\n\nHLS å¼€å‘ç•Œé¢ (å¥½åƒè¿˜èƒ½æ¥å—?)\n\n\n\nHLS ç•Œé¢",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#sbt-å®‰è£…-ubuntu-24.04",
    "href": "env-setup/env-setup.html#sbt-å®‰è£…-ubuntu-24.04",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "SBT å®‰è£… (Ubuntu 24.04)",
    "text": "SBT å®‰è£… (Ubuntu 24.04)\nVexRiscv æ˜¯ CFU-Playground çš„ä¸€ä¸ªé‡è¦å­æ¨¡å—, å®ƒæ˜¯ä¸€ä¸ª RISC-V è½¯æ ¸ CPU å†…æ ¸, ç”¨ SpinalHDL å†™çš„. æˆ‘ä»¬éœ€è¦å®‰è£… Scala Build Tool (SBT) æ¥å°† .scala æ–‡ä»¶è½¬æ¢ä¸º RTL ä»£ç . ä½†å®˜æ–¹æ–‡æ¡£ä¼šå®‰è£…å¾ˆå¤šä¸å¿…è¦çš„å·¥å…·, å¦‚æœåªè¦è£… SBT çš„è¯, å¯ä»¥åœ¨ Ubuntu 24.04 æ‰§è¡Œ:\n# æ›´æ–°åŒ…ç®¡ç†å™¨\nsudo apt-get update\n\n# å®‰è£…Java JDK 8 (SpinalHDLéœ€è¦)\nsudo apt-get install openjdk-8-jdk -y\n\n# è®¾ç½®Javaç‰ˆæœ¬ï¼ˆå¦‚æœç³»ç»Ÿæœ‰å¤šä¸ªJavaç‰ˆæœ¬ï¼‰\nsudo update-alternatives --config java\nsudo update-alternatives --config javac\n\n# å®‰è£…SBT (Scalaæ„å»ºå·¥å…·)\necho \"deb https://repo.scala-sbt.org/scalasbt/debian all main\" | sudo tee /etc/apt/sources.list.d/sbt.list\ncurl -sL \"https://keyserver.ubuntu.com/pks/lookup?op=get&search=0x2EE0EA64E40A89B84B2DF73499E82A75642AC823\" | sudo apt-key add\nsudo apt-get update\nsudo apt-get install sbt\néªŒè¯å®‰è£…:\nsbt --version\nç”Ÿæˆ VexRiscv çš„ RTL ä»£ç :\ngit clone https://github.com/SpinalHDL/VexRiscv.git\ncd VexRiscv\nsbt \"runMain vexriscv.demo.GenFull\"\nè¿è¡Œå®Œä¼šåœ¨æ ¹ç›®å½•äº§ç”Ÿ VexRiscv.v æ–‡ä»¶, å¯¼å…¥ Vivado å³å¯.",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "env-setup/env-setup.html#ysyx-ç¯å¢ƒæ­å»º",
    "href": "env-setup/env-setup.html#ysyx-ç¯å¢ƒæ­å»º",
    "title": "FPGA å¼€å‘ç¯å¢ƒé…ç½®",
    "section": "YSYX ç¯å¢ƒæ­å»º",
    "text": "YSYX ç¯å¢ƒæ­å»º\n\nè·Ÿè¸ªç¯å¢ƒæ­å»º (MacOS å’Œ Ubuntu 24.04)\nä¸ºäº†åŒæ—¶åœ¨ MacOS å’Œ Ubuntu 24.04 è¿›è¡Œ YSYX ä½œä¸šçš„æäº¤, å…ˆåœ¨ MacOS ä¸Šç”Ÿæˆä¸€å †å¯†é’¥:\nssh-keygen\nåå­—å¯ä»¥éšä¾¿èµ·, æ¯”å¦‚: ~/.ssh/id_ysyx_ed25519 å’Œ ~/.ssh/id_ysyx_ed25519.pub å³å¯, ç§é’¥ä¸è¦è®¾ç½®å¯†ç  (æŒ‰ Enter å³å¯). å…¬é’¥æ·»åŠ åˆ° GitHub çš„ SSH keys ä¸­. æ‰§è¡Œ:\nnslookup github.com\nå¦‚æœè¾“å‡ºç±»ä¼¼:\nServer:     198.18.0.2\nAddress:    198.18.0.2#53\n\nNon-authoritative answer:\nName:   github.com\nAddress: 198.18.0.57\nè¯´æ˜ç½‘ç»œç¯å¢ƒå­˜åœ¨ DNS åŠ«æŒ (å¯èƒ½æ˜¯æ¢¯å­æŠŠ æŠŠ github.com æ˜ å°„æˆäº†å‡çš„ IP åœ°å€ 198.18.0.57, æ‰€ä»¥ä½ çš„è®¾å¤‡æ ¹æœ¬æ²¡æ³•è®¿é—® GitHub çš„çœŸå®æœåŠ¡å™¨ (å¯¼è‡´ SSH å¤±è´¥)). è§£å†³æ–¹æ³•: é…ç½® ~/.ssh/config èµ°ç«¯å£ 443:\n\n\n~/.ssh/config\n\n# Add this to your ~/.ssh/config file\nHost github.com\n    HostName ssh.github.com\n    Port 443\n    User git\n    IdentityFile ~/.ssh/id_ysyx_ed25519\n    IdentitiesOnly yes\n\nè¿è¡Œ:\nssh -T git@github.com\nå¦‚æœè¾“å‡º:\nHi &lt;YourName&gt;! You've successfully authenticated, but GitHub does not provide shell access.\nè¯´æ˜ SSH è¿æ¥æˆåŠŸ. ç„¶åæŒ‰ç…§ YSYX E3 æ‰§è¡Œ:\ngit clone -b master git@github.com:OSCPU/ysyx-workbench.git\nå³å¯. æŒ‰ç…§å®˜æ–¹çš„è¯´æ³•å…ˆç©ä¸€ä¸‹, æŠŠè¯¥æ‰§è¡Œçš„éƒ½æ‰§è¡Œäº†, æ¯”å¦‚:\ngit branch -m master\nbash init.sh nemu\nbash init.sh abstract-machine\nç­‰ç­‰ (è®©ä»–å…ˆæœ‰ä¸€äº› git log). ç„¶ååˆ›å»ºä¸€ä¸ª Private çš„ GitHub Repo, ä¸ä½ æœ¬åœ°çš„ ysyx-workbench ç›®å½•å…³è”:\n# å…ˆæŠŠåŸæ¥çš„ origin æ”¹ä¸ªåå­—ï¼Œæ¯”å¦‚ oscpu\ngit remote rename origin oscpu\n\n# ç„¶åæ·»åŠ ä½ è‡ªå·±çš„ä»“åº“ä¸ºæ–°çš„ origin\ngit remote add origin https://github.com/&lt;Yourname&gt;/ysyx-workbench.git\nç„¶å push åˆ° origin (ä¸æ˜¯ oscpu) å³å¯.\nåœ¨ Ubuntu 24.04 ä¸Š, åŒæ ·å°†æ–‡ä»¶ ~/.ssh/id_ysyx_ed25519 å¤åˆ¶è¿‡å», ç„¶åæ‰§è¡Œ:\nchmod 600 ~/.ssh/id_ysyx_ed25519\nls -la ~/.ssh/id_ysyx_ed25519\nchmod 700 ~/.ssh\nls -ld ~/.ssh\nssh -T git@github.com\nå¦‚æœæˆåŠŸ, å°†ä½ è‡ªå·±çš„ ysyx-workbench ä»“åº“ clone åˆ° Ubuntu ä¸Š:\ngit clone git@github.com:&lt;Yourname&gt;/ysyx-workbench.git\nå¯ä»¥é€šè¿‡\ngit log tracer-ysyx\næŸ¥çœ‹ç³»ç»Ÿè·Ÿè¸ªæ—¥å¿—.\n\n\nNEMU ç¯å¢ƒæ­å»º (Ubuntu 24.04)\nå¦‚æœ make run å¤±è´¥, åˆ™å¯èƒ½éœ€è¦:\necho $NEMU_HOME # å¦‚æœæ²¡æœ‰è¾“å‡º, åˆ™éœ€è¦è®¾ç½® NEMU_HOME ç¯å¢ƒå˜é‡\necho \"export NEMU_HOME=/home/marcobisky/LocalFiles/LIYUN/proj/ysyx-workbench/nemu\" &gt;&gt; ~/.bashrc # æ¢æˆä½ çš„ nemu è·¯å¾„\nsource ~/.bashrc && echo $NEMU_HOME\n\nmake menuconfig # å¦‚æœå¤±è´¥, åˆ™å®‰è£…ç¼ºå¤±çš„åº“ç„¶åé‡æ–°è¿è¡Œ.\nsudo apt update && sudo apt install bison flex\n\nmake run # å¦‚æœå¤±è´¥, åˆ™éœ€è¦æ£€æŸ¥é”™è¯¯ä¿¡æ¯å¹¶å®‰è£…ç¼ºå¤±çš„åº“, æ¯”å¦‚:\nsudo apt install libreadline-dev\nmake run è¿è¡Œåä¼šæœ‰ä¸€ä¸ªæ–­è¨€å¤±è´¥, è¿™æ˜¯æ•…æ„çš„ç»ƒä¹ æç¤º:\nWelcome to riscv32-NEMU!\nFor help, type \"help\"\n[src/monitor/monitor.c:35 welcome] Exercise: Please remove me in the source code and compile NEMU again.\nriscv32-nemu-interpreter: src/monitor/monitor.c:36: welcome: Assertion `0' failed.\nmake: *** [/home/marcobisky/LocalFiles/LIYUN/proj/ysyx-workbench/nemu/scripts/native.mk:38: run] Aborted (core dumped)\nåˆ é™¤ä»¥ä¸‹è¡Œå³å¯:\n\n\nsrc/monitor/monitor.c\n\n    assert(0);",
    "crumbs": [
      "Environment Setup",
      "<span class='chapter-number'>4</span>Â  <span class='chapter-title'>FPGA å¼€å‘ç¯å¢ƒé…ç½®</span>"
    ]
  },
  {
    "objectID": "c-riscv-asm/c-riscv-asm.html",
    "href": "c-riscv-asm/c-riscv-asm.html",
    "title": "C å’Œ RISCV æ±‡ç¼–",
    "section": "",
    "text": "C ç¼–è¯‘è¿‡ç¨‹\nè£…å¥½ RISCV ç¼–è¯‘å·¥å…·é“¾, åˆ›å»ºä¸€ä¸ªç®€å•çš„ C è¯­è¨€ç¨‹åº hello.c:\nè¿è¡Œ:\nç”¨ riscv32-unknown-elf-readelf æŸ¥çœ‹ç”Ÿæˆçš„ .o æ–‡ä»¶:\nå¾—åˆ°:\nå†æŸ¥çœ‹ Section ä¿¡æ¯:\nå¾—åˆ°:\nå¯¹ .o æ–‡ä»¶è¿›è¡Œåæ±‡ç¼–:\nå¾—åˆ°:",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>C å’Œ RISCV æ±‡ç¼–</span>"
    ]
  },
  {
    "objectID": "c-riscv-asm/c-riscv-asm.html#c-ç¼–è¯‘è¿‡ç¨‹",
    "href": "c-riscv-asm/c-riscv-asm.html#c-ç¼–è¯‘è¿‡ç¨‹",
    "title": "C å’Œ RISCV æ±‡ç¼–",
    "section": "",
    "text": "Compiler, Assembler, Linker:\n\nWatch this video\n\n\ngcc ç¼–è¯‘é€‰é¡¹:\n\n-E: åªé¢„å¤„ç†, ä¸ç¼–è¯‘.\n-S: ç”Ÿæˆæ±‡ç¼–ä»£ç  (.s æ–‡ä»¶)\n-c: åªç¼–è¯‘, ä¸é“¾æ¥. (ç”Ÿæˆ .o æ–‡ä»¶)\n-o &lt;file&gt;: æŒ‡å®šè¾“å‡ºæ–‡ä»¶å.\n-g: åœ¨è¾“å‡ºçš„æ–‡ä»¶ä¸­åŠ å…¥æ”¯æŒè°ƒè¯•çš„ä¿¡æ¯.\n-v (verbose): æ˜¾ç¤ºç¼–è¯‘è¿‡ç¨‹ä¸­çš„è¯¦ç»†ä¿¡æ¯.\n\n\n\n\n\n\n\nç¼–è¯‘è¿‡ç¨‹\n\n\n\n\n\nhello.c\n\n#include &lt;stdio.h&gt;\n\nint global_init = 0x11111111;\nconst int global_const = 0x22222222;\n\nvoid main()\n{\n    static int static_var = 0x33333333;\n    static int static_var_uninit;\n    int auto_var = 0x44444444;\n    printf(\"hello world!\\n\");\n    return;\n}\n\n\nriscv32-unknown-elf-gcc -c hello.c -o hello.o # åªç¼–è¯‘, ä¸é“¾æ¥\n\nriscv32-unknown-elf-readelf -h hello.o &gt; header_info.log # æŸ¥çœ‹ Header ä¿¡æ¯, å¹¶è¾“å‡ºåˆ°æ–‡ä»¶\n\n\n\nheader_info.log\n\nELF Header:\n  Magic:   7f 45 4c 46 01 01 01 00 00 00 00 00 00 00 00 00 \n  Class:                             ELF32\n  Data:                              2's complement, little endian\n  Version:                           1 (current)\n  OS/ABI:                            UNIX - System V\n  ABI Version:                       0\n  Type:                              REL (Relocatable file)\n  Machine:                           RISC-V\n  Version:                           0x1\n  Entry point address:               0x0\n  Start of program headers:          0 (bytes into file)\n  Start of section headers:          916 (bytes into file)\n  Flags:                             0x5, RVC, double-float ABI\n  Size of this header:               52 (bytes)\n  Size of program headers:           0 (bytes)\n  Number of program headers:         0\n  Size of section headers:           40 (bytes)\n  Number of section headers:         14\n  Section header string table index: 13\n\n\n\nriscv32-unknown-elf-readelf -S hello.o &gt; section_info.log # æŸ¥çœ‹ Section ä¿¡æ¯, å¹¶è¾“å‡ºåˆ°æ–‡ä»¶\n\n\n\nsection_info.log\n\nThere are 14 section headers, starting at offset 0x394:\n\nSection Headers:\n  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al\n  [ 0]                   NULL            00000000 000000 000000 00      0   0  0\n  [ 1] .text             PROGBITS        00000000 000034 00002e 00  AX  0   0  2\n  [ 2] .rela.text        RELA            00000000 0002d8 000048 0c   I 11   1  4\n  [ 3] .data             PROGBITS        00000000 000062 000000 00  WA  0   0  1\n  [ 4] .bss              NOBITS          00000000 000064 000004 00  WA  0   0  4\n  [ 5] .sdata            PROGBITS        00000000 000064 000008 00  WA  0   0  4\n  [ 6] .srodata          PROGBITS        00000000 00006c 000004 00   A  0   0  4\n  [ 7] .rodata           PROGBITS        00000000 000070 00000d 00   A  0   0  4\n  [ 8] .comment          PROGBITS        00000000 00007d 00001a 01  MS  0   0  1\n  [ 9] .note.GNU-stack   PROGBITS        00000000 000097 000000 00      0   0  1\n  [10] .riscv.attributes RISCV_ATTRIBUTE 00000000 000097 000066 00      0   0  1\n  [11] .symtab           SYMTAB          00000000 000100 000130 10     12  15  4\n  [12] .strtab           STRTAB          00000000 000230 0000a7 00      0   0  1\n  [13] .shstrtab         STRTAB          00000000 000320 000074 00      0   0  1\nKey to Flags:\n  W (write), A (alloc), X (execute), M (merge), S (strings), I (info),\n  L (link order), O (extra OS processing required), G (group), T (TLS),\n  C (compressed), x (unknown), o (OS specific), E (exclude),\n  D (mbind), p (processor specific)\n\n\n\nriscv32-unknown-elf-objdump -S hello.o &gt; disassembly.s # åæ±‡ç¼–, å¹¶è¾“å‡ºåˆ°æ–‡ä»¶\n\n\n\ndisassembly.s\n\n\nhello.o:     file format elf32-littleriscv\n\n\nDisassembly of section .text:\n\n00000000 &lt;main&gt;:\n   0:   1101                    addi    sp,sp,-32\n   2:   ce06                    sw  ra,28(sp)\n   4:   cc22                    sw  s0,24(sp)\n   6:   1000                    addi    s0,sp,32\n   8:   444447b7            lui a5,0x44444\n   c:   44478793            addi    a5,a5,1092 # 44444444 &lt;static_var.0+0x44444440&gt;\n  10:   fef42623            sw  a5,-20(s0)\n  14:   000007b7            lui a5,0x0\n  18:   00078513            mv  a0,a5\n  1c:   00000097            auipc   ra,0x0\n  20:   000080e7            jalr    ra # 1c &lt;main+0x1c&gt;\n  24:   0001                    nop\n  26:   40f2                    lw  ra,28(sp)\n  28:   4462                    lw  s0,24(sp)\n  2a:   6105                    addi    sp,sp,32\n  2c:   8082                    ret",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>C å’Œ RISCV æ±‡ç¼–</span>"
    ]
  },
  {
    "objectID": "c-riscv-asm/c-riscv-asm.html#riscv-æ±‡ç¼–è¯­è¨€",
    "href": "c-riscv-asm/c-riscv-asm.html#riscv-æ±‡ç¼–è¯­è¨€",
    "title": "C å’Œ RISCV æ±‡ç¼–",
    "section": "RISCV æ±‡ç¼–è¯­è¨€",
    "text": "RISCV æ±‡ç¼–è¯­è¨€\n\nåŸºæœ¬æ ¼å¼:\n&lt;label&gt;: &lt;operation&gt; # &lt;comment&gt;\n\n&lt;operation&gt; çš„ç±»å‹ [1]:\n\ninstruction (æŒ‡ä»¤)\npseudo-instruction (ä¼ªæŒ‡ä»¤): li x6, 5, nop, RISCV ä¸­æœ‰å®šä¹‰\ndirective (ä¼ªæ“ä½œ): .macro ... .endm, .end, .text, .global _start å‘ŠçŸ¥æ±‡ç¼–å™¨çš„æŒ‡ç¤º, ä¸ RISCV è§„èŒƒæ— å…³.\nmacro (å®):\n.macro do_nothing\n    nop\n.endm\n\n_start: do_nothing # è°ƒç”¨å®, æ±‡ç¼–å™¨ä¼šå°†å®ƒå±•å¼€\n\n\næ ‡ç­¾å…¶å®è¡¨ç¤ºåœ°å€:\n_start: li x6, 5 # _start æ ‡ç­¾å…¶å®å°±æ˜¯è¿™æ¡æŒ‡ä»¤çš„åœ°å€\n\n\n\n\n\n1. Lazyparser (2025) Compilation and linker",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>5</span>Â  <span class='chapter-title'>C å’Œ RISCV æ±‡ç¼–</span>"
    ]
  },
  {
    "objectID": "riscv/riscv.html",
    "href": "riscv/riscv.html",
    "title": "RISCV ISA",
    "section": "",
    "text": "RISCV Extensions\nIn RISC-V, extensions are optional instruction sets that extend the base ISA (RV32I, 32-bit integer instructions) to add extra functionality.\nSome extensions are listed here:\nFor example, RV32IMAC â†’ A 32-bit RISC-V CPU with Integer (I), Multiply (M), Atomic (A), and Compressed (C) extensions. RV32IMAFD can be reduced to written as RV32G.",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>RISCV ISA</span>"
    ]
  },
  {
    "objectID": "riscv/riscv.html#riscv-extensions",
    "href": "riscv/riscv.html#riscv-extensions",
    "title": "RISCV ISA",
    "section": "",
    "text": "Extension\nMeaning\nPurpose\n\n\n\n\nM\nInteger Multiplication & Division\nAdds mul, div, rem instructions\n\n\nA\nAtomic Instructions\nAdds atomic memory operations (e.g., amoadd.w)\n\n\nF\nSingle-Precision Floating Point\nSupports float (32-bit) operations\n\n\nD\nDouble-Precision Floating Point\nSupports double (64-bit) operations\n\n\nC\nCompressed Instructions\nReduces code size (e.g., c.add, c.sw)\n\n\n\n\n\nZicsr: Z (Standard), I (Integer), CSR (Support read and write to CSRs)",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>RISCV ISA</span>"
    ]
  },
  {
    "objectID": "riscv/riscv.html#æŒ‡ä»¤ç±»å‹",
    "href": "riscv/riscv.html#æŒ‡ä»¤ç±»å‹",
    "title": "RISCV ISA",
    "section": "æŒ‡ä»¤ç±»å‹",
    "text": "æŒ‡ä»¤ç±»å‹\n\nALU è¿ç®—\n\nOne category of instructions is arithmetic operations (abbr. aluop), which is just doing things between GPRs.\nCommonly Used aluop instructions:\nlui t0, 0x40000     ;t0 = 0x40000 &lt;&lt; 12 (load upper 20 bits of the imm)\n\nadd t0, t1, t2      ;t0 = t1 + t2\nsub t0, t1, t2      ;t0 = t1 - t2 (no imm version)\nor t0, t1, t2       ;t0 = t1 | t2\nand t0, t1, t2      ;t0 = t1 & t2\nxor t0, t1, t2      ;t0 = t1 ^ t2\n\naddi t0, t1, 10     ;t0 = t1 + 10 (decimal)\nori t0, t1, 0xF     ;t0 = t1 | 0xF\nandi t0, t1, 0xF    ;t0 = t1 & 0xF\nxori t0, t1, 0xF    ;t0 = t1 ^ 0xF\n\nsll t0, t1, t2      ;t0 = t1 &lt;&lt; t2 (shift left logical)\nsrl t0, t1, t2      ;t0 = t1 &gt;&gt; t2 (shift right logical)\nsra t0, t1, t2      ;t0 = t1 &gt;&gt; t2 (shift right arithmetic, preserve sign)\n\nslli t0, t1, 2      ;t0 = t1 &lt;&lt; 2\nsrli t0, t1, 2      ;t0 = t1 &gt;&gt; 2\nsrai t0, t1, 2      ;t0 = t1 &gt;&gt; 2 (preserve sign)\n\nslt t0, t1, t2      ;t0 = (t1 &lt; t2) (set if less than signed)\nsltu t0, t1, t2     ;t0 = (t1 &lt; t2) (set if less than unsigned)\n\nslti t0, t1, -5     ;t0 = (t1 &lt; -5) (imm signed)\nsltiu t0, t1, 10    ;t0 = (t1 &lt; 10) (imm unsigned)\n\n\n\nCSR å¯„å­˜å™¨åŠå…¶æ“ä½œ\n\nIntroduction\n\nCSR (Control and Status Registers)\nAre accessed using CSR instructions, not via memory-mapped I/O like GPIO registers.\nGPRs can be accessed at any privilege level, while CSRs are defined at a specific privilege level and can only be accessed by that level and any levels of higher privilege.\nEvery CSR has a unique address, each 32 bits share one address (instead of 8 bits).\nCSR addresses are 12-bits, meaning that up to 4,096 CSRs can be implemented (\\(2^12 = 4096\\)). The bits in a CSR address define its accessibility, use, and CSR number. \nWhile GPRs are used for storing data used to perform operations, CSRs typically modify the behavior of a hart (i.e.Â â€œControlâ€) or inform of its state and attributes (i.e.Â â€œStatusâ€), or both.\nWARL (Write any, read legal): Some field in a CPU register that allows any value to be written, but when read back, it returns only a valid (legal) value. For example, in MPP[12:11] field in mstatus register, we have:\n\n\n\n\nWrite Attempt (MPP)\nStored Value (MPP field)\n\n\n\n\n00 (User)\nâœ… 00 (User mode)\n\n\n11 (Machine)\nâœ… 11 (Machine mode)\n\n\n01 (Illegal)\nğŸ”„ Returns 00 or 11 (Legal)\n\n\n10 (Illegal)\nğŸ”„ Returns 00 or 11 (Legal)\n\n\n\n\nCSRs related intimitely to interrupts and exceptions (interrupts are external (â€œasynchroniseâ€), exceptions are internal (â€œsynchroniseâ€, usually through software or timer), some place confuse them though, but itâ€™s okay).\n\n\n\nCommonly Used CSRs and their sub-fields\nThe registers are labelled in this format: reg (addr, reset_val).\n\n\n\nPart of the registers\n\n\n\nmstatus (0x300, 0x00001800): Machine Status (lower 32 bits), controls global interrupt enable and privilege modes.\n\n\nmstatus.MPP[12:11]: Machine Previous Priviledge mode. When an mret is executed, the privilege mode is change to this value.\nmstatus.MIE[3]: Machine (global) Interrupt Enable.\nmstatus.MPIE[7]: Machine previous Interrupt Enable. When an interrupt occurs, the content in mstatus.MIE is loaded into this bit (and for simplicity, mstatus.MIE is changed to 0, so no other interrupts is allowed to come in), and after the interrupt is processed (after mret), this bit is restored into mstatus.MIE again.\n\n\nmisa (0x301, depends on RV32 and M_EXT):\nmie (0x304, 0x00000000): Machine Interrupt Enable, enables specific interrupts (not global). Also you should have a look at mip (0x344).\nmip (0x344): Machine Interrupt Pending Register, indicates which specific interrupts are pending. \n\nMSIP/MSIE[3]: Machine Software Interrupt Pending/Enable\nMTIP/MTIE[7]: Machine Timer Interrupt Pending/Enable\nMEIP/MEIE[11]: Machine External Interrupt Pending/Enable\n\nmtvec (0x305, ): Machine Trap-Handler Base Address, specifies where the CPU jumps on an interrupt/exception. \n\nMODE[1:0]:\n\n00: Direct. All traps (either interrupts or exceptions) set PC directly to BASE.\n01: Vectored. Exceptions will set PC directly to BASE, while (asynchronous) interrupts will set PC to BASE+4*mcause.Exception Code (See mcause register.)\nothers: invalid.\n\n\nmepc (0x341, 0x00000000): Machine Exception Program Counter, saves the address of the interrupted instruction.\n\nWhen an interrupt occurs, the current PC + 1 is saved in mepc.\nWhen an exception is encountered, the current PC is saved in mepc. (Why? The exception may triggered by the instruction at the current PC, maybe we solve the exception in the interrupt handler, so give it another chance to execute that instruction again.)\n\nand the core jumps to the exception address. When a mret instruction is executed, the value from mepc replaces the current program counter.\nmcause (0x342): Machine Trap Cause, identifies the cause of the interrupt/exception. \n\nInterrupt[31]:\n\n1: Exceptions\n0: Interrupts\n\nException Code[30:0]: (pay special attention to the number 3/7/11)\n\n\n\n\n\n\n\n\nInterrupt[31]\nException Code[30:0]\nDescription\n\n\n\n\n1\n0, 2, 4, 6, 8, 10, 12, 14-15\nReserved\n\n\n1\n1 / 3\nSupervisor/Machine software interrupt\n\n\n1\n5 / 7\nSupervisor/Machine timer interrupt\n\n\n1\n9 / 11\nSupervisor/Machine external interrupt\n\n\n1\n13\nCounter-overflow interrupt\n\n\n1\nâ‰¥16\nDesignated for platform use\n\n\n0\n0\nInstruction address misaligned\n\n\n0\n1\nInstruction access fault\n\n\n0\n2\nIllegal instruction\n\n\n0\n3\nBreakpoint\n\n\n0\n4\nLoad address misaligned\n\n\n0\n5\nLoad access fault\n\n\n0\n6 / 7\nStore/AMO address/access fault\n\n\n0\n8 / 9 / 11\nEnvironment call from U/S/M-mode\n\n\n0\n10, 14, 17, 20-23, 32-47, â‰¥64\nReserved\n\n\n0\n12\nInstruction page fault\n\n\n0\n13\nLoad page fault\n\n\n0\n15\nStore/AMO page fault\n\n\n0\n16\nDouble trap\n\n\n0\n18\nSoftware check\n\n\n0\n19\nHardware error\n\n\n0\n24-31, 48-63\nDesignated for custom use\n\n\n\n\nmtval (0x343): Machine Trap Value, provides extra information about exceptions (their addresses and so on)\n\n\n\nCommonly Used CSR instructions\n;register version:\ncsrrw x5, mstatus, x10  ;x5 = mstatus (read), mstatus = x10 (write)\ncsrw mtvec, t0          ;mtvec = t0 (write only)\ncsrrs x5, mie, x10      ;x5 = mie (read), mie |= x10 (set)\ncsrrc x5, mie, x10      ;x5 = mie (read), mie &= x10 (clear)\n\n;imm version:\ncsrrwi x5, mstatus, 0x1 ;x5 = mstatus (read), mstatus = 0x1 (write imm)\ncsrrsi x5, mie, 0x1     ;x5 = mie (read), mie |= 0x1 (set imm)\ncsrrc x5, mie, 0x1      ;x5 = mie (read), mie &= 0x1 (clear imm)\nConvenient pseudo-instructions:\ncsrr rd, csr    ;csrrs rd, csr, x0\ncsrw csr, rs    ;csrrw x0, csr, rs\ncsrs csr, rs    ;csrrs x0, csr, rs\ncsrc csr, rs    ;csrrc x0, csr, rs\ncsrwi csr, imm  ;csrrwi x0, csr, imm\ncsrsi csr, imm  ;csrrsi x0, csr, imm\ncsrci csr, imm  ;csrrci x0, csr, imm\n\n\n\nGPRs é€šç”¨å¯„å­˜å™¨\n\nIntroduction\nThe 32 registers in RISC-V are called general-purpose registers (GPRs, or â€œinteger registersâ€). They are used for various purposes, such as holding data, addresses, or temporary values during program execution. These registers are 32 bits wide in the RV32I ISA and are identified as x0 to x31.\nEach register has a conventional name that indicates its intended usage, although these names are just conventions, and you can use them for other purposes if needed.\n\n\n\né€šç”¨å¯„å­˜å™¨çš„ ABI è§„èŒƒ\n\n\n\n\nPartial Explanations\n\nra\nPurpose: Stores the return address for function calls.\njal ra, function_label  # Jump to function_label and store return address in ra\nret                     # Return to the address in ra\nsp\nPurpose: Points to the top of the stack (used for dynamic memory allocation during function calls).\naddi sp, sp, -16      # Allocate 16 bytes on the stack\nsw t0, 0(sp)          # Store t0 at the top of the stack\nlw t0, 0(sp)          # Retrieve t0 from the stack\naddi sp, sp, 16       # Deallocate 16 bytes\ngp\nPurpose: Points to global and static data in memory.\nlw t0, 0(gp)         # Load a value from the global data section\ntp\nPurpose: Points to thread-local storage (used in multi-threaded programs).\nlw t0, 0(tp)         # Load a thread-specific value\nt0-t6\nPurpose: Temporary values, not preserved across function calls.\n\n\n\n\nè·³è½¬æŒ‡ä»¤\n\nIntroduction\nOne category of instructions is jump operations (abbr. jmpop), which is just changing the value of PC (or some GPRs by the way)\n\n\nCommonly Used aluop instructions\n; unconditional:\njal ra, 0x10        ;ra = PC + 4, PC += 0x10 (link and jump, should be laj)\njalr ra, 8(t0)      ;ra = PC + 4, PC += t0+8 (wrt a register)\n\n; conditional:\nbeq t0, t1, 0x8     ;PC += 0x8 if t0 == t1 (branch if equal)\nbne t0, t1, 0x8     ;PC += 0x8 if t0 != t1 (branch if not equal)\nblt t0, t1, 0x8     ;PC += 0x8 if t0 &lt; t1 (signed less than)\nbge t0, t1, 0x8     ;PC += 0x8 if t0 &gt;= t1 (signed greater or equal)\nbltu t0, t1, 0x8    ;PC += 0x8 if t0 &lt; t1 (unsigned less than)\nbgeu t0, t1, 0x8    ;PC += 0x8 if t0 &gt;= t1 (unsigned greater or equal)\n\nauipc t0, 0x1000    ;t0 = PC + (0x1000 &lt;&lt; 12) (add upper imm and PC to a reg)\n\n\nNotes\nload:\n    lbu a1, 0(t1)\n    sb a1, 0(t2)\n    addi t1, t1, 1\n    addi t2, t2, 1\n    bltu t2, t3, load\nIf lbu a1, 0(t1) is at location 0x8000001a, then this line: bltu t2, t3, load does NOT mean\nPC += 0x8000001a if t2 &lt; t3\nbut\nPC = 0x8000001a if t2 &lt; t3\n(done by the smart compiler!)\n\n\n\nMachine Mode\n\nIntroduction\nOne category of instructions is machine operations (abbr. machineop), which is a set of privileged instructions in the RISC-V privileged architecture. These instructions are all related to the CSRs, so make sure you are familiar with those registers first.\n\n\nRISCV Privilege Levels from High to Low\n\nDebug (D)\nMachine (M): â€œmust-haveâ€\nSupervisor (S)\n\nHypervisor-extended Supervisor (HS)\nVirtual Supervisor (VS)\nVirtual User (VU)\n\nUser (U)\n\n\n\nCommonly Used machineop instructions\n\nmret: Return from Machine-mode to Supervisor-mode (or User-mode). Steps:\n\nRestore the privilege mode:\n\nThe processor sets the current privilege mode based on MPP from mstatus.\nMPP is cleared to user mode (00) or supervisor mode (01) if applicable.\n\nRestore the interrupt enable status:\n\nThe MIE bit in mstatus is set to MPIE.\nThe MPIE bit is cleared (0).\n\nRestore the program counter (PC):\n\nThe PC is set to the value stored in mepc, resuming execution where it was interrupted.\n\n\n\n\n\n\nå†…å­˜æ“ä½œ\n\nIntroduction\nOne category of instructions is memory operations (abbr. memop), which is just exchanging data between GPRs to memory locations.\nSo naturally, these signals are crucial for storing a data into memory:\n\nWE: Write enable. Whenever a memop intruction is detected, the memory block needs to be enabled.\n[31:0] data_mem: the 32-bit data to be stored.\n[31:0] mem_addr: where to be stored.\n[3:0] storebytes_size: Store a byte (0001), half word (0011), or a word (1111)?\n\n\n\nCommonly Used memop instructions\nlui t0, 0x40000 ;t0 = 0x40000 &lt;&lt; 12b (load unsigned imm)\nlb t0, 1(a0)    ;t0 = mem[a0 + 1] (load byte)\nlh t0, 2(a0)    ;t0 = mem[a0 + 2] (load half word)\nlw t0, 4(a0)    ;t0 = mem[a0 + 4] (load word)\nlbu t0, 1(a0)   ;unsigned (zero extending)\nlhu t0, 2(a0)   ;unsigned (zero extending)\n\nsb t0, 1(a0)    ;mem[a0 + 1] = t0 (store byte)\nsh t0, 2(a0)    ;mem[a0 + 2] = t0 (store half word)\nsw t0, 4(a0)    ;mem[a0 + 4] = t0 (store word)",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>6</span>Â  <span class='chapter-title'>RISCV ISA</span>"
    ]
  },
  {
    "objectID": "cc-os/cc-os.html",
    "href": "cc-os/cc-os.html",
    "title": "OS æ“ä½œç³»ç»ŸåŸç†",
    "section": "",
    "text": "æ“ä½œç³»ç»Ÿ:\n\nç‹­ä¹‰: å†…æ ¸\nå¹¿ä¹‰: å‘è¡Œç‰ˆ",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>7</span>Â  <span class='chapter-title'>OS æ“ä½œç³»ç»ŸåŸç†</span>"
    ]
  },
  {
    "objectID": "hdl/hdl.html",
    "href": "hdl/hdl.html",
    "title": "HDL ç¡¬ä»¶æè¿°è¯­è¨€",
    "section": "",
    "text": "Change of Mind",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>8</span>Â  <span class='chapter-title'>HDL ç¡¬ä»¶æè¿°è¯­è¨€</span>"
    ]
  },
  {
    "objectID": "hdl/hdl.html#change-of-mind",
    "href": "hdl/hdl.html#change-of-mind",
    "title": "HDL ç¡¬ä»¶æè¿°è¯­è¨€",
    "section": "",
    "text": "Hardware does not â€œexecuteâ€ the lines of code in sequence.",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>8</span>Â  <span class='chapter-title'>HDL ç¡¬ä»¶æè¿°è¯­è¨€</span>"
    ]
  },
  {
    "objectID": "hdl/hdl.html#verilog",
    "href": "hdl/hdl.html#verilog",
    "title": "HDL ç¡¬ä»¶æè¿°è¯­è¨€",
    "section": "Verilog",
    "text": "Verilog\n\nassign\n\nå¤šä¸ª assign æ‰§è¡Œæ²¡æœ‰é¡ºåº, åŒæ—¶è¿›è¡Œ.\nassign æ˜¯ â€œcontinuous assignmentâ€, å³å€¼å˜åŒ–æ—¶, å·¦å€¼è·Ÿç€å˜åŒ–.\n\nOperation è¿ç®—ç¬¦: ~, ! (logical), &, && (logical), |, || (logical), ^ (XOR).\nif, else if æ˜¯æœ‰é¡ºåºçš„!!!\n(procedure ä¸€å®šè¦æ”¾åœ¨ always å—ä¸­å—?)\n(ä¸ºä»€ä¹ˆ wire ç±»å‹ä¸èƒ½åœ¨ always é‡Œé¢è¢«èµ‹å€¼?)\nalways å—ä¸­çš„ä»£ç æ˜¯é¡ºåºæ‰§è¡Œçš„ (ä½†åœ¨ always å—å¤–çš„ä»£ç æ˜¯å¹¶è¡Œæ‰§è¡Œçš„).\nmodule top (input my_in, output reg my_out);\n    always @(*) begin\n        my_out = 0;\n        my_out = 1; // This is valid! (Always block æŒ‰é¡ºåºæ‰§è¡Œ)\n    end\nendmodule\n\nLatch æ¨æ–­: ä¸‹é¢å¦‚æœ cpu_overheated = 0 åˆ™é»˜è®¤ä¼šè®© shut_off_computer ä¿æŒä¸Šä¸€ä¸ªå€¼, è¿™å°±æ˜¯ latch æ¨æ–­.\nalways @(*) begin\n    if (cpu_overheated)\n        shut_off_computer = 1;\nend\næœ‰æ—¶æˆ‘ä»¬å°±æ˜¯éœ€è¦è¿™ç§æ¨æ–­, ä½†ä¸ºäº†é¿å…, å¯ä»¥åˆ©ç”¨always çš„é¡ºåºæ€§å…ˆæå‰èµ‹å€¼:\nalways @(*) begin\n    shut_off_computer = 0; // å…ˆæå‰èµ‹å€¼\n    if (cpu_overheated)\n        shut_off_computer = 1;\nend\n\nConcatenation:\nassign out = {tmp, {3{3'b100}}}; // Concatenation, out = 0000011 100 100 100\nindex å¯ä»¥æ˜¯è´Ÿæ•°:\nreg [5:-1] my_reg; // index å¯ä»¥æ˜¯è´Ÿæ•°.\nwire [0:3] my_wire; // Big-endian, mywire[0] is MSB, use my_wire[3:0] later is illegal!\ninput a é»˜è®¤ä¸º wire.\nbegin end åœ¨åªæœ‰ä¸€è¡Œä»£ç æ—¶å¯ä»¥çœç•¥ (ç›¸å½“äº C ä¸­çš„ {}).\nwire ä¸èƒ½åœ¨ always å—ä¸­è¢«èµ‹å€¼. reg æ‰èƒ½åœ¨ always ä¸­è¢«èµ‹å€¼.\nwire a;\nalways @(*) begin\n    assign a = 1; // Error!\nend\nwire a;\nalways @(*) begin\n    a &lt;= 1; // Not an error, `a` is viewed as a reg.\nend\nSynchronous and Asynchronous Reset:\n\nsynchronous reset:\nalways @(posedge clk) begin\n    if (reset)\n        ...\nend\nasynchronous reset:\nalways @(posedge clk or posedge reset) begin\n    if (reset)\n        ...\nend\n\nor åªèƒ½åœ¨ always å—ä¸­ä½¿ç”¨, if () ä¸­è¦ç”¨ ||.\nInference å’Œ Instantiation:\n\nInference: é€šè¿‡ always å—çš„å†…å®¹æ¨æ–­å‡ºä¸€ä¸ªæ¨¡å—çš„åŠŸèƒ½.\nInstantiation: æ˜¾å¼åœ°å®ä¾‹åŒ–ä¸€ä¸ªæ¨¡å—, é€šè¿‡ module_name instance_name (port_map) çš„æ–¹å¼.\n\nå¾ªç¯ç¾¤ç»“æ„ (Torus, etc) å¦‚æœç”¨ % è¿ç®—ç¬¦æ¥å¤„ç†ä¼šæ¶ˆè€—å¤§é‡èµ„æº, å°½é‡ç”¨ if è¯­å¥:\nif (mm == 8'd59) begin\n    mm &lt;= 8'd0;\nend\n\nå¦‚æœç”¨ % è¿ç®—ç¬¦æ¥å¤„ç†:\n\n-1 % 16 çš„ç»“æœæ˜¯ -1, è€Œä¸æ˜¯ 15 (æ‰€ä»¥ (a-1)%16 åº”è¯¥å†™æˆ (a+15)%16).\n1~12 çš„å¾ªç¯å…ˆè½¬æ¢ä¸º 0~11 çš„å¾ªç¯, å†æ¢å…ƒ.\n\n\nBCD (Binary-Coded Decimal): ä¸€ç§ä» 0 åˆ° 9 çš„è®¡æ•°å™¨, è¾“å‡ºæ˜¯å››ä½äºŒè¿›åˆ¶ç¼–ç çš„åè¿›åˆ¶æ•°.\nBlocking å’Œ Non-blocking assignments:\n\n=: Blocking assignment, è‹¥åœ¨ always å—ä¸­ä½¿ç”¨, åˆ™å¿…é¡»æŒ‰ç…§é¡ºåºæ‰§è¡Œ!\n&lt;=: Non-blocking assignment, åœ¨ always å—ä¸­ä½¿ç”¨æ—¶, ä¼šåŒæ—¶æ‰§è¡Œæ‰€æœ‰èµ‹å€¼. (ä¸€èˆ¬ always é‡Œé¢éƒ½ç”¨è¿™ä¸ª!)\n\n\n\nVerilog Testbench\n`timescale 1ns / 1ps // #1 ä»£è¡¨ 1ns, æœ€ç²¾ç¡®å¯ä»¥åˆ° #1.001\n`timescale 1ns / 1ns // #1 ä»£è¡¨ 1ns, #1.01 ç­‰æ˜¯ä¸åˆæ³•çš„\n\n$stop //åœä¸‹æ¥",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>8</span>Â  <span class='chapter-title'>HDL ç¡¬ä»¶æè¿°è¯­è¨€</span>"
    ]
  },
  {
    "objectID": "hdl/hdl.html#chisel",
    "href": "hdl/hdl.html#chisel",
    "title": "HDL ç¡¬ä»¶æè¿°è¯­è¨€",
    "section": "Chisel",
    "text": "Chisel\n\n+&: å¦‚æœ io.in_a å’Œ io.in_b ä¸º 4.W æ—¶, åˆ™ sum ä¸º 5.W (å¸¦æº¢å‡º).\nval sum = io.in_a +& io.in_b\nå…è®¸å¤šä¸ª := èµ‹å€¼åˆ°åŒä¸€ä¸ªè¾“å‡º:\nio.out := 0.U\nio.out := 1.U // è¦†ç›–ä¸Šä¸€ä¸ª\nif å’Œ when çš„åŒºåˆ«:\n\nif ç”¨æ¥åœ¨ç¼–è¯‘é˜¶æ®µå†³å®šç”µè·¯æ˜¯å“ªä¸€ç§\nwhen ç”¨æ¥ç”Ÿæˆå›ºå®šçš„ verilog ç”µè·¯, ç›¸å½“äº verilog çš„ if.",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>8</span>Â  <span class='chapter-title'>HDL ç¡¬ä»¶æè¿°è¯­è¨€</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html",
    "href": "cc-fpga/cc-fpga.html",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "",
    "text": "FPGA Structure ç»“æ„",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#fpga-structure-ç»“æ„",
    "href": "cc-fpga/cc-fpga.html#fpga-structure-ç»“æ„",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "",
    "text": "PL (Programmable Logic) å¯ç¼–ç¨‹éƒ¨åˆ†\nè¿™ä¸ªéƒ¨åˆ†æ˜¯ä¸€ä¸ª FPGA å¼€å‘æ¿ â€œè½¯â€ çš„éƒ¨åˆ†, å³å¯ä»¥é€šè¿‡ verilog æ¥æ§åˆ¶ç¡¬ä»¶ç”µè·¯çš„éƒ¨åˆ†. è¦ç†æ¸…ä¸€ä¸‹å‡ ä¸ªæ¦‚å¿µ:\n\nBLE (Basic Logic Element): åŸºæœ¬é€»è¾‘å•å…ƒ. LUT å’Œ FF çš„ã€Œç»å…¸ã€çš„ç»„åˆ.\n\nè§ FigureÂ fig-ble, æ–¹æ¡†ä»£è¡¨ LUT (Look up Table), æœ¬è´¨ä¸Šå°±æ˜¯ä¸€ä¸ª Mux (Multiplexer, å¤šè·¯é€‰æ‹©å™¨).\nçº¢è‰²çš„ä½ç½®å°†æ¥çš„ bitstream ä¼šå†™å…¥ (ç”¨æ¥é…ç½®è¿™ä¸ª BLE çš„åŠŸèƒ½), i0-i3 æ˜¯è¿™ä¸ª BLE çš„è¾“å…¥, å³è¾¹æ˜¯è¾“å‡º.\n\n\n\n\n\n\nFigureÂ 1: è¿™ä¸ª BLE ç”± LUT-4 å’Œ D-FF ç»„æˆ\n\n\n\n\nCLB (Configurable Logic Block, Xilinx) å¯é…ç½®é€»è¾‘å—: ä¸€ä¸ªæˆ–è€…å¤šä¸ª BLE çš„ç»„åˆ.\n\nä¹Ÿå« Slice (Vivado HLS) æˆ– LAB (Logic Array Block) æˆ– ALM (Adaptive Logic Module, Intel).\n\n\n\n\n\n\n\n\nç”± 1 ä¸ª BLE æ„æˆçš„ CLB (e.g.Â Xilinx Spartan 6)\n\n\n\n\n\n\n\nç”± 4 ä¸ª BLE æ„æˆçš„ CLB\n\n\n\n\n\n\nSB (SwitchBox): è¿æ¥ä¸åŒ CLB çš„å¼€å…³ç›’.\n\n\n\n\n\n\nFigureÂ 2: Slice (è“è‰²) å’Œå…¶å‘¨å›´çš„ SB (SwitchBox) [1]\n\n\n\n\n\n\n\n\n\nFigureÂ fig-slice-sb çš„æ”¾å¤§ç»“æ„\n\n\n\n\nPS (Processing System) å¤„ç†å™¨éƒ¨åˆ†\nä¸è¦è®¤ä¸ºä¸€ä¸ªå¼€å‘æ¿åªæœ‰ â€œè½¯â€ éƒ¨åˆ†, æœ‰äº›ç»å¸¸ç”¨çš„æ¨¡å—ä¼šç”¨ç¡¬ä»¶ â€œç„Šæ­»â€ åœ¨æ¿å­ä¸Š (Heterogenous å¼‚æ„). è¿™äº›ç¡¬ä»¶é€šè¿‡ I/O å£ä¸ PL éƒ¨åˆ†é€šä¿¡, æ¯”å¦‚:\n\n\n\nZYNQ PS å’Œ PL é€šè¿‡ AXI é€šä¿¡",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-fpga/cc-fpga.html#ç¼–è¯‘è¿‡ç¨‹",
    "href": "cc-fpga/cc-fpga.html#ç¼–è¯‘è¿‡ç¨‹",
    "title": "FPGA åŸç†é€Ÿæˆ",
    "section": "ç¼–è¯‘è¿‡ç¨‹",
    "text": "ç¼–è¯‘è¿‡ç¨‹\n\nSynthesis ç»¼åˆ\n\nåŠ¨æœº: FPGA ä¸æ‡‚ â€œè¡Œä¸ºâ€, å®ƒéœ€è¦çš„æ˜¯ â€œä½ æƒ³ç”¨å“ªäº›é—¨, æ€ä¹ˆè¿çº¿â€. æ‰€ä»¥ Synthesis æ˜¯å°†ä½ å†™çš„ .v é€»è¾‘ç¿»è¯‘æˆå„ç§ Logic gates åº”è¯¥å¦‚ä½•è¿æ¥ (é—¨çº§ç½‘è¡¨) çš„è¿‡ç¨‹ (ä»¥ .json æ ¼å¼è¾“å‡º).\n\n\n\n\n\n1. Kastner R, Matai J, Neuendorffer S (2018) Parallel Programming for FPGAs. ArXiv e-prints",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>9</span>Â  <span class='chapter-title'>FPGA åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html",
    "href": "cc-cpu/cc-cpu.html",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "Change of Mind",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>10</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html#change-of-mind",
    "href": "cc-cpu/cc-cpu.html#change-of-mind",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "å¯¹äºæœ‰æ—¶é’Ÿçš„ç”µè·¯, æˆ‘ä»¬åº”è¯¥æƒ³è±¡æˆ: ç”µè·¯çš„çŠ¶æ€åªåœ¨æ—¶é’Ÿçš„ä¸Šå‡æ²¿ã€Œç¬é—´ã€å˜åŒ–. æ—¶é’Ÿçš„ä¸Šå‡æ²¿å‘ç”Ÿæ—¶ç”µè·¯åšäº†ä¸¤ä»¶äº‹æƒ…:\n\nå‰ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„è®¡ç®—ç»“æœè¯¥é”å­˜çš„ é”å­˜åˆ°å¯„å­˜å™¨ ä¸­.\nä¸‹ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„ç»“æœç¬é—´è®¡ç®—å‡ºæ¥å¹¶ æ”¾åœ¨çº¿ä¸Š (ä»–ä»¬ç›®å‰è¿˜ä¸èƒ½è¢« CPU â€œçœ‹åˆ°â€).",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>10</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-cpu/cc-cpu.html#cpu-æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„",
    "href": "cc-cpu/cc-cpu.html#cpu-æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„",
    "title": "CPU åŸç†é€Ÿæˆ",
    "section": "CPU æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„?",
    "text": "CPU æ˜¯å¦‚ä½•æˆä¸ºç°åœ¨è¿™ä¸ªæ ·å­çš„?\n\nThe following is a critical path towards understanding CPU. You canâ€™t drop any of them. ä»¥ä¸‹æ˜¯ç†è§£ CPU çš„å¿…ç»ä¹‹è·¯.\n\n\nåˆ†è€Œæ²»ä¹‹, ç©·ä¸¾ + æ§åˆ¶ä¿¡å·\n\nåˆ†è€Œæ²»ä¹‹: ä¸€æ¡æŒ‡ä»¤çš„æ‰§è¡Œå¯ä»¥æ‹†åˆ†ä¸ºè¿™å‡ ä¸ªé˜¶æ®µ (phase):\n\nIF (Instruction Fetch): å–æŒ‡.\nID (Instruction Decode): è¯‘ç .\n\nID åé¢æœ‰äº›åœ°æ–¹ [1] åé¢è¿˜ç»†åˆ†äº† Evaluate Address å’Œ Fetch Operands.\n\nEX (Execute): æ‰§è¡Œ.\nME (Memory Access): è®¿å­˜.\nWB (Write Back): å†™å›.\næ¯ä¸ª phase éƒ½å¯ä»¥æœ‰å›ºå®šçš„è¾“å…¥å’Œè¾“å‡º, æ‰€ä»¥æ¯ä¸ª phase éƒ½å¯¹åº”ä¸€ä¸ª (æˆ–å¤šä¸ª) ç”µè·¯æ¨¡å—.\n\n\n\nè¿™ä¸ª phase çš„ CPU å¯ä»¥é€šè¿‡æˆ‘çš„ my-riscv é¡¹ç›® å¯è§†åŒ–åœ°ç†è§£\n\n\n\n\n\n\n\n\n\n\n\nRISC-V æŒ‡ä»¤åˆ†ç±»\n\n\n\n\n\n\nArithmetic è¿ç®—: è¯»å–æŸäº›å¯„å­˜å™¨çš„å€¼, è¿ç®—ä¹‹åå†æ”¾å›æŸä¸ªå¯„å­˜å™¨ä¸­ (ä¸èƒ½è¯»å†™å†…å­˜)\nLoad/Store è®¿å­˜: å”¯ä¸€èƒ½è®¿é—®å†…å­˜çš„æŒ‡ä»¤. å°†æŸä¸ªå¯„å­˜å™¨çš„å€¼å†™åˆ°æŸä¸ªå†…å­˜åœ°å€ (æˆ–è€…åè¿‡æ¥)\nControl æ§åˆ¶æµ: è·³è½¬ (å…¶å®å°±æ˜¯æ”¹å˜ pc å¯„å­˜å™¨çš„å€¼ (è¿˜æœ‰é¡ºå¸¦æ”¹å˜ä¸€ä¸‹ ra å¯„å­˜å™¨))\n\n\n\n\n\n\nç©·ä¸¾ + æ§åˆ¶ä¿¡å· æ€æƒ³: æ¯ä¸ªç”µè·¯æ¨¡å—ç”¨ç¡¬ä»¶å†™æ­», ä»¥ ALU å•å…ƒ (Execute çš„å…¶ä¸­ä¸€ä¸ªæ¨¡å—) ä¸ºä¾‹, æ‰€æœ‰å¯èƒ½çš„è¾“å‡ºéƒ½è®¡ç®—å‡ºæ¥ (è¯´æ˜¯è®¡ç®—, å…¶å®å°±æ˜¯ä¸€ä¸ªæ•°å­—ç”µè·¯é€šäº†è€Œå·², ç”µè·¯é€šäº†ç»“æœè‡ªç„¶å°±åœ¨è¾“å‡ºç«¯å£æ˜¾ç¤ºå‡ºæ¥äº†, æ²¡æœ‰ã€Œè®¡ç®—ã€çš„è¿‡ç¨‹. æ¯”å¦‚ ALU), åªä¸è¿‡åœ¨è¾“å‡ºä¹‹å‰ç”¨æ§åˆ¶ä¿¡å·æ¥å†³å®šå“ªä¸ªè®¡ç®—ç»“æœæ‰æ˜¯æˆ‘ä»¬è¦çš„ (ä¸€èˆ¬æ§åˆ¶ä¿¡å·éƒ½ç”± Decoder äº§ç”Ÿ, å› ä¸º Decoder çš„ä½œç”¨å°±æ˜¯ (æ ¹æ® Opcode) å°†ä¸€æ¡æŒ‡ä»¤è§£è¯»ä¸ºå¦‚ä½•æ§åˆ¶å„ä¸ªæ¨¡å—åº”è¯¥è¾“å‡ºä»€ä¹ˆç»“æœ).\n\n\n\nç©·ä¸¾ + æ§åˆ¶ä¿¡å· æ€æƒ³åœ¨ ALU å†…éƒ¨çš„ä½“ç°\n\n\nä¸€æ¡æŒ‡ä»¤çš„æ‰§è¡Œçš„é‚£å‡ ä¸ª phase å¯ä»¥è®¾è®¡æˆ:\n\nSingle-Cycle: åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…å®Œæˆæ‰€æœ‰ phases. ç”±äºç”µè·¯æœ‰å»¶è¿Ÿ, æ‰€æœ‰ phase çš„ç”µè·¯å¾ˆé•¿, è¦æ±‚æ—¶é’Ÿé¢‘ç‡ä¸èƒ½å¾ˆé«˜.\nMulti-Cycle: æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸåªæ‰§è¡Œä¸€ä¸ª phase.\n\n\n\n\n\n\nFigureÂ 1: ä¸ºäº†æå‡æŒ‡ä»¤æ‰§è¡Œæ•ˆç‡å¼•å…¥äº† Pipeline [2]\n\n\n\n\nè¿™æ ·çš„ CPU: simple, general, ä½†æ˜¯ not efficient!\n\n\n\næµæ°´çº¿\n\nPipeline æµæ°´çº¿: è§ FigureÂ fig-single-mult-pipelined.\nåœ¨æ¯ä¸¤ä¸ª phase ä¹‹é—´æ’å…¥ä¸€äº›å—å§‹ç»ˆæ§åˆ¶çš„å¯„å­˜å™¨:\n\nIF-ID ä¹‹é—´: å½“å‰æŒ‡ä»¤, PC å€¼ (jal è¦ç”¨)\nID-EX ä¹‹é—´: æŒ‡ä»¤ç±»å‹, rs1, rs2, rd, imm.\n\n\n\n\nç¬¬ä¸‰é˜¶æ®µ\n\næ€»çº¿\n\nAXI4, AHB, APB\n\n\nCache\n\n\nMemory\n\nå†…å­˜: working memory, main memory\nDRAM & SSD å†…å­˜ä¸ç¡¬ç›˜\n\nè¯»å†™é€Ÿåº¦ (3000 å€): 17 ns vs 50 ms, è¶…éŸ³é€Ÿé£æœºå’Œé¾Ÿé€Ÿ\nå®¹é‡: 16GB vs 4TB\n\nSIMM & DIMM\n\nDIMM (Dual In-line Memory Module)\n\n\n\n\n\n\n1. Patt YN, Patel SJ (2020) Introduction to computing systems : From bits and gates to c/c++ & beyond. Mcgraw-Hill\n\n\n2. Slchoi (2025) Multi-cycle implementation & pipelining",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>10</span>Â  <span class='chapter-title'>CPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "cc-gpu/cc-gpu.html",
    "href": "cc-gpu/cc-gpu.html",
    "title": "GPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "CUDA",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>GPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "open-src-tools/open-src-tools.html",
    "href": "open-src-tools/open-src-tools.html",
    "title": "Open Source å¼€æºå·¥å…·",
    "section": "",
    "text": "Behavioral Simulation è¡Œä¸ºä»¿çœŸ",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>Open Source å¼€æºå·¥å…·</span>"
    ]
  },
  {
    "objectID": "open-src-tools/open-src-tools.html#behavioral-simulation-è¡Œä¸ºä»¿çœŸ",
    "href": "open-src-tools/open-src-tools.html#behavioral-simulation-è¡Œä¸ºä»¿çœŸ",
    "title": "Open Source å¼€æºå·¥å…·",
    "section": "",
    "text": "å³: NOT board-specific çš„ä»¿çœŸ.\n\n\nç”¨åˆ°çš„å·¥å…·:\n\n\nVerilator\nå…ˆåˆ›å»ºä¸€ä¸ª Verilog æ–‡ä»¶:",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>Open Source å¼€æºå·¥å…·</span>"
    ]
  },
  {
    "objectID": "open-src-tools/open-src-tools.html#makefile",
    "href": "open-src-tools/open-src-tools.html#makefile",
    "title": "Open Source å¼€æºå·¥å…·",
    "section": "Makefile",
    "text": "Makefile\n\næ ¼å¼:\ntarget: prerequisites\n    recipe\nç¼ºçœè§„åˆ™\n.DEFAULT_GOAL := all\nall: ...\nä¼ªè§„åˆ™\n.PHONY: all clean\nAppend:\nCFLAGS += -Wall -O2\næ”¹åç¼€å:\nSRCS_ASM = start.S\nOBJS = $(SRCS_ASM:.S=.o)\nå†’å·å‰é¢å’Œåé¢:\n%.o : %.c\n    $(CC) $(CFLAGS) -c $&lt; -o $@\n\n% ä¸ºé€šé…ç¬¦, æ„æ€æ˜¯æ¯å½“ä½ éœ€è¦ä¸€ä¸ª .o æ–‡ä»¶, å¹¶ä¸”å½“å‰ç›®å½•ä¸‹æœ‰å¯¹åº”çš„ .c æ–‡ä»¶æ—¶, å°±ç”¨ä¸‹é¢çš„å‘½ä»¤æ¥ç”Ÿæˆå®ƒ\n$&lt;: ç¬¬ä¸€ä¸ªä¾èµ–æ–‡ä»¶\n$@: ç›®æ ‡æ–‡ä»¶\n$^: æ‰€æœ‰ä¾èµ–æ–‡ä»¶\n$?: æ‰€æœ‰æ¯”ç›®æ ‡æ–‡ä»¶æ–°çš„ä¾èµ–æ–‡ä»¶",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>Open Source å¼€æºå·¥å…·</span>"
    ]
  },
  {
    "objectID": "open-src-tools/open-src-tools.html#qemu-æ¨¡æ‹Ÿå™¨",
    "href": "open-src-tools/open-src-tools.html#qemu-æ¨¡æ‹Ÿå™¨",
    "title": "Open Source å¼€æºå·¥å…·",
    "section": "QEMU æ¨¡æ‹Ÿå™¨",
    "text": "QEMU æ¨¡æ‹Ÿå™¨",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>12</span>Â  <span class='chapter-title'>Open Source å¼€æºå·¥å…·</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html",
    "href": "yolo/yolo.html",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "",
    "text": "Task Objective ä»»åŠ¡ç›®æ ‡",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html#task-objective-ä»»åŠ¡ç›®æ ‡",
    "href": "yolo/yolo.html#task-objective-ä»»åŠ¡ç›®æ ‡",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "",
    "text": "è¯†åˆ«ä¸œè¥¿æ˜¯ä»€ä¹ˆ\nå°†ä¸œè¥¿çš„ä½ç½®æ¡†èµ·æ¥\n\n\nä¸¤ç±»æ–¹æ³•\nè§£å†³è¿™ä¸ªé—®é¢˜çš„æ–¹æ³•æœ‰ä¸¤ç±»:\n\nOne-stage: æ¨ç†é€Ÿåº¦å¿«, å¯å®æ—¶\n\nE.g., YOLO, SSD, RetinaNet\n\nTwo-stage: å‡†ç¡®ç‡é«˜\n\nRegion Proposal å€™é€‰åŒº: å…ˆä»å›¾ç‰‡ä¸­æå–å‡ºå¯èƒ½åŒ…å«ç›®æ ‡çš„ 1000-2000 ä¸ªåŒºåŸŸ, ç„¶åå¯¹æ¯ä¸ªå€™é€‰åŒºè¿›è¡Œç›®æ ‡å¯¹è±¡è¯†åˆ«æ“ä½œ.\nE.g., Faster R-CNN, Mask R-CNN, Cascade R-CNN\n\n\n\n\n\nOne stage å’Œ Two stage æµç¨‹æ¡†å›¾å¯¹æ¯”\n\n\n\n\n\n\n\nMSCOCO æ•°æ®é›†æœ‰ç‰©ä½“åå­—å’Œä½ç½®æ ‡æ³¨\n\n\n\n\næŸå¤±å‡½æ•°\n\n\n\näº¤å¹¶æ¯”ç”¨æ¥è¡¡é‡é¢„æµ‹åœ°å¥½ä¸å¥½",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "yolo/yolo.html#yolo-v1",
    "href": "yolo/yolo.html#yolo-v1",
    "title": "YOLO Object Detection ç›®æ ‡æ£€æµ‹",
    "section": "YOLO V1",
    "text": "YOLO V1\n\nNetwork Structure ç½‘ç»œç»“æ„\n\n\n\n\n\n\nFigureÂ 1: YOLO V1 çš„ç½‘ç»œç»“æ„ [1]\n\n\n\n\n\n\n\n\n\nFigureÂ 2: FigureÂ fig-yolo-v1 çš„ Back-Bone ç½‘ç»œå…¶å®æ˜¯è‹¥å¹²çš„å·ç§¯ç½‘ç»œ [2]\n\n\n\nè¯´æ˜:\n\nFigureÂ fig-back-bone: -s-2 è¡¨ç¤º stride æ­¥é•¿ä¸º 2.\nè¾“å…¥è¾“å‡º:\n\nè¾“å…¥æ˜¯ä¸€å¼ æ­£æ–¹å½¢çš„å›¾ç‰‡ (é•¿å®½åƒç´ å„ä¸º \\(448\\), æœ‰ 3 ä¸ªé€šé“: RGB).\nè¾“å‡ºçš„ tensor å¤§å°ä¸º \\(7 \\times 7 \\times 30\\)\n\n\n\n\nLabel Tensor æ ‡ç­¾å¼ é‡\n\nMSCOCO æ•°æ®é›†éœ€è¦å…ˆè½¬æ¢æˆå¦å¤–ä¸€ç§å½¢å¼ (FigureÂ fig-yolo-v1-data-labeling) å†å–‚ç»™ TOLO V1 ç¥ç»ç½‘ç»œ (å³æ¢ä¸€ç§å½¢å¼æ‰“æ ‡ç­¾è€Œå·²).\n\n\n\n\n\n\nFigureÂ 3: YOLO V1: \\(S = 7\\), æ€»å…±\n\n\n\næ¯å¼ å›¾ç‰‡éƒ½æœ‰ \\(S \\times S = 49\\) ä¸ª grid cell, æ¯ä¸€ä¸ª grid cell éƒ½è¢«ä¸€ä¸ª \\(30 \\times 1\\) çš„å‘é‡æè¿°, ç›¸å½“äºä¸€å¼ å›¾ç‰‡éƒ½å¯¹åº”äº†ä¸€ä¸ª \\(7 \\times 7 \\times 30\\) çš„ label tensor.\n\nFigureÂ fig-back-bone ä¸­ç½‘ç»œçš„è¾“å‡ºä¹Ÿæ˜¯ä¸€ä¸ª \\(7 \\times 7 \\times 30\\) çš„ tensor, ä½†è¿™æ˜¯ Prediction Tensor é¢„æµ‹å¼ é‡ (sec-prediction-tensor), ä¸èƒ½æ··ä¸ºä¸€è°ˆ.\n\nå¦‚æœæœ‰ä¸¤ä¸ªç‰©ä½“çš„ä¸­å¿ƒç‚¹éƒ½è½åœ¨åŒä¸€ä¸ª grid cell ä¸­, YOLO V1 åªä¼šä¿ç•™å…¶ä¸­ä¸€ä¸ª.\n\n\n\nPrediction Tensor é¢„æµ‹å¼ é‡\n\n\n\n\n1. ä¸Šä¸‹æ±‚ç´¢ç”µå­Er (2025) [YOLO V1] æ•°æ®æ ‡æ³¨å’Œè¾“å‡ºå¼ é‡_å“”å“©å“”å“©_bilibili\n\n\n2. Redmon J, Divvala S, Girshick R, Farhadi A (2016) You only look once: Unified, real-time object detection",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>YOLO Object Detection ç›®æ ‡æ£€æµ‹</span>"
    ]
  },
  {
    "objectID": "hls-design/HLS-design.html",
    "href": "hls-design/HLS-design.html",
    "title": "HLS Design FPGA å¹¶è¡Œç¼–ç¨‹",
    "section": "",
    "text": "Test\nOngoing",
    "crumbs": [
      "ML Accelerators",
      "<span class='chapter-number'>14</span>Â  <span class='chapter-title'>HLS Design FPGA å¹¶è¡Œç¼–ç¨‹</span>"
    ]
  },
  {
    "objectID": "cfu-proj-struct/cfu-proj-struct.html",
    "href": "cfu-proj-struct/cfu-proj-struct.html",
    "title": "CFU-Playground å·¥ç¨‹ç»“æ„",
    "section": "",
    "text": "Folder æ–‡ä»¶å¤¹æè¿°",
    "crumbs": [
      "CFU Playground",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>CFU-Playground å·¥ç¨‹ç»“æ„</span>"
    ]
  },
  {
    "objectID": "cfu-proj-struct/cfu-proj-struct.html#folder-æ–‡ä»¶å¤¹æè¿°",
    "href": "cfu-proj-struct/cfu-proj-struct.html#folder-æ–‡ä»¶å¤¹æè¿°",
    "title": "CFU-Playground å·¥ç¨‹ç»“æ„",
    "section": "",
    "text": "soc: å­˜æ”¾ä¸€ä¸ªå®Œæ•´çš„ CPU çš„ verilog è®¾è®¡.\n\næœ‰å¾ˆå¤šç§ CPU, æ¯”å¦‚å¸¦æˆ–ä¸å¸¦ CFU æ¥å£çš„.",
    "crumbs": [
      "CFU Playground",
      "<span class='chapter-number'>15</span>Â  <span class='chapter-title'>CFU-Playground å·¥ç¨‹ç»“æ„</span>"
    ]
  },
  {
    "objectID": "cc-gpu/cc-gpu.html#cuda",
    "href": "cc-gpu/cc-gpu.html#cuda",
    "title": "GPU åŸç†é€Ÿæˆ",
    "section": "",
    "text": "2026 å¹´ä¹‹å‰ GPU åªèƒ½åšç‰¹å®šçš„å‡½æ•°è¿ç®—, 2026 å¹´ä¹‹åå¼•å…¥äº† GPGPU (General Purpose GPU), æœ‰ä¸€æ•´å¥—åº“å‡½æ•°æ¥å¯¹ GPU è¿›è¡Œç¼–ç¨‹.\n\nCUDA: Compute Unified Device Architecture (NVIDIA, é—­æº)\nOpenCL: Open Computing Language (å¼€æº)\n\nGPU device memory å¯ä»¥è¢«æ‰€æœ‰ CUDA æ ¸å¿ƒå…±äº«:\n\n\n\nNVidia GPU æ¶æ„ [1]\n\n\nè¿æ¥æœ‰ GPU çš„ CPU äºŒè€…çš„ memory æ˜¯ä¸å…±äº«çš„ [1], äºŒè€…ä¹‹é—´çš„æ•°æ®ç”± DMA æ¬è¿.\n\n\n\nSeperate memory systems [1]\n\n\nKernel functions [1]:\n\n__host__: é»˜è®¤åœ¨ CPU (host) ä¸Šè¿è¡Œçš„å‡½æ•°.\n__global__: åœ¨ GPU ä¸Šè¿è¡Œ, å¯è¢« CPU è°ƒç”¨çš„å‡½æ•°.\n__device__: åœ¨ GPU ä¸Šè¿è¡Œ, åªèƒ½è¢« GPU è°ƒç”¨çš„å‡½æ•°.\n\nå…¨å±€å˜é‡: å¯ä»¥è¢« CPU å’Œ GPU è®¿é—®çš„å˜é‡, ä¸èƒ½ç”¨ local variable çš„æ–¹å¼å£°æ˜!\n__managed__ int x;\n\n\n\n\n\n1. Cheung SY (2025) Lecture notes on computer science courses: Computer architecture (CS355)",
    "crumbs": [
      "Crash Courses",
      "<span class='chapter-number'>11</span>Â  <span class='chapter-title'>GPU åŸç†é€Ÿæˆ</span>"
    ]
  },
  {
    "objectID": "glossary/glossary.html#gpu-terms",
    "href": "glossary/glossary.html#gpu-terms",
    "title": "Glossary åè¯è§£é‡Š",
    "section": "GPU Terms",
    "text": "GPU Terms\n\nKernel: åœ¨ GPU ä¸Šè¿è¡Œçš„å‡½æ•°.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>3</span>Â  <span class='chapter-title'>Glossary åè¯è§£é‡Š</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html",
    "href": "nn-essence/nn-essence.html",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "",
    "text": "Change of Mind",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#change-of-mind",
    "href": "nn-essence/nn-essence.html#change-of-mind",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "",
    "text": "I donâ€™t think view neural networks as black boxes does any help towards understanding and inventing new networks.\nå¯¹ä¸€ä¸ªç¥ç»ç½‘ç»œæ¥è¯´, æˆ‘ä»¬è¦ç«™åœ¨å®ƒçš„è§’åº¦è€ƒè™‘ up to what extend it could tell the difference of data? æ¯”å¦‚å›¾åƒå¤„ç†çš„ç¥ç»ç½‘ç»œ, å®ƒè‚¯å®šä¸çŸ¥é“è¾“å…¥çš„æ˜¯ä¸€å¼ å›¾, å¦‚æœæ˜¯ä¸€æ®µæ–‡å­—å‘¢? å¦‚æœå¯¹äºå¾ˆå¤šç±»å‹çš„æ•°æ®å®ƒéƒ½ä¸èƒ½åŒºåˆ†, è¯´æ˜è¿™ä¸ªç½‘ç»œéå¸¸ general ä½†æ€§èƒ½è‚¯å®šå¾ˆå·®.",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#questions",
    "href": "nn-essence/nn-essence.html#questions",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "Questions",
    "text": "Questions\n\næ¢¯åº¦ä¸‹é™å’Œåå‘ä¼ æ’­çš„å…³ç³»æ˜¯ä»€ä¹ˆ?\næˆ‘ä»¬ç®—æ¢¯åº¦æ˜¯åœ¨ä»€ä¹ˆç©ºé—´é‡Œé¢?\næ¢¯åº¦ä¸‹é™åœ¨ Transformer é‡Œé¢æ˜¯å¦‚ä½•å·¥ä½œçš„?",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#neural-network-is-not-so-different",
    "href": "nn-essence/nn-essence.html#neural-network-is-not-so-different",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "Neural Network is Not So Different",
    "text": "Neural Network is Not So Different\n\nç›®æ ‡: æ‰¾ä¸€ä¸ªæ˜ å°„.\n\nä¸–ç•Œä¸Šå¾ˆå¤šé—®é¢˜å…¶å®å°±æ˜¯ä¸€ä¸ªå¤æ‚çš„æ˜ å°„, æ¯”å¦‚å›¾åƒè¯†åˆ«å°±æ˜¯è¾“å…¥æ˜¯å›¾ç‰‡, è¾“å‡ºæ˜¯å›¾ç‰‡ä¸­çš„å„ç§å†…å®¹. åªä¸è¿‡è¿™ä¸ªå‡½æ•°å­˜åœ¨äºäººç±»çš„å¤§è„‘ä¸­, æ— æ³•å†™å‡ºæ˜¾å¼çš„è¡¨è¾¾å¼. äººç±»æƒ³è¦å¼ºè¡ŒæŠŠè¿™ä¸ªå‡½æ•°çš„è¡¨è¾¾å¼æ‰¾åˆ°! æ€ä¹ˆæ‰¾å‘¢? æˆ‘ä»¬çœ‹åˆ°ä¸€æ£µæ ‘, å®ƒä¸ºä»€ä¹ˆæ˜¯ä¸€æ£µæ ‘å‘¢? æ¯ä¸ªåƒç´ éƒ½å¯¹å®ƒæ˜¯ä¸€æ£µæ ‘åšå‡ºäº†è´¡çŒ®, ä½†å¥½åƒæ•´ä½“æ˜¯ä¸€æ£µæ ‘åˆä¸å•ä¸ªåƒç´ æ¯«æ— å…³ç³». å¦‚æœè¿™ä¸ªè¡¨è¾¾å¼å­˜åœ¨, é‚£ä¹ˆå®ƒè‚¯å®šéå¸¸å¤æ‚ (è¿™é‡Œä¸èƒ½è¿½æ±‚æ‰€è°“çš„ â€œç®€æ´ä¸ä¼˜ç¾â€). ä½†æˆ‘ä»¬å¯ä»¥ç¼©å°ä¸€ç‚¹èŒƒå›´, ç”¨æŸç§ç‰¹å®šå½¢å¼çš„å‡½æ•°æ¥é€¼è¿‘æ‰€æ±‚. ä¹Ÿå°±æ˜¯:\n\nåœ¨ä¸€å †æŸç§å½¢å¼çš„æ˜ å°„é‡Œé¢ (å‚æ•°åŒ–çš„å‡½æ•°ç©ºé—´ \\(\\mathcal{\\hat{F}}\\)) æ‰¾åˆ°ä¸€ä¸ªæ˜ å°„ \\(\\hat{f}\\) æ¥æ‹Ÿåˆä¸€ä¸ªå¤æ‚çš„æ˜ å°„ \\(f: \\mathcal{X}\\to \\mathcal{Y}\\)\n\näººä»¬é¦–å…ˆå‘ç°é•¿æˆ EquationÂ eq-fcnn è¿™ç§æ ·å­çš„æ˜ å°„ä»¿ä½›æœ‰å¾ˆå¼ºçš„æ‹Ÿåˆèƒ½åŠ›, ä¹Ÿå°±æ˜¯ä¸ç®¡ä½ äººè„‘ä¸­çš„æ¨¡å‹æœ‰å¤šå¤æ‚, æ€»æ˜¯å¯ä»¥åœ¨ä¸‹é¢å½¢å¼çš„æ˜ å°„ä¸­æ‰¾åˆ°åˆé€‚çš„æ‹Ÿåˆ.\n\\[\n\\hat{f}(x) = \\sigma (W^{[L]} \\cdots \\sigma (W^{[2]} \\sigma (W^{[1]} x + b^{[1]}) + b^{[2]}) + \\cdots + b^{[L]})\n\\tag{1}\\]\nEquationÂ eq-fcnn å¾ˆå¤æ‚å¯¹å§. ä½†æ˜¯å®ƒå¯ä»¥ç”¨ä¸‹é¢çš„å›¾å¯è§†åŒ–å‡ºæ¥:\n\n\n\n\n\n\nFigureÂ 1: ä»…ä»…æ˜¯ EquationÂ eq-fcnn çš„å¯è§†åŒ–\n\n\n\nè¿™å¼ å›¾æ”¾åœ¨è¿™é‡Œå¤ª clichÃ© äº†, ä½†æ˜¯æˆ‘æƒ³è¯´çš„æ˜¯: æˆ‘ä»¬å¯¹å®ƒå¤ªè¿‡ç†Ÿæ‚‰äº†, ä»¥è‡³äºè®¤ä¸ºé€‰æ‹©è¿™ç§å‚æ•°åŒ–æ–¹æ³•æ˜¯ç†æ‰€åº”å½“ã€ç‹¬ä¸€æ— äºŒçš„.\n(FCNN, CNN, Transformeræ˜¯åŒä¸€å±‚é¢ä¸Šçš„æ¦‚å¿µ? FCNN èƒ½åšåˆ°çš„äº‹æƒ…å¾ˆå¤š, ä½†æ˜¯å¤ªgeneral äº†, æ‰€ä»¥å…ˆçŒœæµ‹ä»€ä¹ˆæ ·çš„ç»“æ„èƒ½æ›´å¥½åœ°æ­ç¤ºè§„å¾‹ (æ¯”å¦‚å·ç§¯ (å°Šé‡äº† \\(\\mathcal{X}\\) ç»“æ„ä»è€Œå¾ˆå¯èƒ½èƒ½åŠ é€Ÿç¥ç»ç½‘ç»œå‘ç°è§„å¾‹çš„è¿‡ç¨‹?), å†æ¯”å¦‚ GNN), ç„¶ååŠ å…¥å®ƒä»¬æ¥ å¸®åŠ©ç¥ç»ç½‘ç»œå‘ç°è§„å¾‹? â€œDifferential Modelâ€ æˆ‘æ„Ÿè§‰ FCNN å’Œ CNN çš„æœ¬è´¨æ˜¯ä¸€æ ·çš„? CNN çš„æœ¬è´¨æ˜¯ pre-trained FCNN (æˆ–è€…è¯´?))\n\näº‹å®è¯æ˜å½¢å¦‚ç¥ç»ç½‘ç»œçš„é‚£äº›å‚æ•°åŒ–å‡½æ•°ç©ºé—´èƒ½å¤Ÿæ‹Ÿåˆç»å¤§å¤šæ•°çš„å¤æ‚æ˜ å°„, æ‰€ä»¥æ— è„‘é€‰æ‹©è¿™æ ·çš„ \\(\\mathcal{\\hat{F}}\\) å°±è¡Œäº†.\n\n\nå¦‚æœä¸€ä¸ªé—®é¢˜å¯ä»¥ç”¨ä»¥ä¸‹çš„æ¡†æ¶é‡Œé¢æè¿°, é‚£ä¹ˆè¿™ä¸ªé—®é¢˜å°±å¯ä»¥ç”¨ç¥ç»ç½‘ç»œæ¥è§£å†³!\n\n\nã€Œå¤æ‚çš„æ˜ å°„ã€\nã€Œå¤æ‚çš„æ˜ å°„ã€è¿™ä¸ªæ€æƒ³å¯ä»¥åˆ»ç”»å’Œæè¿°æ‰€æœ‰ä»¥ä¸‹é—®é¢˜:\n\nClassification åˆ†ç±»é—®é¢˜: \\(\\mathcal{Y}\\) ä»…ä»…æ˜¯æ²¡æœ‰ä»»ä½•ç»“æ„çš„é›†åˆ.\n\nè¯·è¯´å‡ºä¸‹é¢ä¾‹å­çš„ \\(\\mathcal{X}\\) å’Œ \\(\\mathcal{Y}\\):\n\nImage Classification: è¾“å…¥ä¸€å¼ å›¾ç‰‡, åˆ¤æ–­æ˜¯çŒ«è¿˜æ˜¯ç‹—è¿˜æ˜¯å…¶å®ƒçš„.\nFace Detection: è¾“å…¥ä¸€å¼ å›¾ç‰‡, åˆ¤æ–­æœ‰æ²¡æœ‰äººè„¸.\nHandwriting Recognition: è¾“å…¥ä¸€å¼ æ‰‹å†™çš„æ•°å­—, åˆ¤æ–­æ˜¯å‡ . (è™½ç„¶ \\(\\mathcal{Y}\\) æœ‰åºç»“æ„, ä½†ä¸å…³å¿ƒ)\n\n\\(\\mathcal{X}\\) æ˜¯æ‰€æœ‰å›¾ç‰‡çš„é›†åˆ, \\(\\mathcal{Y}\\) æ˜¯æ‰€æœ‰ç±»åˆ«çš„é›†åˆ.\n\nRegression å›å½’é—®é¢˜: \\(\\mathcal{Y}\\) æœ‰åºç»“æ„. (Generally speaking, æœ‰æ‹“æ‰‘ç»“æ„1)\n\nè¯·è¯´å‡ºä¸‹é¢ä¾‹å­ [1] çš„ \\(\\mathcal{X}\\) å’Œ \\(\\mathcal{Y}\\):\n\nLinear Regression: ç»™å®šä¸€ä¸ªæ ‡é‡åœº, ç”¨çº¿æ€§æ ‡é‡åœºæ¥æ‹Ÿåˆ. (ç›¸å½“äºæŒ‡å®šäº† \\(\\mathcal{\\hat{F}}\\))\nQuantization: æ ¹æ®å¸‚åœºæƒ…å†µã€å†å²æ•°æ®ç­‰, é¢„æµ‹æ˜å¤©çš„è‚¡ç¥¨ä»·æ ¼.\né¢„æµ‹æŸä¸ªè§†é¢‘è§‚çœ‹è€…å¹´é¾„.\næ ¹æ®å‘é€çš„æ§åˆ¶ä¿¡å·, é¢„æµ‹æœºæ¢°è‡‚åœ¨ä¸‰ç»´ç©ºé—´çš„åæ ‡.\næ ¹æ®å†å²æ¹¿åº¦ã€æ¸©åº¦ç­‰å¤©æ°”ä¿¡æ¯, é¢„æµ‹æŸåœ°æ˜å¤©çš„æ¸©åº¦.\n\n\n\n1Â åºç»“æ„è¯±å¯¼çš„æ‹“æ‰‘ç§°ä¸º Alexandrov æ‹“æ‰‘.\n\nå‚æ•°åŒ–\n\nå¦‚æœä¸€ä¸ªå‡½æ•°ç©ºé—´çš„æ‰€æœ‰å…ƒç´ éƒ½èƒ½ç”¨å½¢å¼ä¸Šç›¸åŒçš„å¼å­è¡¨è¾¾ (è¿™ä¸ªå¼å­é‡Œé¢æœ‰ä¸€äº›å¯å˜çš„å‚æ•°), é‚£ä¹ˆè¿™ä¸ªå‡½æ•°ç©ºé—´å°±æ˜¯å‚æ•°åŒ–çš„.\n\n\nLinear Regression çš„å‚æ•°åŒ–å‡½æ•°ç©ºé—´åŒæ„2äº \\(\\mathbb{R}^2\\):\n\n\n\nåŒæ„çš„ Mental picture\n\n\n\n2Â åœ¨æ‹“æ‰‘å‘é‡ç©ºé—´çš„æ„ä¹‰ä¸Š: \\[\\{f: \\mathbb{R}\\to \\mathbb{R} \\mid f(x) = wx + b, w, b \\in \\mathbb{R}\\} \\simeq \\{(w, b) \\mid w, b \\in \\mathbb{R}\\}\\]\næŸä¸ª CNN çš„å‚æ•°åŒ–å‡½æ•°ç©ºé—´åŒæ„äº \\(\\mathbb{R}^{200}\\):",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#å¦‚ä½•è®¾è®¡-mathcalhatf",
    "href": "nn-essence/nn-essence.html#å¦‚ä½•è®¾è®¡-mathcalhatf",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "å¦‚ä½•è®¾è®¡ \\(\\mathcal{\\hat{F}}\\) ?",
    "text": "å¦‚ä½•è®¾è®¡ \\(\\mathcal{\\hat{F}}\\) ?\n\nå³å¦‚ä½•ã€Œè®¾è®¡ã€ç¥ç»ç½‘ç»œ.\n\n\nå°Šé‡ \\(\\mathcal{X}, \\mathcal{Y}\\) ä¸­å…ƒç´ çš„ç»“æ„\n(å‡ç»´ã€ask a lot of binary questionsã€ç¼–è§£ç å™¨ã€æ¿€æ´»å‡½æ•°ç”¨ä»€ä¹ˆç±»å‹ è¿™äº›çš„è”ç³»æ˜¯ä»€ä¹ˆ?)\n(\\(\\mathcal{X}\\) ä¸ºå›¾ç‰‡é›†åˆã€æ–‡å­—ã€ç”µè·¯æ¿ã€å£°éŸ³æ—¶åˆ†åˆ«æœ‰ä»€ä¹ˆç»“æ„?)\n(curse of dimensionæ€ä¹ˆè§£å†³?)\nå¦‚æœ \\(\\mathcal{X}\\) æ˜¯ä¸€å¼ å›¾ç‰‡çš„è¯, æˆ‘ä»¬æœ‰ â€œç›¸é‚»â€ ç‚¹è¿™ç§æ¦‚å¿µ, ä¹Ÿå°±æ˜¯è¯´è¾“å…¥è¿› \\(\\hat{f}\\) çš„å¯¹è±¡å†…éƒ¨æ˜¯æœ‰æŸäº›ç»“æ„çš„, ä½†æ˜¯ FCNN (a.k.a., MLP) å¹¶ä¸çŸ¥é“è¿™äº›ç»“æ„.\n(å¼•å‡º CNN å’Œ GNN)",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#å¦‚ä½•æ‰¾åˆ°-hatf",
    "href": "nn-essence/nn-essence.html#å¦‚ä½•æ‰¾åˆ°-hatf",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "å¦‚ä½•æ‰¾åˆ° \\(\\hat{f}\\) ?",
    "text": "å¦‚ä½•æ‰¾åˆ° \\(\\hat{f}\\) ?\n\nå³å¦‚ä½•ã€Œè®­ç»ƒã€ç¥ç»ç½‘ç»œ.\n\n(æ¢¯åº¦ä¸‹é™, å„ç§ä¼˜åŒ–å™¨)\n(æ¢¯åº¦æ¶ˆå¤±é—®é¢˜æ€ä¹ˆè§£å†³ã€æ­£åˆ™åŒ–ã€ResNet, ä¸ºä»€ä¹ˆResNetæœ‰æ•ˆç­‰ç­‰è¯é¢˜)",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "nn-essence/nn-essence.html#æ‚é¡¹",
    "href": "nn-essence/nn-essence.html#æ‚é¡¹",
    "title": "The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨",
    "section": "æ‚é¡¹",
    "text": "æ‚é¡¹\n\næˆ‘å‘ç°è¦ä»¥çº¿æ€§çš„é¡ºåºæ¥å†™è¿™ç¯‡ blog çš„è¯ä¼šå¢åŠ å¾ˆå¤šä¸å¿…è¦çš„å¤æ‚æ€§, æ‰€ä»¥æ¥ä¸‹æ¥æˆ‘ç›´æ¥æŒ‰ç…§æœ¬äººçš„å­¦ä¹ é¡ºåºè¿›è¡Œæ•´ç†.\n\n\nCNN Padding:\nä¸ºäº†è§£å†³è¾“å…¥è¾“å‡ºå¤§å°ä¸ä¸€è‡´çš„é—®é¢˜, å¯ä»¥å¼•å…¥ Padding.\n\n\n\nä¸åŒçš„ Padding, Pytorch çš„é»˜è®¤ä¸º zero padding (æœ€å¸¸ç”¨ [2])\n\n\nè¦å°†å„ç§é—®é¢˜è®¾è®¡æˆç”¨æœºå™¨å­¦ä¹ çš„æ–¹æ³•çš„ idea éå¸¸é‡è¦. å®ƒå¾€å¾€æ˜¯ä¸€ç¯‡è®ºæ–‡çš„æ ¸å¿ƒ idea. æ¯”å¦‚ word2vec ä¸­æåˆ°çš„æ–¹æ³•.\n\n\n\n\n\n1. Murphy KP (2012) Machine learning : A probabilistic perspective. Mit Press\n\n\n2. Lab MH (2025) Lecture 2 - basics of neural networks (MIT 6.5940, fall 2023)",
    "crumbs": [
      "Neural Network",
      "<span class='chapter-number'>13</span>Â  <span class='chapter-title'>The Essence of NN ç¥ç»ç½‘ç»œçš„æœ¬è´¨</span>"
    ]
  },
  {
    "objectID": "resources/resources.html#riscv",
    "href": "resources/resources.html#riscv",
    "title": "Resources å­¦ä¹ èµ„æ–™æ±‡æ€»",
    "section": "RISCV",
    "text": "RISCV\n\nCS61C: â˜…â˜…â˜…â˜†â˜† UC Berkeley çš„ Great Ideas in Computer Architecture.",
    "crumbs": [
      "Prologue",
      "<span class='chapter-number'>2</span>Â  <span class='chapter-title'>Resources å­¦ä¹ èµ„æ–™æ±‡æ€»</span>"
    ]
  }
]