/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "hio-ppc4535-dl.dtsi"
#include "hio-ppc4535-qdl-sabresd.dtsi"

/ {
	model = "Freescale i.MX6 DualLite SABRE Smart Device Board";
	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";

	memory {
		reg = <0x10000000 0x40000000>;
	};

        regulators {    
                compatible = "simple-bus";

                reg_2p5v: 2p5v {
                        compatible = "regulator-fixed";
                        regulator-name = "2P5V";
                        regulator-min-microvolt = <2500000>;
                        regulator-max-microvolt = <2500000>;
                        regulator-always-on;
                };

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};
	};
	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};
	sound {
		compatible = "fsl,imx-audio-rt5631";
		model = "imx6dl-rt5631";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			//"Mic Bias1", "Mic Jack",
			//"MIC1", "Mic Bias1",
			"Headphone Jack", "HPOL",
			"Headphone Jack", "HPOR",
			"Ext Spk", "SPOL",
			"Ext Spk", "SPOR";
		mux-int-port = <1>;
		mux-ext-port = <4>;
		
		//hp-det-gpios = <&gpio7 8 1>;
		/*+++wwj begin 20150317@add mic detect*/
		//#ifdef CONFIG_MIC_DEC
	        //      mic-det-gpios = <&gpio7 11 1>;
		//#endif
		/*+++wwj end 20150317@add mic detect*/
	};
	/*
	sound {
		compatible = "fsl,imx6q-sabrelite-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-sabrelite-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <4>;
	};
	*/
	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 50 80 110 140 170 200>;
		default-brightness-level = <0>;
	};

	//add ben sharp lcd
	#if 0
	sharplcd {
		compatible = "fsl,sharplcd";
	        status = "okay";	

		lcd_bl_vdd_en = <&gpio1 8 1>;
		lcd_bl_en = <&gpio7 12 1>;
		lcd_vdd_en = <&gpio4 5 1>;
		lcd_reset = <&gpio4 20 1>;

		spi1_clk = <&gpio3 16 1>;	
		spi1_in = <&gpio3 17 1>;
		spi1_out = <&gpio3 18 1>;
		spi1_ss = <&gpio3 19 1>;
	};
	#endif
//+++MQ
    ds28e10 {
        compatible = "fsl,imx_ds28e10";
        status = "okay";
        ds28e10_io = <&gpio1 2 0>;
    };
//+++MQ
};

&audmux {
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_audmux_1>;
};

//&ldb {
//	ipu_id = <0>;
//	sec_ipu_id = <0>;
//};

&lcd {
	ipu_id = <0>;
	sec_ipu_id = <0>;

	status = "okay";
};

&mxcfb1 {
        compatible = "fsl,mxc_sdc_fb";
        disp_dev = "lcd";
        interface_pix_fmt = "RGB24";
        mode_str ="480x800";
        default_bpp = <32>;
        int_clk = <0>;
        late_init = <0>;
        status = "okay";
};


//&mxcfb2 {
//        status = "okay";
//};

//&mxcfb3 {
//        status = "okay";
//};

//&mxcfb4 {
//        status = "okay";
//};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	//cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_2>;
	status = "ok";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <200000>;
		reg = <0>;

	        lcd_bl_vdd_en = <&gpio1 8 1>;
                lcd_bl_en = <&gpio7 12 1>;
                lcd_vdd_en = <&gpio4 5 1>;
                lcd_reset = <&gpio4 20 1>;

                spi1_clk = <&gpio3 16 1>;
                spi1_in = <&gpio3 17 1>;
                spi1_out = <&gpio3 18 1>;
                spi1_ss = <&gpio3 19 1>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_1>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio3 23 0>;
	status = "okay";
};

&i2c1 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_1>;
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

	mega48@60 {
		compatible = "fsl,mega48-i2c";
		sata-poweren=<&gpio5 2 0>;
		reg = <0x60>;
	};

	codec: rt5631@1a {
		  compatible = "realtek,rt5631";
		  //compatible = "realtek,alc5631";
		  reg = <0x1a>;
		  clocks = <&clks 201>;
	};

#if 0
	ct36x_ts@01 {
		compatible = "eeti,ct36x_ts";
		reg = <0x01>;
		interrupt-parent = <&gpio1>;
		interrupts = <1 3>;//falling edge
		gpio_int = <&gpio1 5 3>;
		gpio_rst = <&gpio1 4 0>;
        	};
#endif

	/*
	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};
	*/
};

&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_2>;
	status = "okay";	

        ft6x06_ts@0x38 {
                compatible = "ft,ft6x06_ts";
                reg = <0x38>;
                interrupt-parent = <&gpio1>;
                interrupts = <1 3>;//falling edge
                gpio_int = <&gpio1 1 3>;
                gpio_rst = <&gpio1 4 0>;
        };

#if 0
//#ifdef CONFIG_LCD_7INCH
	//+++MQ for 7 inch
    	gt801_ts@55 {
        	compatible = "eeti,gt801_ts";
        	reg = <0x55>;
        	interrupt-parent = <&gpio1>;
        	interrupts = <1 3>;//falling edge
        	//wakeup-gpios = <&gpio6 7 0>;
		gpio_int = <&gpio1 1 3>;
		gpio_rst = <&gpio1 4 0>;
    	};
	//MQ+++
//#endif
#endif
#if 0
	max7310_b: gpio@32 {
		compatible = "maxim,max7310";
		reg = <0x32>;
		gpio-controller;
		#gpio-cells = <2>;
	};
#endif
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	hog {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* MAX17135 */
				MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x80000000
				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x80000000
				MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x80000000
				MX6QDL_PAD_EIM_OE__GPIO2_IO25 0x80000000
				/* elan touch */
				MX6QDL_PAD_EIM_A20__GPIO2_IO18 0x80000000
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08 0x80000000
				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x80000000
				MX6QDL_PAD_GPIO_1__GPIO1_IO01  0x170b0		
				/*MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x170b0*/
				/*+++ wangwenjing*/
				MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000

				/*mic dec 7-11 ++ben*/
				MX6QDL_PAD_GPIO_16__GPIO7_IO11 0x80000000
				/*hp_det*/
				MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x80000000

				/*sharp lcd*/
				MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x80000000
				MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x80000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x80000000

				MX6QDL_PAD_EIM_D16__GPIO3_IO16 0x80000000
				MX6QDL_PAD_EIM_D17__GPIO3_IO17 0x80000000
				MX6QDL_PAD_EIM_D18__GPIO3_IO18 0x80000000
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x80000000
			>;
		};
	};
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

#if 0
&flexcan1 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_flexcan1_1>;
		pinctrl-assert-gpios = <&max7310_b 3 GPIO_ACTIVE_HIGH>; /* TX */
		trx-en-gpio = <&max7310_b 6 GPIO_ACTIVE_HIGH>;
		trx-stby-gpio = <&max7310_b 5 GPIO_ACTIVE_HIGH>;
		status = "okay"; /* pin conflict with fec */
};
#endif

&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
};

&uart3 {
	status = "okay";
	fsl,uart-has-rtscts;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_1>;
};

&uart4 {
       status = "okay";
       pinctrl-names = "default";
       pinctrl-0 = <&pinctrl_uart4_1>;
};

&uart5 {
       status = "okay";
       pinctrl-names = "default";
       pinctrl-0 = <&pinctrl_uart5_1>;
};

&usbh1 {
	status = "okay";
};

#if 0
&hdmi_core {
        ipu_id = <0>;
        disp_id = <1>;
        status = "disabled";
};
#endif

#if 0     
&hdmi_video {
        fsl,phy_reg_vlev = <0x0294>;
        fsl,phy_reg_cksymtx = <0x800d>;
        status = "okay";
/*pinctrl already defined in i2c2 pinctrl
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hdmi_hdcp_1>;
        fsl,hdcp; 
*/
};
#endif

#if 0
&hdmi_audio {
        status = "okay";
};
#endif 

/*---wangwenjing 20150611@delete for SATA_POWER_EN
&hdmi_cec {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hdmi_cec_1>;
        status = "okay";
};
*/

&vpu {
	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
	status = "okay";
};
&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&gpu {
	pu-supply = <&reg_pu>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
#if 0
&ldb {
	ipu_id = <0>;
	disp_id = <1>;/*snake edit*/
	disp_id = <0>;
	ext_ref = <1>;/*snake edit*/
	ext_ref = <0>;
	mode = "sep1"; /**/
	mode = "sin0"; 
	sec_ipu_id = <1>;
	sec_disp_id = <1>;
	status = "okay";
};
#endif

#if 0
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_1>;
	lcd_12v = <&gpio1 7 0>;
              lcd_3p3 = <&gpio4 11 1>;
	bl_pwr = <&gpio1 6 0>; 
	status = "okay";
};
#endif

&pwm1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm1_1>;
        //lcd_12v = <&gpio1 8 0>;
        //lcd_3p3 = <&gpio4 5 1>;
        //bl_pwr = <&gpio7 12 0>;
        status = "okay";
};
