============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Nov  1 22:09:58 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.369090s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (99.3%)

RUN-1004 : used memory is 249 MB, reserved memory is 229 MB, peak memory is 252 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 WARNING: The kept net figuredata[11] will be merged to another kept net figuredata[10]
SYN-5055 WARNING: The kept net figuredata[10] will be merged to another kept net figuredata[9]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_seg_4/clk_24m is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net u_seg_4/clk_24m as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8645 instances
RUN-0007 : 3138 luts, 3506 seqs, 1179 mslices, 624 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 11233 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 7638 nets have 2 pins
RUN-1001 : 2503 nets have [3 - 5] pins
RUN-1001 : 898 nets have [6 - 10] pins
RUN-1001 : 95 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    2150     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     60      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  41   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 206
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8641 instances, 3138 luts, 3506 seqs, 1803 slices, 287 macros(1803 instances: 1179 mslices 624 lslices)
PHY-3001 : Huge net cam_rst_dup_29 with 2670 pins
PHY-0007 : Cell area utilization is 34%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42401, tnet num: 11229, tinst num: 8641, tnode num: 53348, tedge num: 80123.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.360438s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.9%)

RUN-1004 : used memory is 361 MB, reserved memory is 343 MB, peak memory is 361 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.589608s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.91297e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8641.
PHY-3001 : Level 1 #clusters 1744.
PHY-3001 : End clustering;  0.030925s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.0797e+06, overlap = 202.969
PHY-3002 : Step(2): len = 982573, overlap = 225.188
PHY-3002 : Step(3): len = 622904, overlap = 334.844
PHY-3002 : Step(4): len = 547110, overlap = 360.594
PHY-3002 : Step(5): len = 424746, overlap = 393.5
PHY-3002 : Step(6): len = 362879, overlap = 440.906
PHY-3002 : Step(7): len = 282515, overlap = 500.5
PHY-3002 : Step(8): len = 247010, overlap = 559.062
PHY-3002 : Step(9): len = 204706, overlap = 628.688
PHY-3002 : Step(10): len = 182659, overlap = 654.094
PHY-3002 : Step(11): len = 157516, overlap = 699.375
PHY-3002 : Step(12): len = 140624, overlap = 712.188
PHY-3002 : Step(13): len = 127036, overlap = 728.562
PHY-3002 : Step(14): len = 115712, overlap = 744.344
PHY-3002 : Step(15): len = 109015, overlap = 765.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.57244e-07
PHY-3002 : Step(16): len = 108749, overlap = 738.031
PHY-3002 : Step(17): len = 123882, overlap = 699.281
PHY-3002 : Step(18): len = 113352, overlap = 674.031
PHY-3002 : Step(19): len = 118019, overlap = 664.594
PHY-3002 : Step(20): len = 107863, overlap = 696.438
PHY-3002 : Step(21): len = 110500, overlap = 656.781
PHY-3002 : Step(22): len = 101780, overlap = 623.812
PHY-3002 : Step(23): len = 102988, overlap = 619.719
PHY-3002 : Step(24): len = 97591.3, overlap = 652.062
PHY-3002 : Step(25): len = 99322.9, overlap = 656.594
PHY-3002 : Step(26): len = 94045.9, overlap = 669.812
PHY-3002 : Step(27): len = 95908.2, overlap = 673.781
PHY-3002 : Step(28): len = 90751.9, overlap = 689.469
PHY-3002 : Step(29): len = 91559.7, overlap = 678.531
PHY-3002 : Step(30): len = 90038.2, overlap = 676.312
PHY-3002 : Step(31): len = 91634, overlap = 690.812
PHY-3002 : Step(32): len = 88250.8, overlap = 706.375
PHY-3002 : Step(33): len = 89342.8, overlap = 708.562
PHY-3002 : Step(34): len = 86856.5, overlap = 708.5
PHY-3002 : Step(35): len = 87810.6, overlap = 712.625
PHY-3002 : Step(36): len = 86415.1, overlap = 717.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.91449e-06
PHY-3002 : Step(37): len = 88619.6, overlap = 686.656
PHY-3002 : Step(38): len = 96845.5, overlap = 649.844
PHY-3002 : Step(39): len = 96006.6, overlap = 646.094
PHY-3002 : Step(40): len = 99294.1, overlap = 638.281
PHY-3002 : Step(41): len = 97652.5, overlap = 638.312
PHY-3002 : Step(42): len = 99684.2, overlap = 631.469
PHY-3002 : Step(43): len = 98212.3, overlap = 604.438
PHY-3002 : Step(44): len = 99860.1, overlap = 592.656
PHY-3002 : Step(45): len = 97886.7, overlap = 607.625
PHY-3002 : Step(46): len = 99069.1, overlap = 620.812
PHY-3002 : Step(47): len = 97572.4, overlap = 633.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.82898e-06
PHY-3002 : Step(48): len = 102659, overlap = 603.625
PHY-3002 : Step(49): len = 110511, overlap = 552.844
PHY-3002 : Step(50): len = 110373, overlap = 550.875
PHY-3002 : Step(51): len = 112371, overlap = 530.938
PHY-3002 : Step(52): len = 111921, overlap = 497.062
PHY-3002 : Step(53): len = 113834, overlap = 489.438
PHY-3002 : Step(54): len = 112340, overlap = 488.438
PHY-3002 : Step(55): len = 113394, overlap = 470
PHY-3002 : Step(56): len = 112913, overlap = 465.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.65795e-06
PHY-3002 : Step(57): len = 126000, overlap = 406.969
PHY-3002 : Step(58): len = 137949, overlap = 372.312
PHY-3002 : Step(59): len = 138490, overlap = 334.562
PHY-3002 : Step(60): len = 140157, overlap = 316.5
PHY-3002 : Step(61): len = 138516, overlap = 306.719
PHY-3002 : Step(62): len = 139643, overlap = 306.844
PHY-3002 : Step(63): len = 138270, overlap = 297.562
PHY-3002 : Step(64): len = 138971, overlap = 300.875
PHY-3002 : Step(65): len = 137362, overlap = 313.5
PHY-3002 : Step(66): len = 137825, overlap = 321.781
PHY-3002 : Step(67): len = 136173, overlap = 335.406
PHY-3002 : Step(68): len = 136872, overlap = 335.25
PHY-3002 : Step(69): len = 134659, overlap = 341.25
PHY-3002 : Step(70): len = 135058, overlap = 331.156
PHY-3002 : Step(71): len = 133487, overlap = 327.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.53159e-05
PHY-3002 : Step(72): len = 144602, overlap = 316.219
PHY-3002 : Step(73): len = 151255, overlap = 283.531
PHY-3002 : Step(74): len = 153147, overlap = 270.719
PHY-3002 : Step(75): len = 154373, overlap = 263.938
PHY-3002 : Step(76): len = 153183, overlap = 243.75
PHY-3002 : Step(77): len = 154759, overlap = 218.312
PHY-3002 : Step(78): len = 154699, overlap = 192
PHY-3002 : Step(79): len = 156472, overlap = 189.625
PHY-3002 : Step(80): len = 156532, overlap = 197.438
PHY-3002 : Step(81): len = 157804, overlap = 207.594
PHY-3002 : Step(82): len = 156219, overlap = 195.062
PHY-3002 : Step(83): len = 157467, overlap = 191.781
PHY-3002 : Step(84): len = 157738, overlap = 211.594
PHY-3002 : Step(85): len = 159075, overlap = 208.75
PHY-3002 : Step(86): len = 159318, overlap = 201
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.06318e-05
PHY-3002 : Step(87): len = 171940, overlap = 187.844
PHY-3002 : Step(88): len = 176976, overlap = 186.5
PHY-3002 : Step(89): len = 176152, overlap = 183.188
PHY-3002 : Step(90): len = 176965, overlap = 169.531
PHY-3002 : Step(91): len = 176702, overlap = 161.625
PHY-3002 : Step(92): len = 177546, overlap = 158.406
PHY-3002 : Step(93): len = 176272, overlap = 163.594
PHY-3002 : Step(94): len = 177224, overlap = 164.188
PHY-3002 : Step(95): len = 176905, overlap = 164.938
PHY-3002 : Step(96): len = 176620, overlap = 167
PHY-3002 : Step(97): len = 175129, overlap = 158.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.12636e-05
PHY-3002 : Step(98): len = 184783, overlap = 157.156
PHY-3002 : Step(99): len = 188802, overlap = 154.344
PHY-3002 : Step(100): len = 187528, overlap = 141.781
PHY-3002 : Step(101): len = 188250, overlap = 137.062
PHY-3002 : Step(102): len = 189857, overlap = 138.594
PHY-3002 : Step(103): len = 192480, overlap = 125.781
PHY-3002 : Step(104): len = 192245, overlap = 130.031
PHY-3002 : Step(105): len = 192411, overlap = 132.938
PHY-3002 : Step(106): len = 192388, overlap = 129.938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000122527
PHY-3002 : Step(107): len = 198910, overlap = 126.438
PHY-3002 : Step(108): len = 203733, overlap = 123.062
PHY-3002 : Step(109): len = 204545, overlap = 117.625
PHY-3002 : Step(110): len = 204781, overlap = 118.312
PHY-3002 : Step(111): len = 206246, overlap = 116.469
PHY-3002 : Step(112): len = 207018, overlap = 114.938
PHY-3002 : Step(113): len = 206171, overlap = 109.75
PHY-3002 : Step(114): len = 206486, overlap = 108.781
PHY-3002 : Step(115): len = 207049, overlap = 105.75
PHY-3002 : Step(116): len = 207269, overlap = 109.844
PHY-3002 : Step(117): len = 206176, overlap = 115.062
PHY-3002 : Step(118): len = 205703, overlap = 103.844
PHY-3002 : Step(119): len = 206021, overlap = 108.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000245054
PHY-3002 : Step(120): len = 210599, overlap = 102.625
PHY-3002 : Step(121): len = 215356, overlap = 99.1875
PHY-3002 : Step(122): len = 216530, overlap = 95.4688
PHY-3002 : Step(123): len = 216934, overlap = 96.2188
PHY-3002 : Step(124): len = 217200, overlap = 89.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000473783
PHY-3002 : Step(125): len = 221323, overlap = 91.5625
PHY-3002 : Step(126): len = 226418, overlap = 84.6875
PHY-3002 : Step(127): len = 228055, overlap = 85.5938
PHY-3002 : Step(128): len = 228787, overlap = 82
PHY-3002 : Step(129): len = 230145, overlap = 79.7812
PHY-3002 : Step(130): len = 231302, overlap = 74.2188
PHY-3002 : Step(131): len = 231708, overlap = 78.7188
PHY-3002 : Step(132): len = 232132, overlap = 78.5938
PHY-3002 : Step(133): len = 232409, overlap = 70.4062
PHY-3002 : Step(134): len = 232696, overlap = 73.5
PHY-3002 : Step(135): len = 232092, overlap = 78.0938
PHY-3002 : Step(136): len = 231928, overlap = 77.0938
PHY-3002 : Step(137): len = 231949, overlap = 70.3438
PHY-3002 : Step(138): len = 231723, overlap = 65.8438
PHY-3002 : Step(139): len = 231130, overlap = 70.1562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000839063
PHY-3002 : Step(140): len = 233306, overlap = 72.5938
PHY-3002 : Step(141): len = 237084, overlap = 69.4062
PHY-3002 : Step(142): len = 239119, overlap = 67.5
PHY-3002 : Step(143): len = 240045, overlap = 69.1875
PHY-3002 : Step(144): len = 240495, overlap = 73.75
PHY-3002 : Step(145): len = 240534, overlap = 73.75
PHY-3002 : Step(146): len = 239825, overlap = 74.1562
PHY-3002 : Step(147): len = 239533, overlap = 74.2188
PHY-3002 : Step(148): len = 239808, overlap = 74.2188
PHY-3002 : Step(149): len = 239760, overlap = 72.2188
PHY-3002 : Step(150): len = 239026, overlap = 74.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023660s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (330.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 362232, over cnt = 1067(3%), over = 5331, worst = 52
PHY-1001 : End global iterations;  0.365451s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (196.7%)

PHY-1001 : Congestion index: top1 = 70.19, top5 = 50.63, top10 = 41.10, top15 = 35.39.
PHY-3001 : End congestion estimation;  0.503606s wall, 0.765625s user + 0.078125s system = 0.843750s CPU (167.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.260919s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.82686e-05
PHY-3002 : Step(151): len = 335632, overlap = 36.8438
PHY-3002 : Step(152): len = 333788, overlap = 28.4375
PHY-3002 : Step(153): len = 319324, overlap = 29.7812
PHY-3002 : Step(154): len = 304650, overlap = 33.1875
PHY-3002 : Step(155): len = 300323, overlap = 31.125
PHY-3002 : Step(156): len = 300857, overlap = 27.8438
PHY-3002 : Step(157): len = 292163, overlap = 26.25
PHY-3002 : Step(158): len = 292127, overlap = 27.4688
PHY-3002 : Step(159): len = 287162, overlap = 27.3438
PHY-3002 : Step(160): len = 287004, overlap = 27.4062
PHY-3002 : Step(161): len = 283927, overlap = 30.8438
PHY-3002 : Step(162): len = 283751, overlap = 30.3438
PHY-3002 : Step(163): len = 283822, overlap = 30.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000176537
PHY-3002 : Step(164): len = 287510, overlap = 29.4062
PHY-3002 : Step(165): len = 288340, overlap = 29.3438
PHY-3002 : Step(166): len = 291866, overlap = 28.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000353075
PHY-3002 : Step(167): len = 299055, overlap = 25.8125
PHY-3002 : Step(168): len = 306528, overlap = 22.1562
PHY-3002 : Step(169): len = 315398, overlap = 20.9375
PHY-3002 : Step(170): len = 313683, overlap = 20.4062
PHY-3002 : Step(171): len = 312687, overlap = 20.2188
PHY-3002 : Step(172): len = 312501, overlap = 19.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000706149
PHY-3002 : Step(173): len = 317035, overlap = 17.4375
PHY-3002 : Step(174): len = 321837, overlap = 18
PHY-3002 : Step(175): len = 326627, overlap = 14.9375
PHY-3002 : Step(176): len = 330993, overlap = 17.4375
PHY-3002 : Step(177): len = 330936, overlap = 18.0625
PHY-3002 : Step(178): len = 329269, overlap = 17.5
PHY-3002 : Step(179): len = 328869, overlap = 17.3125
PHY-3002 : Step(180): len = 328501, overlap = 17.3125
PHY-3002 : Step(181): len = 326928, overlap = 17.3125
PHY-3002 : Step(182): len = 325504, overlap = 11.5
PHY-3002 : Step(183): len = 323923, overlap = 15.375
PHY-3002 : Step(184): len = 323073, overlap = 10.375
PHY-3002 : Step(185): len = 322843, overlap = 9.4375
PHY-3002 : Step(186): len = 322528, overlap = 9.4375
PHY-3002 : Step(187): len = 322705, overlap = 8.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0014123
PHY-3002 : Step(188): len = 324433, overlap = 8.25
PHY-3002 : Step(189): len = 326717, overlap = 8.25
PHY-3002 : Step(190): len = 327744, overlap = 8.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 140/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 372760, over cnt = 1411(4%), over = 6141, worst = 41
PHY-1001 : End global iterations;  0.573889s wall, 0.953125s user + 0.125000s system = 1.078125s CPU (187.9%)

PHY-1001 : Congestion index: top1 = 60.88, top5 = 47.07, top10 = 39.91, top15 = 35.49.
PHY-3001 : End congestion estimation;  0.727924s wall, 1.109375s user + 0.125000s system = 1.234375s CPU (169.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.264587s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.23671e-05
PHY-3002 : Step(191): len = 326660, overlap = 117.594
PHY-3002 : Step(192): len = 328973, overlap = 103.219
PHY-3002 : Step(193): len = 319096, overlap = 83.1562
PHY-3002 : Step(194): len = 314782, overlap = 71.375
PHY-3002 : Step(195): len = 307084, overlap = 67.6562
PHY-3002 : Step(196): len = 303647, overlap = 64.2812
PHY-3002 : Step(197): len = 298529, overlap = 61.8438
PHY-3002 : Step(198): len = 298070, overlap = 59.5
PHY-3002 : Step(199): len = 295222, overlap = 58.0625
PHY-3002 : Step(200): len = 292729, overlap = 60.875
PHY-3002 : Step(201): len = 287308, overlap = 61.6562
PHY-3002 : Step(202): len = 286506, overlap = 54.9375
PHY-3002 : Step(203): len = 283897, overlap = 56.125
PHY-3002 : Step(204): len = 283693, overlap = 56.5312
PHY-3002 : Step(205): len = 284027, overlap = 61.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000164734
PHY-3002 : Step(206): len = 286392, overlap = 58.7812
PHY-3002 : Step(207): len = 288216, overlap = 57.5
PHY-3002 : Step(208): len = 291837, overlap = 55.9375
PHY-3002 : Step(209): len = 293648, overlap = 53.8125
PHY-3002 : Step(210): len = 295193, overlap = 52.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000329468
PHY-3002 : Step(211): len = 298260, overlap = 51.8125
PHY-3002 : Step(212): len = 300606, overlap = 49.5
PHY-3002 : Step(213): len = 306221, overlap = 44.8125
PHY-3002 : Step(214): len = 309235, overlap = 44.25
PHY-3002 : Step(215): len = 308745, overlap = 41.5938
PHY-3002 : Step(216): len = 308624, overlap = 41.2812
PHY-3002 : Step(217): len = 308555, overlap = 38.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42401, tnet num: 11229, tinst num: 8641, tnode num: 53348, tedge num: 80123.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.555048s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (99.5%)

RUN-1004 : used memory is 405 MB, reserved memory is 389 MB, peak memory is 424 MB
OPT-1001 : Total overflow 318.34 peak overflow 2.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 173/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 363968, over cnt = 1549(4%), over = 5624, worst = 19
PHY-1001 : End global iterations;  0.593705s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (192.1%)

PHY-1001 : Congestion index: top1 = 52.48, top5 = 41.36, top10 = 36.03, top15 = 32.75.
PHY-1001 : End incremental global routing;  0.745922s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (171.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.299936s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (104.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.222439s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (144.4%)

OPT-1001 : Current memory(MB): used = 415, reserve = 400, peak = 424.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8998/11233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 363968, over cnt = 1549(4%), over = 5624, worst = 19
PHY-1002 : len = 387344, over cnt = 1008(2%), over = 2802, worst = 16
PHY-1002 : len = 403544, over cnt = 453(1%), over = 1338, worst = 16
PHY-1002 : len = 412088, over cnt = 228(0%), over = 583, worst = 15
PHY-1002 : len = 416096, over cnt = 95(0%), over = 226, worst = 12
PHY-1001 : End global iterations;  0.702429s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (133.5%)

PHY-1001 : Congestion index: top1 = 45.65, top5 = 37.46, top10 = 33.51, top15 = 31.05.
OPT-1001 : End congestion update;  0.849752s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (126.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.214001s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.2%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.063936s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (121.9%)

OPT-1001 : Current memory(MB): used = 418, reserve = 404, peak = 424.
OPT-1001 : End physical optimization;  3.926857s wall, 4.812500s user + 0.109375s system = 4.921875s CPU (125.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3138 LUT to BLE ...
SYN-4008 : Packed 3138 LUT and 1869 SEQ to BLE.
SYN-4003 : Packing 1637 remaining SEQ's ...
SYN-4005 : Packed 726 SEQ with LUT/SLICE
SYN-4006 : 785 single LUT's are left
SYN-4006 : 911 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 4049/8118 primitive instances ...
PHY-3001 : End packing;  0.477176s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4271 instances
RUN-1001 : 2037 mslices, 2036 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9455 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 5807 nets have 2 pins
RUN-1001 : 2545 nets have [3 - 5] pins
RUN-1001 : 916 nets have [6 - 10] pins
RUN-1001 : 93 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 4267 instances, 4073 slices, 287 macros(1803 instances: 1179 mslices 624 lslices)
PHY-3001 : Huge net cam_rst_dup_29 with 1506 pins
PHY-3001 : Cell area utilization is 48%
PHY-3001 : After packing: Len = 306743, Over = 111.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5003/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 392584, over cnt = 626(1%), over = 1014, worst = 9
PHY-1002 : len = 395584, over cnt = 355(1%), over = 480, worst = 5
PHY-1002 : len = 398832, over cnt = 127(0%), over = 156, worst = 5
PHY-1002 : len = 400032, over cnt = 51(0%), over = 63, worst = 5
PHY-1002 : len = 400800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.758888s wall, 0.968750s user + 0.078125s system = 1.046875s CPU (137.9%)

PHY-1001 : Congestion index: top1 = 42.28, top5 = 35.01, top10 = 31.39, top15 = 29.02.
PHY-3001 : End congestion estimation;  0.935775s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (130.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36257, tnet num: 9451, tinst num: 4267, tnode num: 44127, tedge num: 73050.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.560517s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (99.1%)

RUN-1004 : used memory is 423 MB, reserved memory is 410 MB, peak memory is 424 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.822311s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.70747e-05
PHY-3002 : Step(218): len = 294294, overlap = 117.5
PHY-3002 : Step(219): len = 289263, overlap = 121
PHY-3002 : Step(220): len = 279389, overlap = 128.75
PHY-3002 : Step(221): len = 274917, overlap = 131.75
PHY-3002 : Step(222): len = 272970, overlap = 129.5
PHY-3002 : Step(223): len = 269667, overlap = 146.25
PHY-3002 : Step(224): len = 268354, overlap = 149.5
PHY-3002 : Step(225): len = 267208, overlap = 153.75
PHY-3002 : Step(226): len = 266567, overlap = 146.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.41494e-05
PHY-3002 : Step(227): len = 276661, overlap = 123.75
PHY-3002 : Step(228): len = 278904, overlap = 118.75
PHY-3002 : Step(229): len = 281854, overlap = 112
PHY-3002 : Step(230): len = 282314, overlap = 113
PHY-3002 : Step(231): len = 283560, overlap = 108.25
PHY-3002 : Step(232): len = 283983, overlap = 105.75
PHY-3002 : Step(233): len = 285139, overlap = 100.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000108299
PHY-3002 : Step(234): len = 294866, overlap = 95
PHY-3002 : Step(235): len = 298484, overlap = 95.5
PHY-3002 : Step(236): len = 306012, overlap = 83
PHY-3002 : Step(237): len = 309589, overlap = 78
PHY-3002 : Step(238): len = 310545, overlap = 77.5
PHY-3002 : Step(239): len = 307287, overlap = 77.5
PHY-3002 : Step(240): len = 306885, overlap = 79.75
PHY-3002 : Step(241): len = 303643, overlap = 80.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206865
PHY-3002 : Step(242): len = 314208, overlap = 73.25
PHY-3002 : Step(243): len = 321003, overlap = 67
PHY-3002 : Step(244): len = 326690, overlap = 57.75
PHY-3002 : Step(245): len = 328269, overlap = 55.25
PHY-3002 : Step(246): len = 326376, overlap = 52.75
PHY-3002 : Step(247): len = 325622, overlap = 55.5
PHY-3002 : Step(248): len = 324628, overlap = 56.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000407346
PHY-3002 : Step(249): len = 332628, overlap = 56.25
PHY-3002 : Step(250): len = 337086, overlap = 53.5
PHY-3002 : Step(251): len = 338572, overlap = 52.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.958020s wall, 0.828125s user + 1.625000s system = 2.453125s CPU (256.1%)

PHY-3001 : Trial Legalized: Len = 369845
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 280/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 442112, over cnt = 816(2%), over = 1359, worst = 7
PHY-1002 : len = 447776, over cnt = 445(1%), over = 609, worst = 6
PHY-1002 : len = 452232, over cnt = 141(0%), over = 189, worst = 6
PHY-1002 : len = 453560, over cnt = 50(0%), over = 71, worst = 5
PHY-1002 : len = 454448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.361441s wall, 1.937500s user + 0.062500s system = 2.000000s CPU (146.9%)

PHY-1001 : Congestion index: top1 = 41.42, top5 = 34.68, top10 = 31.61, top15 = 29.54.
PHY-3001 : End congestion estimation;  1.561718s wall, 2.140625s user + 0.062500s system = 2.203125s CPU (141.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.249603s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.43636e-05
PHY-3002 : Step(252): len = 342366, overlap = 11.25
PHY-3002 : Step(253): len = 331281, overlap = 24
PHY-3002 : Step(254): len = 327671, overlap = 28
PHY-3002 : Step(255): len = 326954, overlap = 31.5
PHY-3002 : Step(256): len = 326119, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011384s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 338671, Over = 0
PHY-3001 : Spreading special nets. 51 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031674s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.7%)

PHY-3001 : 61 instances has been re-located, deltaX = 19, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 339479, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36257, tnet num: 9451, tinst num: 4267, tnode num: 44127, tedge num: 73050.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.615042s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (99.6%)

RUN-1004 : used memory is 422 MB, reserved memory is 412 MB, peak memory is 436 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3221/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 417784, over cnt = 739(2%), over = 1140, worst = 6
PHY-1002 : len = 421968, over cnt = 399(1%), over = 546, worst = 6
PHY-1002 : len = 425760, over cnt = 135(0%), over = 176, worst = 4
PHY-1002 : len = 427448, over cnt = 24(0%), over = 29, worst = 2
PHY-1002 : len = 427760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.952419s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (164.1%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 34.50, top10 = 31.27, top15 = 29.11.
PHY-1001 : End incremental global routing;  1.149664s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (152.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.268490s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.602434s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (137.5%)

OPT-1001 : Current memory(MB): used = 428, reserve = 416, peak = 436.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8159/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060840s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 34.50, top10 = 31.27, top15 = 29.11.
OPT-1001 : End congestion update;  0.236161s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190148s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.6%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.426459s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.9%)

OPT-1001 : Current memory(MB): used = 429, reserve = 416, peak = 436.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189702s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8159/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057477s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.6%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 34.50, top10 = 31.27, top15 = 29.11.
PHY-1001 : End incremental global routing;  0.216879s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.250227s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8159/9455.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058086s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.7%)

PHY-1001 : Congestion index: top1 = 40.73, top5 = 34.50, top10 = 31.27, top15 = 29.11.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190010s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.785096s wall, 5.328125s user + 0.078125s system = 5.406250s CPU (113.0%)

RUN-1003 : finish command "place" in  26.707854s wall, 48.109375s user + 12.312500s system = 60.421875s CPU (226.2%)

RUN-1004 : used memory is 400 MB, reserved memory is 385 MB, peak memory is 436 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.189946s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (168.1%)

RUN-1004 : used memory is 400 MB, reserved memory is 386 MB, peak memory is 453 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4271 instances
RUN-1001 : 2037 mslices, 2036 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9455 nets
RUN-6004 WARNING: There are 13 nets with only 1 pin.
RUN-1001 : 5807 nets have 2 pins
RUN-1001 : 2545 nets have [3 - 5] pins
RUN-1001 : 916 nets have [6 - 10] pins
RUN-1001 : 93 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36257, tnet num: 9451, tinst num: 4267, tnode num: 44127, tedge num: 73050.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.554115s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (100.5%)

RUN-1004 : used memory is 418 MB, reserved memory is 405 MB, peak memory is 453 MB
PHY-1001 : 2037 mslices, 2036 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 404024, over cnt = 887(2%), over = 1494, worst = 7
PHY-1002 : len = 410112, over cnt = 560(1%), over = 790, worst = 7
PHY-1002 : len = 414904, over cnt = 240(0%), over = 330, worst = 6
PHY-1002 : len = 418912, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 419096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.213817s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (153.2%)

PHY-1001 : Congestion index: top1 = 41.14, top5 = 34.37, top10 = 31.10, top15 = 28.92.
PHY-1001 : End global routing;  1.393982s wall, 2.000000s user + 0.031250s system = 2.031250s CPU (145.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 450, reserve = 437, peak = 453.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 702, reserve = 691, peak = 702.
PHY-1001 : End build detailed router design. 4.070309s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 116376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.479931s wall, 4.453125s user + 0.031250s system = 4.484375s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 736, reserve = 726, peak = 736.
PHY-1001 : End phase 1; 4.487158s wall, 4.453125s user + 0.031250s system = 4.484375s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 3976 net; 4.780859s wall, 4.781250s user + 0.000000s system = 4.781250s CPU (100.0%)

PHY-1022 : len = 1.05194e+06, over cnt = 320(0%), over = 321, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 743, reserve = 733, peak = 743.
PHY-1001 : End initial routed; 12.395416s wall, 21.859375s user + 0.234375s system = 22.093750s CPU (178.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7843(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.124097s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 754, reserve = 744, peak = 754.
PHY-1001 : End phase 2; 14.519581s wall, 23.984375s user + 0.234375s system = 24.218750s CPU (166.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.05194e+06, over cnt = 320(0%), over = 321, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.032282s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.04863e+06, over cnt = 73(0%), over = 73, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.254346s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (165.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.04886e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.125111s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (137.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.04903e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.079615s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7843(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.041706s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 57 feed throughs used by 47 nets
PHY-1001 : End commit to database; 1.041613s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 799, reserve = 791, peak = 799.
PHY-1001 : End phase 3; 3.754912s wall, 3.937500s user + 0.031250s system = 3.968750s CPU (105.7%)

PHY-1003 : Routed, final wirelength = 1.04903e+06
PHY-1001 : Current memory(MB): used = 801, reserve = 793, peak = 801.
PHY-1001 : End export database. 0.031173s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.2%)

PHY-1001 : End detail routing;  27.164238s wall, 36.703125s user + 0.375000s system = 37.078125s CPU (136.5%)

RUN-1003 : finish command "route" in  30.480965s wall, 40.625000s user + 0.406250s system = 41.031250s CPU (134.6%)

RUN-1004 : used memory is 800 MB, reserved memory is 792 MB, peak memory is 801 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6891   out of  19600   35.16%
#reg                     3515   out of  19600   17.93%
#le                      7799
  #lut only              4284   out of   7799   54.93%
  #reg only               908   out of   7799   11.64%
  #lut&reg               2607   out of   7799   33.43%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            1712
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         181
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         45
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q0                 22
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q1                 18
#7        u_seg_4/clk_24m                                            GCLK               pll                u_pll/pll_inst.clkc3                         14
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f0    12
#9        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f1             11
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7799   |5088    |1803    |3515    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |722    |458     |131     |430     |2       |0       |
|    command1                          |command                                    |57     |56      |0       |45      |0       |0       |
|    control1                          |control_interface                          |98     |67      |24      |55      |0       |0       |
|    data_path1                        |sdr_data_path                              |12     |12      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |59      |18      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |59      |18      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |18      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |23      |0       |39      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |131    |57      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |57      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |20      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |17      |0       |35      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |156    |87      |64      |36      |0       |0       |
|  u_camera_init                       |camera_init                                |528    |512     |9       |95      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |169    |169     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |88     |53      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |5933   |3699    |1499    |2769    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |173    |116     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |161    |108     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |108     |45      |72      |2       |0       |
|      u_three_martix_3                |three_martix                               |162    |104     |45      |64      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |1116   |672     |286     |452     |0       |6       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1752   |1157    |397     |924     |0       |22      |
|      u_Divider_1                     |Divider                                    |163    |104     |32      |88      |0       |0       |
|      u_Divider_2                     |Divider                                    |108    |73      |32      |41      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |259    |132     |46      |158     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |198    |108     |46      |98      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |191    |130     |46      |88      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |158    |108     |45      |67      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |5      |4       |0       |5       |0       |0       |
|      u_three_martix                  |three_martix                               |153    |104     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |716    |436     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |488    |298     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |138     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |735    |434     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |15      |0       |0       |
|      u_three_martix                  |three_martix                               |241    |130     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |421    |273     |85      |216     |0       |1       |
|      u_Divider_1                     |Divider                                    |193    |98      |32      |120     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |158    |64      |14      |136     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |363    |203     |92      |174     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |143    |96      |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |220    |107     |45      |125     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |166    |130     |36      |64      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |35     |20      |5       |24      |0       |0       |
|  u_vga_display                       |vga_display                                |117    |93      |24      |28      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5727  
    #2          2       1381  
    #3          3       616   
    #4          4       500   
    #5        5-10      931   
    #6        11-50     127   
    #7       51-100      12   
    #8       101-500     4    
    #9        >500       1    
  Average     2.64            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.376759s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (166.8%)

RUN-1004 : used memory is 800 MB, reserved memory is 791 MB, peak memory is 854 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4267
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9455, pip num: 82414
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 57
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3157 valid insts, and 246313 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.656258s wall, 82.671875s user + 0.640625s system = 83.312500s CPU (1251.6%)

RUN-1004 : used memory is 768 MB, reserved memory is 758 MB, peak memory is 982 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221101_220958.log"
