---
layout: default
title: ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå®Ÿä¾‹ã¨DRCãƒ«ãƒ¼ãƒ«é©ç”¨äº‹ä¾‹
---

---

# ğŸ§© ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå®Ÿä¾‹ã¨DRCãƒ«ãƒ¼ãƒ«é©ç”¨äº‹ä¾‹  
**ğŸ§© Layout Case Studies and DRC Rule Applications**

---

## ğŸ“˜ æ¦‚è¦ | Overview

ã“ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã§ã¯ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã«ãŠã‘ã‚‹**ä»£è¡¨çš„ãªå®Ÿè£…ä¾‹**ã‚’é€šã˜ã¦ã€  
è¨­è¨ˆãƒ«ãƒ¼ãƒ«ï¼ˆDRCï¼‰ã®**å®Ÿéš›ã®é©ç”¨å ´é¢ã¨æ„å›³**ã‚’ç†è§£ã—ã¾ã™ã€‚  
This section introduces **typical layout examples** and shows how DRC rules are **applied in practice**.

DRCãƒ«ãƒ¼ãƒ«ã¯æŠ½è±¡çš„ã«è¦‹ãˆã¾ã™ãŒã€**ç‰©ç†çš„ãªæ§‹é€ ã‚„é…ç½®ã«è½ã¨ã—è¾¼ã‚€ã“ã¨ã§æœ¬è³ªçš„ãªç†è§£ãŒæ·±ã¾ã‚Šã¾ã™**ã€‚  
Although DRC rules may seem abstract, **they become clearer when mapped to actual layout structures**.

---

## ğŸ“ å®Ÿä¾‹â‘ ï¼šã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®æ‰‹å‹•ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ | Example 1: Inverter Layout (Manual Placement)

| è¦ç´  / Element | èª¬æ˜ / Description |
|----------------|---------------------|
| **Poly** | ã‚²ãƒ¼ãƒˆæ§‹é€ ï¼ˆNMOSã¨PMOSé–“ã«é…ç½®ï¼‰<br>Gate structure placed between NMOS and PMOS |
| **Diffusion** | P+/N+é ˜åŸŸã®æ‹¡å¼µ â†’ ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å½¢æˆ<br>Extension of P+/N+ to form source/drain |
| **Metal1** | ä¿¡å·ãƒ»é›»æºé…ç·šã«ä½¿ç”¨<br>Used for signal and power routing |
| **Via** | Polyã€œM1ã€M1ã€œM2é–“ãªã©ã®å±¤é–“æ¥ç¶š<br>Inter-layer connections such as Polyâ€“M1, M1â€“M2 |
| **GND/VDD** | ä¸Šå±¤Metalã§ãƒªãƒ³ã‚°çŠ¶ã¾ãŸã¯ã‚°ãƒªãƒƒãƒ‰é…ç½®<br>Routed as rings or grids in higher metal layers |

ğŸ“ **DRCãƒ«ãƒ¼ãƒ«ã®ãƒã‚§ãƒƒã‚¯é …ç›® / DRC Checkpoints:**
- Polyã¨Diffusioné–“ã®**æœ€å°é–“éš”ã¨ã‚¨ãƒ³ã‚¯ãƒ­ãƒ¼ã‚¸ãƒ£ï¼ˆEnclosureï¼‰**  
  *Minimum spacing and enclosure between Poly and Diffusion*
- Contactã®**Metal1è¢«è¦†ï¼ˆoverhangï¼‰**  
  *Metal1 overhang of contacts*
- N+/P+é–“ã®**åˆ†é›¢è·é›¢ï¼ˆminimum spacingï¼‰**  
  *Minimum spacing between N+ and P+ regions*
- **Well Tapã®é…ç½®é–“éš”ã¨æœ‰ç„¡**  
  *Presence and spacing of well taps*

---

## ğŸ§ª å®Ÿä¾‹â‘¡ï¼šMetal Fillã‚ã‚Šãƒ»ãªã—ã®æ¯”è¼ƒ | Example 2: With and Without Metal Fill

| çŠ¶æ³ / Condition | åŠ¹æœ / Effect | DRCé©åˆæ€§ / DRC Compliance |
|------------------|---------------|-----------------------------|
| **Fillãªã—<br>No Fill** | CMPä¸å‡ä¸€ â†’ æ®µå·®ã€éœ²å‡ºä¸è‰¯<br>Uneven CMP â†’ topography issues, exposure problems | Density Rule é•åã®å¯èƒ½æ€§<br>Possible density rule violation |
| **è‡ªå‹•Fillã‚ã‚Š<br>With Auto Fill** | å±€æ‰€å¯†åº¦ã®è£œæ­£ã§å¹³å¦åŒ–åŠ¹æœ<br>Improved planarization via local density adjustment | CMPå‡ä¸€æ€§å‘ä¸Šãƒ»DRC Pass |
| **é™¤å¤–é ˜åŸŸã‚ã‚Š<br>With Fill Exclusion** | ã‚¯ãƒ­ãƒƒã‚¯ãƒ»é«˜é€Ÿä¿¡å·å‘¨è¾ºã®ãƒã‚¤ã‚ºå½±éŸ¿ã‚’æŠ‘åˆ¶<br>Reduces coupling around high-speed signals | æ­©ç•™ã¾ã‚Šã¨ä¿¡å·å“è³ªã®ä¸¡ç«‹<br>Balances yield and signal integrity |

---

## ğŸ” å®Ÿä¾‹â‘¢ï¼šGuard Ringé…ç½®ã®åŠ¹æœ | Example 3: Guard Ring Implementation

- **æ§‹é€  / Structure**ï¼šPMOS/NMOSã‚’å›²ã‚€N+/P+ãƒªãƒ³ã‚°ï¼‹Viaï¼‹Metal1  
  *N+/P+ ring with vias and Metal1 surrounding transistors*
- **ç›®çš„ / Purpose**ï¼š
  - ğŸ›¡ï¸ ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—é˜²æ­¢ï¼ˆå¯„ç”Ÿé›»æµã®åˆ¶å¾¡ï¼‰  
    *Prevents latch-up by controlling parasitic current paths*
  - ğŸ”Œ é›»æºãƒ»ã‚°ãƒ©ãƒ³ãƒ‰é–“ãƒã‚¤ã‚ºã®éš”é›¢  
    *Isolates power and ground noise*
- **è¨­è¨ˆå·¥å¤« / Design Considerations**ï¼š
  - ğŸ“ é¢ç©ç¯€ç´„ã®ãŸã‚ã‚¹ãƒˆãƒ©ã‚¤ãƒ—çŠ¶é…ç½®  
    *Striped layout to save area*
  - ğŸ§© ã‚¢ãƒŠãƒ­ã‚°ã¨ãƒ‡ã‚¸ã‚¿ãƒ«ã®**å¢ƒç•Œãƒ–ãƒ­ãƒƒã‚¯ã«é…ç½®**  
    *Placed at boundaries between analog and digital regions*

---

## ğŸ§  æ•™æçš„è£œè¶³ | Educational Notes

- DRCãƒ«ãƒ¼ãƒ«ã¯å˜ãªã‚‹æ•°å€¤æ¡ä»¶ã§ã¯ãªãã€**â€œæ§‹é€ ãƒ»é…ç½®ãƒ»é›»æ°—çš„ãƒªã‚¹ã‚¯â€ã«åŸºã¥ã„ã¦ã„ã‚‹**  
  DRC rules are based on **physical structure, placement, and electrical risk**, not just numbers.
- é…ç·šå¯†åº¦ãƒ»å¯„ç”ŸåŠ¹æœãƒ»è£½é€ åˆ¶ç´„ãŒ**å®Ÿãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã§äº¤éŒ¯ã™ã‚‹è¤‡é›‘ã•**ã‚’å®Ÿæ„Ÿ  
  Layout examples show how **routing density, parasitic effects, and manufacturing constraints** interact.
- Sky130ãªã©ã®PDKã‚’ä½¿ã£ãŸ**æ‰‹å‹•é…ç½®â†’DRCé•åâ†’æ”¹å–„ã®æ¼”ç¿’**ãŒåŠ¹æœçš„  
  Hands-on training with PDKs like Sky130 (manual layout â†’ DRC violation â†’ correction) is highly effective.

---

## ğŸ”— å¿œç”¨ç·¨å…¨ä½“ã®é–¢é€£ç«  | Related Chapters in the Applied Series

- ğŸ§± [å¿œç”¨ç·¨ ç¬¬2ç« ï¼šé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ / High-Voltage Devices](../d_chapter2_high_voltage_devices/)
- ğŸ§ª [å¿œç”¨ç·¨ ç¬¬6ç« ï¼šPDKã¨EDAç’°å¢ƒ / PDK and EDA Environment](../d_chapter6_pdk_and_eda_environment/)
- ğŸ¤– [å¿œç”¨ç·¨ ç¬¬7ç« ï¼šè‡ªå‹•åŒ–ã¨å®Ÿè£…æ¤œè¨¼æŠ€è¡“ / Automation and Implementation Verification](../d_chapter7_automation_and_verification/)

---

ğŸ§± å¿œç”¨ç·¨ ç¬¬4ç« ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ– /  
ğŸ§± *Applied Chapter 4: Layout Design and Optimization*  
[ğŸ“˜ ã‚»ã‚¯ã‚·ãƒ§ãƒ³ä¸€è¦§ / Section Index](../d_chapter4_layout_optimization/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
