; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused__weight_norm_interface_convolution_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %9 = shl i32 %8, 3, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = shl i32 %10, 1, !dbg !12
  %12 = and i32 %11, 6, !dbg !12
  %.lobit1 = lshr i32 %10, 5, !dbg !12
  %13 = and i32 %.lobit1, 3, !dbg !12
  %14 = or disjoint i32 %9, %12, !dbg !13
  %15 = or disjoint i32 %9, %13, !dbg !13
  %16 = or disjoint i32 %15, 4, !dbg !13
  %17 = icmp slt i32 %14, 96, !dbg !14
  %18 = icmp slt i32 %15, 96, !dbg !14
  %19 = icmp slt i32 %16, 96, !dbg !14
  %20 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %21 = shl i32 %20, 5, !dbg !16
  %22 = lshr i32 %10, 2, !dbg !17
  %23 = and i32 %22, 31, !dbg !17
  %24 = and i32 %10, 31, !dbg !17
  %25 = or disjoint i32 %21, %23, !dbg !18
  %26 = or disjoint i32 %21, %24, !dbg !18
  %27 = icmp slt i32 %25, 25, !dbg !19
  %28 = icmp slt i32 %26, 25, !dbg !19
  %.frozen = freeze i32 %14, !dbg !20
  %29 = sdiv i32 %.frozen, 6, !dbg !20
  %30 = mul i32 %29, 6, !dbg !21
  %.decomposed = sub i32 %.frozen, %30, !dbg !21
  %31 = mul i32 %25, 6, !dbg !22
  %32 = add i32 %31, %.decomposed, !dbg !23
  %33 = mul i32 %29, 150, !dbg !24
  %34 = add i32 %32, %33, !dbg !25
  %35 = sext i32 %34 to i64, !dbg !26
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !26
  %37 = and i1 %17, %27, !dbg !27
  %38 = and i1 %18, %28, !dbg !27
  %39 = and i1 %19, %28, !dbg !27
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %36, i1 %37) #2, !dbg !28
  %41 = extractvalue { i32, i32 } %40, 0, !dbg !28
  %42 = extractvalue { i32, i32 } %40, 1, !dbg !28
  %43 = bitcast i32 %41 to float, !dbg !28
  %44 = bitcast i32 %42 to float, !dbg !28
  %45 = sext i32 %29 to i64, !dbg !29
  %46 = getelementptr float, ptr addrspace(1) %1, i64 %45, !dbg !29
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %17) #2, !dbg !30
  %48 = bitcast i32 %47 to float, !dbg !30
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %17) #2, !dbg !30
  %50 = bitcast i32 %49 to float, !dbg !30
  %51 = getelementptr float, ptr addrspace(1) %2, i64 %45, !dbg !31
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %17) #2, !dbg !32
  %53 = bitcast i32 %52 to float, !dbg !32
  %54 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %17) #2, !dbg !32
  %55 = bitcast i32 %54 to float, !dbg !32
  %56 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %48, float %53) #2, !dbg !33
  %57 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %50, float %55) #2, !dbg !33
  %58 = fmul float %56, %43, !dbg !34
  %59 = fmul float %57, %44, !dbg !34
  %60 = mul i32 %15, 25, !dbg !35
  %61 = mul i32 %16, 25, !dbg !35
  %62 = add i32 %26, %60, !dbg !36
  %63 = add i32 %26, %61, !dbg !36
  %64 = sext i32 %62 to i64, !dbg !37
  %65 = getelementptr float, ptr addrspace(1) %3, i64 %64, !dbg !37
  %66 = sext i32 %63 to i64, !dbg !37
  %67 = getelementptr float, ptr addrspace(1) %3, i64 %66, !dbg !37
  %68 = shl i32 %10, 6, !dbg !38
  %69 = and i32 %68, 192, !dbg !38
  %70 = or disjoint i32 %69, %23, !dbg !38
  %71 = and i32 %10, 127, !dbg !38
  %72 = lshr exact i32 %69, 3, !dbg !38
  %73 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %72, !dbg !38
  %74 = getelementptr float, ptr addrspace(3) %73, i32 %70, !dbg !38
  %75 = bitcast float %58 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %74, <1 x i32> %75, i1 true) #2, !dbg !38
  %76 = or disjoint i32 %70, 32, !dbg !38
  %77 = lshr i32 %76, 5, !dbg !38
  %78 = getelementptr float, ptr addrspace(3) @global_smem, i32 %77, !dbg !38
  %79 = getelementptr float, ptr addrspace(3) %78, i32 %76, !dbg !38
  %80 = bitcast float %59 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %79, <1 x i32> %80, i1 true) #2, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %81 = lshr i32 %71, 5, !dbg !38
  %82 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %81, !dbg !38
  %83 = getelementptr inbounds float, ptr addrspace(3) %82, i32 %71, !dbg !38
  %84 = load i32, ptr addrspace(3) %83, align 4, !dbg !38
  %85 = or disjoint i32 %71, 128, !dbg !38
  %86 = lshr i32 %85, 5, !dbg !38
  %87 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %86, !dbg !38
  %88 = getelementptr inbounds float, ptr addrspace(3) %87, i32 %85, !dbg !38
  %89 = load i32, ptr addrspace(3) %88, align 4, !dbg !38
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %84, ptr addrspace(1) %65, i1 %38) #2, !dbg !38
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %89, ptr addrspace(1) %67, i1 %39) #2, !dbg !38
  %90 = getelementptr float, ptr addrspace(1) %4, i64 %35, !dbg !39
  %91 = bitcast float %58 to i32, !dbg !40
  %92 = bitcast float %59 to i32, !dbg !40
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %91, i32 %92, ptr addrspace(1) %90, i1 %37) #2, !dbg !40
  ret void, !dbg !41
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py", directory: "inductor_cache/b5")
!4 = !{ptr @triton_poi_fused__weight_norm_interface_convolution_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__weight_norm_interface_convolution_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__weight_norm_interface_convolution_6", linkageName: "triton_poi_fused__weight_norm_interface_convolution_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 37, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 46, scope: !7)
!25 = !DILocation(line: 32, column: 42, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 59, scope: !7)
!28 = !DILocation(line: 32, column: 51, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 30, scope: !7)
!32 = !DILocation(line: 34, column: 35, scope: !7)
!33 = !DILocation(line: 35, column: 18, scope: !7)
!34 = !DILocation(line: 36, column: 18, scope: !7)
!35 = !DILocation(line: 37, column: 33, scope: !7)
!36 = !DILocation(line: 37, column: 30, scope: !7)
!37 = !DILocation(line: 37, column: 25, scope: !7)
!38 = !DILocation(line: 37, column: 44, scope: !7)
!39 = !DILocation(line: 38, column: 25, scope: !7)
!40 = !DILocation(line: 38, column: 52, scope: !7)
!41 = !DILocation(line: 38, column: 4, scope: !7)
