Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Feb 26 19:48:11 2022
| Host         : NLO running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
| Design       : top_level
| Device       : xczu29dr-ffvf1760-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 3885 |     0 |          0 |    425280 |  0.91 |
|   LUT as Logic             | 3370 |     0 |          0 |    425280 |  0.79 |
|   LUT as Memory            |  515 |     0 |          0 |    213600 |  0.24 |
|     LUT as Distributed RAM |   80 |     0 |            |           |       |
|     LUT as Shift Register  |  435 |     0 |            |           |       |
| CLB Registers              | 6842 |     0 |          0 |    850560 |  0.80 |
|   Register as Flip Flop    | 6842 |     0 |          0 |    850560 |  0.80 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   57 |     0 |          0 |     53160 |  0.11 |
| F7 Muxes                   |   12 |     0 |          0 |    212640 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 146   |          Yes |           - |          Set |
| 280   |          Yes |           - |        Reset |
| 141   |          Yes |         Set |            - |
| 6275  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1094 |     0 |          0 |     53160 |  2.06 |
|   CLBL                                     |  500 |     0 |            |           |       |
|   CLBM                                     |  594 |     0 |            |           |       |
| LUT as Logic                               | 3370 |     0 |          0 |    425280 |  0.79 |
|   using O5 output only                     |  136 |       |            |           |       |
|   using O6 output only                     | 2521 |       |            |           |       |
|   using O5 and O6                          |  713 |       |            |           |       |
| LUT as Memory                              |  515 |     0 |          0 |    213600 |  0.24 |
|   LUT as Distributed RAM                   |   80 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   76 |       |            |           |       |
|   LUT as Shift Register                    |  435 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  107 |       |            |           |       |
|     using O5 and O6                        |  328 |       |            |           |       |
| CLB Registers                              | 6842 |     0 |          0 |    850560 |  0.80 |
|   Register driven from within the CLB      | 2724 |       |            |           |       |
|   Register driven from outside the CLB     | 4118 |       |            |           |       |
|     LUT in front of the register is unused | 3007 |       |            |           |       |
|     LUT in front of the register is used   | 1111 |       |            |           |       |
| Unique Control Sets                        |  329 |       |          0 |    106320 |  0.31 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  8.5 |     0 |          0 |      1080 |  0.79 |
|   RAMB36/FIFO*    |    8 |     0 |          0 |      1080 |  0.74 |
|     RAMB36E2 only |    8 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       408 |  3.92 |
| HPIOB_M          |    8 |     8 |          0 |       144 |  5.56 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       144 |  5.56 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       696 |  0.57 |
|   BUFGCE             |    1 |     0 |          0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       312 |  0.64 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    1 |     1 |          0 |        16 |   6.25 |
| GTYE4_COMMON    |    1 |     0 |          0 |         4 |  25.00 |
| HSADC           |    0 |     0 |          0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 6275 |            Register |
| LUT6          | 1483 |                 CLB |
| LUT5          |  848 |                 CLB |
| LUT3          |  639 |                 CLB |
| LUT4          |  553 |                 CLB |
| SRL16E        |  483 |                 CLB |
| LUT2          |  394 |                 CLB |
| FDCE          |  280 |            Register |
| SRLC32E       |  276 |                 CLB |
| LUT1          |  166 |                 CLB |
| FDPE          |  146 |            Register |
| FDSE          |  141 |            Register |
| RAMD32        |  138 |                 CLB |
| CARRY8        |   57 |                 CLB |
| RAMS32        |   18 |                 CLB |
| MUXF7         |   12 |                 CLB |
| RAMB36E2      |    8 |            BLOCKRAM |
| OBUF          |    8 |                 I/O |
| INBUF         |    8 |                 I/O |
| IBUFCTRL      |    8 |              Others |
| SRLC16E       |    4 |                 CLB |
| BUFG_GT_SYNC  |    2 |               Clock |
| BUFG_GT       |    2 |               Clock |
| RAMB18E2      |    1 |            BLOCKRAM |
| PS8           |    1 |            Advanced |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTYE4_COMMON  |    1 |            Advanced |
| GTYE4_CHANNEL |    1 |            Advanced |
| BUFG_PS       |    1 |               Clock |
| BUFGCE        |    1 |               Clock |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| top_level_block_gpio_buffer_0_0 |    1 |
+---------------------------------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| top_level_block_zynq_ultra_ps_e_0_0 |    1 |
| top_level_block_xbar_0              |    1 |
| top_level_block_system_ila_1_0      |    1 |
| top_level_block_system_ila_0_1      |    1 |
| top_level_block_proc_sys_reset_0_0  |    1 |
| top_level_block_gty_rst_0_0         |    1 |
| top_level_block_gty_debug_0_2       |    1 |
| top_level_block_gpio_buffer_o_0_0   |    1 |
| top_level_block_axis_data_fifo_0_1  |    1 |
| top_level_block_axi_gpio_1_0        |    1 |
| top_level_block_axi_gpio_0_1        |    1 |
| top_level_block_axi_gpio_0_0        |    1 |
| top_level_block_auto_pc_0           |    1 |
| top_level_block_auto_ds_0           |    1 |
| gtwizard_ultrascale_0               |    1 |
| dbg_hub                             |    1 |
+-------------------------------------+------+


