// Seed: 835270758
module module_0 (
    output id_1,
    output logic id_2,
    input id_3,
    input reg id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    input logic id_11,
    input id_12,
    output logic id_13
    , id_14,
    output id_15
    , id_16,
    output id_17
);
  type_27(
      id_6, 1, 1'b0
  );
  logic id_18 = 1'b0;
  always @(id_17 or 1) begin
    id_4 <= id_17;
  end
  longint id_19 = 1'b0 - id_8, id_20;
  always @(posedge id_6) begin
    id_16 <= id_16;
  end
endmodule
