#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Jan 27 14:11:05 2019
# Process ID: 23236
# Current directory: C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23632 C:\Users\Tayo\Documents\Digital Design\Comparator\tysjosh\tysjosh.xpr
# Log file: C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh/vivado.log
# Journal file: C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh/tysjosh.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 683.188 ; gain = 77.855
update_compile_order -fileset sources_1
archive_project {C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh.xpr.zip} -temp_dir {C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh/.Xil/Vivado-23236-Tayo-PC} -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh/.Xil/Vivado-23236-Tayo-PC' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Tayo/Documents/Digital Design/Comparator/tysjosh/.Xil/Vivado-23236-Tayo-PC/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
