\begin{rSubsection}{FPGA Image‑Processing Pipeline Acceleration} {Oct. 2023 - May 2024}{Level 6 Final Year Project}{}
\item Optimised a Verilog image‑processing pipeline, doubling frame throughput while keeping logic utilisation under \textbf{70\%}
\item Attained a  \textbf{2x} speed increase by utilising dual kernel operations in targeted image processing applications with FPGAs
\item Honored with the Head of Department Award for Outstanding Final Year Project in the Connectivity Theme for my efforts
\end{rSubsection}