
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'neelvora' on host 'new-begcbp-desktop' (Linux_x86_64 version 5.15.0-89-generic) on Wed Jan 17 16:08:27 PST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/neelvora/Projects/Quantum/Q3/lbnl'
INFO: [HLS 200-10] Creating and opening project '/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/neelvora/Projects/Quantum/Q3/lbnl/myproject_prj/solution1'.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-10] Setting target device to 'xc7vx485tffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
0 
Quantized predictions
0.0146484 
Processing input 5000
Predictions
0 
Quantized predictions
0.0292969 
Processing input 10000
Predictions
1 
Quantized predictions
0.996094 
Processing input 15000
Predictions
1 
Quantized predictions
0.996094 
Processing input 20000
Predictions
0 
Quantized predictions
0.0292969 
Processing input 25000
Predictions
1 
Quantized predictions
0.996094 
Processing input 30000
Predictions
1 
Quantized predictions
0.782227 
Processing input 35000
Predictions
1 
Quantized predictions
0.982422 
Processing input 40000
Predictions
0 
Quantized predictions
0.000976563 
Processing input 45000
Predictions
0 
Quantized predictions
0.000976563 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m6s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
ERROR: [HLS 200-70] #pragma HLS INTERFACE ap_none
ERROR: [HLS 200-70] Required option 'port' may be missing.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE ap_none' is not a valid pragma.
Pragma processor failed: 
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [Common 17-206] Exiting vivado_hls at Wed Jan 17 16:08:41 2024...
