Project Information            c:\kreitin\so startom i stopom\skut\project.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 05/17/2011 17:44:55

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

project   EPF10K50RC240-4  2      28     0    0         0  %    588      20 %

User Pins:                 2      28     0  



Project Information            c:\kreitin\so startom i stopom\skut\project.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Node 'wren' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem


Project Information            c:\kreitin\so startom i stopom\skut\project.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

project@8                         clk_6400Khz
project@126                       clock
project@6                         data
project@36                        LED
project@129                       out
project@131                       qwert
project@31                        q1
project@29                        q2
project@15                        q3
project@13                        q4
project@9                         q5
project@7                         q6
project@102                       rezult0
project@101                       rezult1
project@100                       rezult2
project@99                        rezult3
project@98                        rezult4
project@97                        rezult5
project@35                        start_output
project@34                        VI
project@128      ---------        wren
project@132                       wwww


Project Information            c:\kreitin\so startom i stopom\skut\project.rpt

** FILE HIERARCHY **



|lpm_shiftreg:1|
|lpm_shiftreg:1|lpm_constant:ac|
|lpm_shiftreg:1|lpm_constant:sc|
|lpm_constant:61|
|lpm_counter:13|
|lpm_counter:13|lpm_add_sub:add_sub|
|lpm_counter:13|lpm_add_sub:add_sub|addcore:adder|
|lpm_counter:13|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|lpm_counter:13|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|lpm_counter:13|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|lpm_counter:13|lpm_constant:scdw|
|lpm_counter:13|cmpconst:107|
|lpm_ram_dp:14|
|lpm_ram_dp:14|altdpram:sram|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|bypassff:sel_latency_ff1|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|bypassff:sel_latency_ff0|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:203|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:203|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:203|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:203|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:203|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:203|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:203|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:203|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:203|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:203|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:203|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:203|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:203|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:203|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:203|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:203|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:203|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:203|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:203|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:203|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:203|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:203|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:203|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:203|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:203|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:203|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:203|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:203|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:203|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:203|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:203|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:203|muxlut:54|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:203|muxlut:73|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:203|muxlut:92|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:203|muxlut:111|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:203|muxlut:130|
|lpm_ram_dp:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|bypassff:data_latency_ffs|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder7|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder6|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder5|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|
|lpm_ram_dp:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|
|mux2:46|
|mux2:46|lpm_mux:lpm_mux_component|
|mux2:46|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|
|mux2:46|lpm_mux:lpm_mux_component|muxlut:42|
|counter2:192|
|counter2:192|lpm_counter:lpm_counter_component|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_constant:ac|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_constant:scdw|
|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:116|
|compare1:52|
|compare1:52|lpm_compare:lpm_compare_component|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|compare1:52|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|compare1:52|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|compare1:52|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|
|compare2:55|
|compare2:55|lpm_compare:lpm_compare_component|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|compare2:55|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|compare2:55|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|
|compare3:74|
|compare3:74|lpm_compare:lpm_compare_component|
|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|
|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|
|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|compare3:74|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|compare3:74|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|
|compare5:80|
|compare5:80|lpm_compare:lpm_compare_component|
|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|
|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|
|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|compare5:80|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|compare5:80|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|
|counter6:177|
|counter6:177|lpm_counter:lpm_counter_component|
|counter6:177|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|
|counter6:177|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|
|counter6:177|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|counter6:177|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|counter6:177|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|counter6:177|lpm_counter:lpm_counter_component|lpm_constant:scdw|
|counter6:178|
|counter6:178|lpm_counter:lpm_counter_component|
|counter6:178|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|
|counter6:178|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|
|counter6:178|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|counter6:178|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|counter6:178|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|counter6:178|lpm_counter:lpm_counter_component|lpm_constant:scdw|
|count_5:148|
|count_5:148|lpm_counter:lpm_counter_component|
|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|
|compare16:150|
|compare16:150|lpm_compare:lpm_compare_component|
|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|
|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|
|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|compare16:150|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|compare16:150|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|
|mux18:169|
|mux18:169|lpm_mux:lpm_mux_component|
|mux18:169|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|
|mux18:169|lpm_mux:lpm_mux_component|muxlut:42|
|counter4:190|
|counter4:190|lpm_counter:lpm_counter_component|
|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|
|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|
|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|counter4:190|lpm_counter:lpm_counter_component|lpm_constant:scdw|
|counter4:190|lpm_counter:lpm_counter_component|cmpconst:113|
|counter16:219|
|counter16:219|lpm_counter:lpm_counter_component|
|counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|
|counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|
|counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|counter16:219|lpm_counter:lpm_counter_component|lpm_constant:scdw|
|counter16:219|lpm_counter:lpm_counter_component|cmpconst:107|
|compare18:218|
|compare18:218|lpm_compare:lpm_compare_component|
|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|
|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|
|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|compare18:218|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|compare18:218|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|
|comp:322|
|comp:322|lpm_compare:lpm_compare_component|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|comp:322|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|comp:322|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|
|counter123:326|
|counter123:326|lpm_counter:lpm_counter_component|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_constant:ac|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_constant:sc|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_constant:scdw|
|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:125|
|mux6:329|
|mux6:329|lpm_mux:lpm_mux_component|
|mux6:329|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|
|mux6:329|lpm_mux:lpm_mux_component|muxlut:67|
|mux6:329|lpm_mux:lpm_mux_component|muxlut:82|
|mux6:329|lpm_mux:lpm_mux_component|muxlut:97|
|mux6:329|lpm_mux:lpm_mux_component|muxlut:112|
|mux6:329|lpm_mux:lpm_mux_component|muxlut:127|
|mux6:329|lpm_mux:lpm_mux_component|muxlut:142|
|con5:330|
|con5:330|lpm_constant:lpm_constant_component|
|del:338|
|del:338|lpm_counter:lpm_counter_component|
|del:338|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|
|del:338|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|
|del:338|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:result_ext_latency_ffs|
|del:338|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:carry_ext_latency_ffs|
|del:338|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|altshift:oflow_ext_latency_ffs|
|del:338|lpm_counter:lpm_counter_component|lpm_constant:scdw|
|del:338|lpm_counter:lpm_counter_component|cmpconst:89|
|compare_del:349|
|compare_del:349|lpm_compare:lpm_compare_component|
|compare_del:349|lpm_compare:lpm_compare_component|comptree:comparator|
|compare_del:349|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|
|compare_del:349|lpm_compare:lpm_compare_component|altshift:aeb_ext_lat_ffs|
|compare_del:349|lpm_compare:lpm_compare_component|altshift:agb_ext_lat_ffs|


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

***** Logic for device 'project' compiled without errors.




Device: EPF10K50RC240-4

FLEX 10K Configuration Scheme: Passive Parallel Asynchronous

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                           
                                                                                                                                           
                                                                                                                                           
                                                                                                                                           
                        R   R R R   R R R R R R R   R R R R R R R   R R R       R R R R   R R R R R R R   R R R R R R       R     R        
                        E   E E E   E E E E E E E   E E E E E E E   E E E       E E E E   E E E E E E E   E E E E E E       E     E        
                        S   S S S G S S S S S S S V S S S S S S S G S S S G G G S S S S V S S S S S S S G S S S S S S + V + S + + S + + +  
                        E   E E E N E E E E E E E C E E E E E E E N E E E N N N E E E E C E E E E E E E N E E E E E E D C D E D D E D D D  
                  +   + R + R R R D R R R R R R R C R R R R R R R D R R R D D D R R R R C R R R R R R R D R R R R R R A C A R A A R A A A  
                  n + n V n V V V I V V V V V V V I V V V V V V V I V V V I I I V V V V I V V V V V V V I V V V V V V T I T V T T V T T T  
                  C C W E R E E E N E E E E E E E N E E E E E E E N E E E N N N E E E E N E E E E E E E N E E E E E E A N A E A A E A A A  
                  S S S D S D D D T D D D D D D D T D D D D D D D T D D D T T T D D D D T D D D D D D D T D D D D D D 7 T 6 D 5 4 D 3 2 1  
                --------------------------------------------------------------------------------------------------------------------------_ 
               / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
              /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
        #TCK |  1                                                                                                                         180 | ^DATA0 
  ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
       ^nCEO |  3                                                                                                                         178 | ^nCE 
        #TDO |  4                                                                                                                         177 | #TDI 
      VCCINT |  5                                                                                                                         176 | GNDINT 
        data |  6                                                                                                                         175 | RESERVED 
          q6 |  7                                                                                                                         174 | RESERVED 
 clk_6400Khz |  8                                                                                                                         173 | RESERVED 
          q5 |  9                                                                                                                         172 | address5 
      GNDINT | 10                                                                                                                         171 | RESERVED 
    RESERVED | 11                                                                                                                         170 | VCCINT 
    RESERVED | 12                                                                                                                         169 | RESERVED 
          q4 | 13                                                                                                                         168 | RESERVED 
    RESERVED | 14                                                                                                                         167 | RESERVED 
          q3 | 15                                                                                                                         166 | RESERVED 
      VCCINT | 16                                                                                                                         165 | GNDINT 
    RESERVED | 17                                                                                                                         164 | RESERVED 
    RESERVED | 18                                                                                                                         163 | RESERVED 
    RESERVED | 19                                                                                                                         162 | RESERVED 
    RESERVED | 20                                                                                                                         161 | RESERVED 
    RESERVED | 21                                                                                                                         160 | VCCINT 
      GNDINT | 22                                                                                                                         159 | RESERVED 
   *RDYnBUSY | 23                                                                                                                         158 | RESERVED 
    RESERVED | 24                                                                                                                         157 | RESERVED 
    RESERVED | 25                                                                                                                         156 | RESERVED 
    RESERVED | 26                                                                                                                         155 | GNDINT 
      VCCINT | 27                                                                                                                         154 | address4 
    RESERVED | 28                                                                                                                         153 | RESERVED 
          q2 | 29                                                                                                                         152 | RESERVED 
    RESERVED | 30                                                                                                                         151 | RESERVED 
          q1 | 31                                                     EPF10K50RC240-4                                                     150 | VCCINT 
      GNDINT | 32                                                                                                                         149 | 8Khz 
    RESERVED | 33                                                                                                                         148 | RESERVED 
          VI | 34                                                                                                                         147 | RESERVED 
start_output | 35                                                                                                                         146 | RESERVED 
         LED | 36                                                                                                                         145 | GNDINT 
      VCCINT | 37                                                                                                                         144 | RESERVED 
 stop_output | 38                                                                                                                         143 | address3 
    RESERVED | 39                                                                                                                         142 | RESERVED 
    RESERVED | 40                                                                                                                         141 | RESERVED 
    RESERVED | 41                                                                                                                         140 | VCCINT 
      GNDINT | 42                                                                                                                         139 | RESERVED 
    RESERVED | 43                                                                                                                         138 | RESERVED 
    RESERVED | 44                                                                                                                         137 | RESERVED 
    RESERVED | 45                                                                                                                         136 | RESERVED 
    RESERVED | 46                                                                                                                         135 | GNDINT 
      VCCINT | 47                                                                                                                         134 | address1 
     wrclock | 48                                                                                                                         133 | RESERVED 
    address2 | 49                                                                                                                         132 | wwww 
    RESERVED | 50                                                                                                                         131 | qwert 
    RESERVED | 51                                                                                                                         130 | VCCINT 
      GNDINT | 52                                                                                                                         129 | out 
    RESERVED | 53                                                                                                                         128 | RESERVED 
    RESERVED | 54                                                                                                                         127 | RESERVED 
    RESERVED | 55                                                                                                                         126 | clock 
    RESERVED | 56                                                                                                                         125 | GNDINT 
      VCCINT | 57                                                                                                                         124 | ^MSEL0 
        #TMS | 58                                                                                                                         123 | ^MSEL1 
       #TRST | 59                                                                                                                         122 | VCCINT 
    ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
             |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
              \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
               \--------------------------------------------------------------------------------------------------------------------------- 
                  R R R R R R R R G R R R R R a R V R R R R R R R G R R R V G G G G R R V r r r r r r R G R R R R R R R V R R R R R R R R  
                  E E E E E E E E N E E E E E d E C E E E E E E E N E E E C N N N N E E C e e e e e e E N E E E E E E E C E E E E E E E E  
                  S S S S S S S S D S S S S S d S C S S S S S S S D S S S C D D D D S S C z z z z z z S D S S S S S S S C S S S S S S S S  
                  E E E E E E E E I E E E E E r E I E E E E E E E I E E E I I I I I E E I u u u u u u E I E E E E E E E I E E E E E E E E  
                  R R R R R R R R N R R R R R e R N R R R R R R R N R R R N N N N N R R N l l l l l l R N R R R R R R R N R R R R R R R R  
                  V V V V V V V V T V V V V V s V T V V V V V V V T V V V T T T T T V V T t t t t t t V T V V V V V V V T V V V V V V V V  
                  E E E E E E E E   E E E E E s E   E E E E E E E   E E E           E E   5 4 3 2 1 0 E   E E E E E E E   E E E E E E E E  
                  D D D D D D D D   D D D D D 0 D   D D D D D D D   D D D           D D               D   D D D D D D D   D D D D D D D D  
                                                                                                                                           
                                                                                                                                           
                                                                                                                                           
                                                                                                                                           


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A14      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      17/22( 77%)   
A24      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    1/2       9/22( 40%)   
B22      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    1/2       6/22( 27%)   
B27      8/ 8(100%)   4/ 8( 50%)   2/ 8( 25%)    1/2    1/2       7/22( 31%)   
B30      8/ 8(100%)   8/ 8(100%)   0/ 8(  0%)    0/2    0/2       4/22( 18%)   
B34      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       2/22(  9%)   
B35      8/ 8(100%)   3/ 8( 37%)   6/ 8( 75%)    1/2    1/2       4/22( 18%)   
B36      8/ 8(100%)   5/ 8( 62%)   2/ 8( 25%)    1/2    1/2       6/22( 27%)   
E2       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
E3       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
E4       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
E5       8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2       4/22( 18%)   
E7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
E8       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      10/22( 45%)   
E9       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    1/2       8/22( 36%)   
E10      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E11      3/ 8( 37%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       5/22( 22%)   
E12      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
E13      7/ 8( 87%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2      17/22( 77%)   
E14      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
E15      3/ 8( 37%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       9/22( 40%)   
E16      2/ 8( 25%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       7/22( 31%)   
E17      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E18      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E19      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E20      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
E21      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
E23      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
E24      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
E25      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E26      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/22( 40%)   
E27      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
E29      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
E30      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
E31      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
E32      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
E33      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E34      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E35      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
E36      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       8/22( 36%)   
F1       2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       6/22( 27%)   
F17      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/22( 13%)   
F18      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    1/2       5/22( 22%)   
G1       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       4/22( 18%)   
G10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
G13      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    1/2       8/22( 36%)   
G14      8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    2/2    2/2       8/22( 36%)   
G15      8/ 8(100%)   6/ 8( 75%)   2/ 8( 25%)    1/2    1/2       4/22( 18%)   
G17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       3/22( 13%)   
G18      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    1/2       5/22( 22%)   
H28      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
H32      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
H34      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
H36      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
I2       2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       4/22( 18%)   
I3       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
I4       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
I5       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
I6       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      13/22( 59%)   
I10      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/22( 50%)   
I11      3/ 8( 37%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       9/22( 40%)   
I12      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      13/22( 59%)   
I14      8/ 8(100%)   1/ 8( 12%)   8/ 8(100%)    0/2    0/2       4/22( 18%)   
I15      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
I16      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/22( 50%)   
I17      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
I18      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
I20      5/ 8( 62%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       1/22(  4%)   
I24      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
I25      7/ 8( 87%)   3/ 8( 37%)   3/ 8( 37%)    0/2    0/2       6/22( 27%)   
I28      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
J1       8/ 8(100%)   3/ 8( 37%)   8/ 8(100%)    0/2    0/2       4/22( 18%)   
J2       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
J3       7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
J4       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
J5       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
J7       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
J9       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
J12      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
J13      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      12/22( 54%)   
J15      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       9/22( 40%)   
J18      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 0/6      (  0%)
Total I/O pins used:                            42/183    ( 22%)
Total logic cells used:                        588/2880   ( 20%)
Total embedded cells used:                       0/80     (  0%)
Total EABs used:                                 0/10     (  0%)
Average fan-in:                                 2.95/4    ( 73%)
Total fan-in:                                1736/11520   ( 15%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     28
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                    12
Total logic cells required:                    588
Total flipflops required:                      296
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        70/2880   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0     16/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   8   0   0   8   0   0   0   7   8   8     47/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   8   7   8   8   0   8   8   8   8   3   8   7   8   3   2   8   8   0   8   8   8   0   8   8   8   8   1   0   8   8   8   8   8   8   8   8    231/0  
 F:      2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     12/0  
 G:      8   0   0   0   0   0   0   0   0   1   0   0   8   8   8   0   1   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     42/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   8   0   8   0   8     32/0  
 I:      0   2   8   8   8   8   0   0   0   8   3   8   0   8   8   8   8   8   0   0   5   0   0   0   8   7   0   0   8   0   0   0   0   0   0   0   0    121/0  
 J:      8   8   7   8   8   0   8   0   8   0   0   8   8   0   8   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     87/0  

Total:  18  18  22  24  24   8  16   8  16  17   6  24  23  32  27  10  19  40   0   8  13   8   8   8  24  15   8   9  16   8  16   8  16   8  23  16  24    588/0  



Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   8      -     -    A    --      INPUT                0    0    0   13  clk_6400Khz
   6      -     -    A    --      INPUT                0    0    0    4  data


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  75      -     -    -    26     OUTPUT                0    1    0    0  address0
 134      -     -    I    --     OUTPUT                0    1    0    0  address1
  49      -     -    I    --     OUTPUT                0    1    0    0  address2
 143      -     -    G    --     OUTPUT                0    1    0    0  address3
 154      -     -    E    --     OUTPUT                0    1    0    0  address4
 172      -     -    A    --     OUTPUT                0    1    0    0  address5
 126      -     -    J    --     OUTPUT                0    1    0    0  clock
  36      -     -    F    --     OUTPUT                0    0    0    0  LED
 129      -     -    J    --     OUTPUT                0    1    0    0  out
 131      -     -    I    --     OUTPUT                0    1    0    0  qwert
  31      -     -    E    --     OUTPUT                0    1    0    0  q1
  29      -     -    E    --     OUTPUT                0    1    0    0  q2
  15      -     -    B    --     OUTPUT                0    1    0    0  q3
  13      -     -    B    --     OUTPUT                0    1    0    0  q4
   9      -     -    A    --     OUTPUT                0    1    0    0  q5
   7      -     -    A    --     OUTPUT                0    1    0    0  q6
 102      -     -    -    12     OUTPUT                0    1    0    0  rezult0
 101      -     -    -    13     OUTPUT                0    1    0    0  rezult1
 100      -     -    -    13     OUTPUT                0    1    0    0  rezult2
  99      -     -    -    14     OUTPUT                0    1    0    0  rezult3
  98      -     -    -    15     OUTPUT                0    1    0    0  rezult4
  97      -     -    -    16     OUTPUT                0    1    0    0  rezult5
  35      -     -    F    --     OUTPUT                0    1    0    0  start_output
  38      -     -    G    --     OUTPUT                0    1    0    0  stop_output
  34      -     -    F    --     OUTPUT                0    1    0    0  VI
  48      -     -    I    --     OUTPUT                0    1    0    0  wrclock
 132      -     -    I    --     OUTPUT                0    1    0    0  wwww
 149      -     -    F    --     OUTPUT                0    1    0    0  8Khz


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    I    20       AND2    s           0    3    1    0  |compare_del:349|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|~44~1
   -      8     -    I    20       AND2                0    3    1  264  |compare_del:349|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|:44
   -      1     -    F    18        OR2                0    4    1    0  |compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:40
   -      1     -    G    13        OR2    s           0    4    0    2  |compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1
   -      2     -    G    18       AND2                0    4    0    1  |compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40
   -      8     -    G    13       AND2    s           0    4    0    1  |compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1
   -      2     -    G    13       AND2                0    4    0    1  |compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40
   -      5     -    B    27       AND2                0    4    0    6  |compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40
   -      1     -    G    01        OR2    s           0    3    0    1  |compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1
   -      2     -    G    01        OR2        !       0    4    1    6  |compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40
   -      6     -    I    25        OR2    s           0    3    0    3  |comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      2     -    F    01        OR2    s           0    3    0    1  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:116|and_cascade5~1
   -      1     -    F    01        OR2        !       0    4    0    6  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:116|and_cascade5
   -      3     -    G    14       DFFE                0    3    0    3  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs0
   -      8     -    G    14       DFFE                0    4    0    3  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs1
   -      2     -    F    18       DFFE                0    4    0    5  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs2
   -      4     -    F    18       DFFE                0    4    0    5  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs3
   -      5     -    F    18       DFFE                0    5    0    4  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs4
   -      8     -    F    18       DFFE                0    4    0    3  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs5
   -      7     -    G    14       AND2                0    2    0    3  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:63
   -      3     -    F    18       AND2                0    2    0    2  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:67
   -      7     -    F    18       AND2                0    4    0    1  |counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:75
   -      1     -    G    18        OR2        !       0    4    0    6  |counter4:190|lpm_counter:lpm_counter_component|cmpconst:113|and_cascade6
   -      4     -    G    13       DFFE                1    2    0    5  |counter4:190|lpm_counter:lpm_counter_component|dffs0
   -      5     -    G    13       DFFE                1    4    0    4  |counter4:190|lpm_counter:lpm_counter_component|dffs1
   -      7     -    G    13       DFFE                1    4    0    3  |counter4:190|lpm_counter:lpm_counter_component|dffs2
   -      4     -    G    18       DFFE                1    4    0    6  |counter4:190|lpm_counter:lpm_counter_component|dffs3
   -      3     -    G    18       DFFE                1    4    0    5  |counter4:190|lpm_counter:lpm_counter_component|dffs4
   -      6     -    G    18       DFFE                1    4    0    4  |counter4:190|lpm_counter:lpm_counter_component|dffs5
   -      4     -    G    14       DFFE                1    4    0    2  |counter4:190|lpm_counter:lpm_counter_component|dffs6
   -      6     -    G    13       AND2                0    2    0    1  |counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:67
   -      3     -    G    13       AND2                0    3    0    4  |counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:71
   -      7     -    G    18       AND2                0    2    0    1  |counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:75
   -      8     -    G    18       AND2                0    3    0    1  |counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:79
   -      5     -    G    18       AND2                0    4    0    1  |counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:83
   -      1     -    G    14       DFFE                1    2    0   14  |counter6:177|lpm_counter:lpm_counter_component|dffs0
   -      1     -    G    17       DFFE                1    2    0    6  |counter6:178|lpm_counter:lpm_counter_component|dffs0
   -      5     -    G    14       DFFE                0    2    0    3  |counter16:219|lpm_counter:lpm_counter_component|dffs0
   -      2     -    G    14       DFFE                0    4    0    2  |counter16:219|lpm_counter:lpm_counter_component|dffs1
   -      4     -    G    01       DFFE                0    4    0    3  |counter16:219|lpm_counter:lpm_counter_component|dffs2
   -      7     -    G    01       DFFE                0    5    0    2  |counter16:219|lpm_counter:lpm_counter_component|dffs3
   -      8     -    G    01       DFFE                0    4    0    2  |counter16:219|lpm_counter:lpm_counter_component|dffs4
   -      6     -    G    01       DFFE                0    5    0    1  |counter16:219|lpm_counter:lpm_counter_component|dffs5
   -      3     -    G    01       AND2                0    2    0    3  |counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:63
   -      5     -    G    01       AND2                0    3    0    2  |counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:71
   -      5     -    I    25        OR2    s           0    3    0    1  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:125|and_cascade5~1
   -      1     -    I    25        OR2        !       0    4    0    6  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:125|and_cascade5
   -      4     -    G    15       DFFE                0    3    0  118  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs0
   -      1     -    G    15       DFFE                0    4    0  100  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs1
   -      7     -    G    15       DFFE                0    4    0   53  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs2
   -      2     -    G    15       DFFE                0    4    0   31  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs3
   -      3     -    G    15       DFFE                0    5    0   16  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs4
   -      6     -    G    15       DFFE                0    4    1   18  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs5
   -      1     -    G    10       AND2                0    2    0    3  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:63
   -      5     -    G    15       AND2                0    2    0    2  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:67
   -      8     -    G    15       AND2                0    4    0    1  |counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:75
   -      6     -    B    22       DFFE                0    5    0    1  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QH (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:1)
   -      5     -    B    22       DFFE                0    4    0    2  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QG (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:2)
   -      4     -    B    22       DFFE                0    3    0    3  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QF (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:3)
   -      7     -    B    34       DFFE                0    4    0    1  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QE (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:4)
   -      6     -    B    34       DFFE                0    3    0    2  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QD (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:5)
   -      4     -    B    34       DFFE                0    4    0    1  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QC (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:6)
   -      2     -    B    34       DFFE                0    3    0    2  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QB (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:7)
   -      3     -    B    34       DFFE                0    2    0    3  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QA (|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:8)
   -      5     -    B    34       AND2                0    3    0    3  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:289
   -      1     -    B    34       AND2                0    3    0    4  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:293
   -      1     -    B    22        OR2        !       0    4    0    9  |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:299
   -      4     -    I    20       DFFE                1    2    0    4  |del:338|lpm_counter:lpm_counter_component|dffs0
   -      3     -    I    20       DFFE                1    1    0    4  |del:338|lpm_counter:lpm_counter_component|dffs1
   -      2     -    I    20       DFFE                1    2    0    3  |del:338|lpm_counter:lpm_counter_component|dffs2
   -      5     -    B    35       DFFE                0    3    0   43  |LPM_COUNTER:13|dffs0
   -      7     -    B    35       DFFE                0    5    0   42  |LPM_COUNTER:13|dffs1
   -      1     -    B    35       DFFE                0    5    0   41  |LPM_COUNTER:13|dffs2
   -      4     -    B    35       DFFE                0    5    0    8  |LPM_COUNTER:13|dffs3
   -      6     -    B    35       DFFE                0    5    0    7  |LPM_COUNTER:13|dffs4
   -      8     -    B    27       DFFE                0    5    0    6  |LPM_COUNTER:13|dffs5
   -      2     -    B    35       AND2                0    2    0    1  |LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:63
   -      8     -    B    35       AND2                0    3    0    4  |LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:67
   -      3     -    B    35       AND2                0    2    0    1  |LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:71
   -      6     -    B    27       AND2                0    3    0    1  |LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:75
   -      2     -    J    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells0_0
   -      6     -    J    13       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells0_1
   -      6     -    J    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells0_2
   -      5     -    J    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells0_3
   -      7     -    J    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells0_4
   -      8     -    J    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells0_5
   -      4     -    J    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells1_0
   -      5     -    J    13       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells1_1
   -      5     -    J    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells1_2
   -      4     -    J    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells1_3
   -      6     -    J    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells1_4
   -      7     -    J    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells1_5
   -      4     -    J    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells2_0
   -      3     -    J    13       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells2_1
   -      6     -    J    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells2_2
   -      4     -    E    08       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells2_3
   -      3     -    J    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells2_4
   -      3     -    J    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells2_5
   -      3     -    J    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells3_0
   -      2     -    J    13       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells3_1
   -      5     -    J    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells3_2
   -      3     -    E    08       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells3_3
   -      2     -    J    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells3_4
   -      2     -    J    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells3_5
   -      5     -    J    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells4_0
   -      7     -    J    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells4_1
   -      1     -    J    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells4_2
   -      4     -    J    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells4_3
   -      6     -    J    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells4_4
   -      8     -    J    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells4_5
   -      4     -    J    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells5_0
   -      6     -    J    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells5_1
   -      8     -    J    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells5_2
   -      3     -    J    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells5_3
   -      5     -    J    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells5_4
   -      7     -    J    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells5_5
   -      4     -    J    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells6_0
   -      8     -    J    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells6_1
   -      5     -    J    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells6_2
   -      7     -    J    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells6_3
   -      8     -    J    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells6_4
   -      6     -    J    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells6_5
   -      3     -    J    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells7_0
   -      7     -    J    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells7_1
   -      4     -    J    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells7_2
   -      6     -    J    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells7_3
   -      1     -    I    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells7_4
   -      5     -    J    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells7_5
   -      7     -    I    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells8_0
   -      6     -    A    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells8_1
   -      6     -    H    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells8_2
   -      5     -    H    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells8_3
   -      6     -    E    29       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells8_4
   -      7     -    E    23       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells8_5
   -      6     -    I    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells9_0
   -      4     -    A    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells9_1
   -      5     -    H    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells9_2
   -      4     -    H    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells9_3
   -      5     -    E    29       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells9_4
   -      6     -    E    23       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells9_5
   -      4     -    I    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells10_0
   -      2     -    A    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells10_1
   -      3     -    H    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells10_2
   -      2     -    H    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells10_3
   -      3     -    E    29       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells10_4
   -      4     -    E    23       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells10_5
   -      3     -    I    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells11_0
   -      1     -    A    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells11_1
   -      2     -    H    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells11_2
   -      1     -    H    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells11_3
   -      1     -    E    29       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells11_4
   -      3     -    E    23       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells11_5
   -      7     -    I    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells12_0
   -      4     -    A    14       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells12_1
   -      7     -    H    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells12_2
   -      1     -    H    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells12_3
   -      6     -    E    19       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells12_4
   -      7     -    E    20       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells12_5
   -      6     -    I    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells13_0
   -      3     -    A    14       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells13_1
   -      6     -    H    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells13_2
   -      4     -    E    20       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells13_3
   -      5     -    E    19       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells13_4
   -      6     -    E    20       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells13_5
   -      4     -    I    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells14_0
   -      4     -    H    36       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells14_1
   -      4     -    H    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells14_2
   -      6     -    H    36       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells14_3
   -      3     -    E    19       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells14_4
   -      3     -    E    20       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells14_5
   -      3     -    I    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells15_0
   -      3     -    H    36       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells15_1
   -      3     -    H    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells15_2
   -      5     -    H    36       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells15_3
   -      1     -    E    19       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells15_4
   -      2     -    E    20       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells15_5
   -      5     -    E    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells16_0
   -      6     -    E    30       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells16_1
   -      7     -    E    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells16_2
   -      8     -    E    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells16_3
   -      6     -    E    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells16_4
   -      6     -    E    33       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells16_5
   -      4     -    E    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells17_0
   -      5     -    E    30       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells17_1
   -      6     -    E    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells17_2
   -      1     -    E    08       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells17_3
   -      5     -    E    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells17_4
   -      5     -    E    33       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells17_5
   -      2     -    E    26       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells18_0
   -      3     -    E    30       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells18_1
   -      7     -    E    26       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells18_2
   -      2     -    E    35       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells18_3
   -      3     -    E    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells18_4
   -      3     -    E    33       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells18_5
   -      1     -    E    26       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells19_0
   -      2     -    E    30       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells19_1
   -      6     -    E    26       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells19_2
   -      1     -    E    35       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells19_3
   -      1     -    E    34       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells19_4
   -      2     -    E    33       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells19_5
   -      5     -    E    31       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells20_0
   -      7     -    E    31       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells20_1
   -      3     -    E    21       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells20_2
   -      6     -    E    35       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells20_3
   -      2     -    E    29       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells20_4
   -      8     -    E    21       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells20_5
   -      4     -    E    31       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells21_0
   -      6     -    E    31       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells21_1
   -      1     -    E    21       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells21_2
   -      4     -    E    35       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells21_3
   -      8     -    E    31       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells21_4
   -      7     -    E    21       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells21_5
   -      3     -    E    25       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells22_0
   -      5     -    E    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells22_1
   -      7     -    E    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells22_2
   -      8     -    E    36       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells22_3
   -      8     -    E    25       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells22_4
   -      8     -    E    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells22_5
   -      1     -    E    25       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells23_0
   -      4     -    E    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells23_1
   -      6     -    E    32       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells23_2
   -      5     -    E    36       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells23_3
   -      7     -    E    25       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells23_4
   -      1     -    E    23       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells23_5
   -      5     -    E    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells24_0
   -      6     -    E    14       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells24_1
   -      1     -    E    11       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells24_2
   -      2     -    E    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells24_3
   -      7     -    E    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells24_4
   -      8     -    E    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells24_5
   -      4     -    E    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells25_0
   -      5     -    E    14       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells25_1
   -      6     -    E    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells25_2
   -      1     -    E    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells25_3
   -      4     -    E    09       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells25_4
   -      7     -    E    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells25_5
   -      4     -    E    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells26_0
   -      3     -    E    14       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells26_1
   -      7     -    E    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells26_2
   -      8     -    E    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells26_3
   -      3     -    E    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells26_4
   -      3     -    E    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells26_5
   -      3     -    E    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells27_0
   -      2     -    E    14       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells27_1
   -      6     -    E    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells27_2
   -      2     -    E    08       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells27_3
   -      2     -    E    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells27_4
   -      2     -    E    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells27_5
   -      2     -    E    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells28_0
   -      6     -    E    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells28_1
   -      2     -    E    11       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells28_2
   -      4     -    E    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells28_3
   -      6     -    E    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells28_4
   -      8     -    E    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells28_5
   -      1     -    E    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells29_0
   -      5     -    E    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells29_1
   -      7     -    E    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells29_2
   -      3     -    E    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells29_3
   -      5     -    E    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells29_4
   -      7     -    E    07       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells29_5
   -      3     -    E    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells30_0
   -      7     -    E    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells30_1
   -      3     -    E    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells30_2
   -      8     -    E    08       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells30_3
   -      6     -    E    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells30_4
   -      6     -    E    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells30_5
   -      1     -    E    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells31_0
   -      6     -    E    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells31_1
   -      1     -    E    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells31_2
   -      7     -    E    08       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells31_3
   -      5     -    E    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells31_4
   -      5     -    E    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells31_5
   -      2     -    I    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells32_0
   -      4     -    I    16       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells32_1
   -      7     -    I    16       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells32_2
   -      5     -    I    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells32_3
   -      8     -    I    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells32_4
   -      6     -    I    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells32_5
   -      2     -    I    16       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells33_0
   -      3     -    I    16       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells33_1
   -      6     -    I    16       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells33_2
   -      4     -    I    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells33_3
   -      7     -    I    10       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells33_4
   -      5     -    I    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells33_5
   -      2     -    I    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells34_0
   -      7     -    I    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells34_1
   -      5     -    I    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells34_2
   -      7     -    I    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells34_3
   -      2     -    I    02       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells34_4
   -      3     -    I    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells34_5
   -      1     -    I    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells35_0
   -      6     -    I    15       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells35_1
   -      4     -    I    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells35_2
   -      6     -    I    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells35_3
   -      8     -    I    05       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells35_4
   -      1     -    I    18       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells35_5
   -      4     -    I    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells36_0
   -      3     -    I    06       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells36_1
   -      3     -    E    11       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells36_2
   -      4     -    I    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells36_3
   -      3     -    I    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells36_4
   -      8     -    I    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells36_5
   -      3     -    I    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells37_0
   -      2     -    I    06       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells37_1
   -      1     -    I    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells37_2
   -      3     -    I    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells37_3
   -      2     -    I    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells37_4
   -      7     -    I    03       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells37_5
   -      2     -    I    28       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells38_0
   -      5     -    I    06       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells38_1
   -      3     -    I    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells38_2
   -      6     -    I    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells38_3
   -      5     -    I    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells38_4
   -      7     -    I    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells38_5
   -      1     -    I    24       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells39_0
   -      6     -    I    06       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells39_1
   -      5     -    I    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells39_2
   -      7     -    I    04       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells39_3
   -      6     -    I    12       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells39_4
   -      8     -    I    17       DFFE                0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|cells39_5
   -      5     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode0_3
   -      8     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode1_3
   -      4     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode2_3
   -      1     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode3_3
   -      3     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode4_3
   -      6     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode5_3
   -      7     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode6_3
   -      2     -    J    01       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode7_3
   -      4     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode0_3
   -      2     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode1_3
   -      6     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode2_3
   -      3     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode3_3
   -      5     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode4_3
   -      1     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode5_3
   -      8     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode6_3
   -      7     -    B    30       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode7_3
   -      1     -    E    36       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode0_3
   -      4     -    E    36       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode1_3
   -      8     -    E    26       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode2_3
   -      4     -    E    26       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode3_3
   -      2     -    E    36       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode4_3
   -      1     -    E    27       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode5_3
   -      7     -    E    36       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode6_3
   -      6     -    E    36       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode7_3
   -      7     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode0_3
   -      8     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode1_3
   -      3     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode2_3
   -      1     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode3_3
   -      2     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode4_3
   -      6     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode5_3
   -      5     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode6_3
   -      4     -    E    05       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode7_3
   -      6     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode0_3
   -      5     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode1_3
   -      8     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode2_3
   -      7     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode3_3
   -      1     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode4_3
   -      4     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode5_3
   -      2     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode6_3
   -      3     -    I    14       AND2                0    4    0    6  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode7_3
   -      1     -    B    27      LCELL                0    4    0    8  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out0
   -      4     -    B    27      LCELL                0    4    0    8  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out1
   -      3     -    B    27      LCELL                0    4    0    8  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out2
   -      7     -    B    27      LCELL                0    4    0    8  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out3
   -      2     -    B    27      LCELL                0    4    0    8  |LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out4
   -      1     -    J    02        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:54|:46
   -      1     -    J    15        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:54|:51
   -      5     -    J    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:73|:46
   -      2     -    J    07        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:73|:51
   -      5     -    I    28        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:92|~46~1
   -      8     -    I    28        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:92|~51~1
   -      5     -    I    24        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:111|~46~1
   -      8     -    I    24        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:111|~51~1
   -      2     -    I    24        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|:41
   -      1     -    I    28        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|:45
   -      6     -    J    12        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|~51~1
   -      1     -    J    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|:51
   -      5     -    E    26        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:54|:46
   -      3     -    E    24        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:54|:51
   -      5     -    E    25        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:73|:46
   -      3     -    E    31        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:73|:51
   -      2     -    E    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:92|:46
   -      3     -    E    02        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:92|:51
   -      4     -    E    17        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:111|:46
   -      4     -    E    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:111|:51
   -      5     -    E    17        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|~46~1
   -      2     -    E    17        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|:46
   -      6     -    E    25        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|~51~1
   -      2     -    E    25        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|:51
   -      3     -    I    15        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:54|:46
   -      4     -    I    15        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:54|:51
   -      6     -    I    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:73|:46
   -      5     -    I    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:73|:51
   -      2     -    I    11        OR2                0    4    1    0  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|result_node
   -      5     -    I    15        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|~46~1
   -      1     -    I    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|:46
   -      1     -    I    11        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|~50~1
   -      3     -    I    11        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|~51~1
   -      4     -    J    13        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:54|:46
   -      7     -    J    13        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:54|:51
   -      2     -    J    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:73|:46
   -      3     -    J    07        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:73|:51
   -      3     -    A    24        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:92|~46~1
   -      5     -    A    24        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:92|~51~1
   -      2     -    H    36        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:111|~46~1
   -      5     -    A    14        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:111|~51~1
   -      6     -    A    14        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|:41
   -      2     -    A    14        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|:45
   -      8     -    J    13        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|~51~1
   -      1     -    J    13        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|:51
   -      4     -    E    30        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:54|:46
   -      7     -    E    30        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:54|:51
   -      2     -    E    32        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:73|:46
   -      2     -    E    31        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:73|:51
   -      4     -    E    14        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:92|:46
   -      7     -    E    14        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:92|:51
   -      8     -    E    17        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:111|:46
   -      8     -    E    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:111|:51
   -      8     -    E    14        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|~46~1
   -      1     -    E    14        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|:46
   -      8     -    E    30        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|~51~1
   -      1     -    E    30        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|:51
   -      8     -    I    15        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:54|:46
   -      5     -    I    16        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:54|:51
   -      7     -    I    06        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:73|:46
   -      4     -    I    06        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:73|:51
   -      1     -    A    14        OR2                0    4    1    0  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|result_node
   -      8     -    I    06        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|~46~1
   -      1     -    I    06        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|:46
   -      7     -    A    14        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|~50~1
   -      8     -    A    14        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|~51~1
   -      7     -    J    02        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:54|:46
   -      2     -    J    15        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:54|:51
   -      2     -    J    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:73|:46
   -      1     -    J    07        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:73|:51
   -      4     -    H    32        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:92|~46~1
   -      7     -    H    32        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:92|~51~1
   -      5     -    H    28        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:111|~46~1
   -      8     -    H    28        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:111|~51~1
   -      2     -    H    28        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|:41
   -      8     -    H    32        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|:45
   -      8     -    J    02        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|~51~1
   -      2     -    J    02        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|:51
   -      3     -    E    26        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:54|:46
   -      2     -    E    24        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:54|:51
   -      1     -    E    32        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:73|:46
   -      5     -    E    21        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:73|:51
   -      1     -    E    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:92|:46
   -      2     -    E    02        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:92|:51
   -      4     -    E    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:111|:46
   -      3     -    E    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:111|:51
   -      8     -    E    03        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|~46~1
   -      2     -    E    13        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|:46
   -      6     -    E    21        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|~51~1
   -      2     -    E    21        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|:51
   -      3     -    I    05        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:54|:46
   -      8     -    I    16        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:54|:51
   -      6     -    I    17        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:73|:46
   -      2     -    I    17        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:73|:51
   -      3     -    E    13        OR2                0    4    1    0  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|result_node
   -      1     -    I    16        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|~46~1
   -      4     -    I    17        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|:46
   -      1     -    H    32        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|~50~1
   -      5     -    E    13        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|~51~1
   -      6     -    E    08        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:54|:46
   -      1     -    J    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:54|:51
   -      3     -    J    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:73|:46
   -      6     -    J    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:73|:51
   -      3     -    H    34        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:92|~46~1
   -      7     -    H    34        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:92|~51~1
   -      7     -    H    36        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:111|~46~1
   -      8     -    H    36        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:111|~51~1
   -      1     -    H    36        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|:41
   -      8     -    H    34        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|:45
   -      2     -    J    18        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|~51~1
   -      6     -    E    13        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|:51
   -      3     -    E    35        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:54|:46
   -      1     -    E    24        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:54|:51
   -      3     -    E    36        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:73|:46
   -      7     -    E    35        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:73|:51
   -      5     -    E    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:92|:46
   -      6     -    E    09        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:92|:51
   -      5     -    E    08        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:111|:46
   -      5     -    E    07        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:111|:51
   -      6     -    E    07        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|~46~1
   -      2     -    E    07        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|:46
   -      8     -    E    35        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|~51~1
   -      5     -    E    35        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|:51
   -      1     -    I    05        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:54|:46
   -      6     -    I    10        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:54|:51
   -      8     -    I    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:73|:46
   -      5     -    I    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:73|:51
   -      4     -    E    13        OR2                0    4    1    0  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|result_node
   -      1     -    I    10        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|~46~1
   -      2     -    I    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|:46
   -      6     -    H    34        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|~50~1
   -      7     -    E    13        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|~51~1
   -      4     -    J    05        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:54|:46
   -      3     -    J    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:54|:51
   -      1     -    J    04        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:73|:46
   -      7     -    J    05        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:73|:51
   -      4     -    E    29        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:92|~46~1
   -      7     -    E    29        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:92|~51~1
   -      4     -    E    19        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:111|~46~1
   -      7     -    E    19        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:111|~51~1
   -      8     -    E    19        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|:41
   -      8     -    E    29        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|:45
   -      8     -    J    05        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|~51~1
   -      1     -    J    05        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|:51
   -      4     -    E    34        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:54|:46
   -      7     -    E    34        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:54|:51
   -      4     -    E    25        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:73|:46
   -      1     -    E    31        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:73|:51
   -      4     -    E    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:92|:46
   -      5     -    E    09        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:92|:51
   -      2     -    E    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:111|:46
   -      7     -    E    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:111|:51
   -      8     -    E    18        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|~46~1
   -      1     -    E    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|:46
   -      8     -    E    34        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|~51~1
   -      2     -    E    34        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|:51
   -      2     -    I    05        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:54|:46
   -      3     -    I    10        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:54|:51
   -      7     -    I    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:73|:46
   -      4     -    I    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:73|:51
   -      1     -    E    16        OR2                0    4    1    0  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|result_node
   -      8     -    I    12        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|~46~1
   -      1     -    I    12        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|:46
   -      2     -    E    19        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|~50~1
   -      2     -    E    16        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|~51~1
   -      4     -    J    09        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:54|:46
   -      3     -    J    15        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:54|:51
   -      7     -    J    09        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:73|:46
   -      5     -    J    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:73|:51
   -      5     -    E    23        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:92|~46~1
   -      8     -    E    23        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:92|~51~1
   -      5     -    E    20        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:111|~46~1
   -      8     -    E    20        OR2    s           0    3    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:111|~51~1
   -      1     -    E    20        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|:41
   -      2     -    E    23        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|:45
   -      8     -    J    09        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|~51~1
   -      1     -    J    09        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|:51
   -      4     -    E    33        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:54|:46
   -      7     -    E    33        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:54|:51
   -      3     -    E    32        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:73|:46
   -      4     -    E    21        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:73|:51
   -      4     -    E    10        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:92|:46
   -      1     -    E    02        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:92|:51
   -      7     -    E    10        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:111|:46
   -      1     -    E    07        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:111|:51
   -      8     -    E    10        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|~46~1
   -      1     -    E    10        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|:46
   -      8     -    E    33        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|~51~1
   -      1     -    E    33        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|:51
   -      4     -    I    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:54|:46
   -      7     -    I    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:54|:51
   -      1     -    I    17        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:73|:46
   -      2     -    I    03        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:73|:51
   -      5     -    E    15        OR2                0    4    1    0  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|result_node
   -      8     -    I    18        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|~46~1
   -      2     -    I    18        OR2                0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|:46
   -      1     -    E    15        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|~50~1
   -      2     -    E    15        OR2    s           0    4    0    1  |LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|~51~1
   -      2     -    B    36       DFFE        !       1    4    0    2  |LPM_SHIFTREG:1|dffs0
   -      8     -    B    36       DFFE        !       0    5    1   41  |LPM_SHIFTREG:1|dffs1
   -      3     -    B    36       DFFE        !       0    4    1   41  |LPM_SHIFTREG:1|dffs2
   -      7     -    A    24       DFFE        !       0    4    1   41  |LPM_SHIFTREG:1|dffs3
   -      8     -    A    24       DFFE        !       0    4    1   41  |LPM_SHIFTREG:1|dffs4
   -      8     -    E    09       DFFE        !       0    4    1   41  |LPM_SHIFTREG:1|dffs5
   -      3     -    E    09       DFFE        !       0    4    1   41  |LPM_SHIFTREG:1|dffs6
   -      5     -    B    36       DFFE        !       0    4    0    1  |LPM_SHIFTREG:1|dffs7
   -      4     -    B    36        OR2    s   !       1    3    0    6  |LPM_SHIFTREG:1|~216~1
   -      8     -    I    25        OR2                0    4    1    6  |mux6:329|lpm_mux:lpm_mux_component|muxlut:67|result_node
   -      2     -    I    25        OR2                0    4    1   12  |mux6:329|lpm_mux:lpm_mux_component|muxlut:82|result_node
   -      3     -    I    25        OR2                0    4    1   12  |mux6:329|lpm_mux:lpm_mux_component|muxlut:97|result_node
   -      4     -    I    25       AND2                0    2    1    0  |mux6:329|lpm_mux:lpm_mux_component|muxlut:112|:39
   -      1     -    E    13       AND2                0    2    1    0  |mux6:329|lpm_mux:lpm_mux_component|muxlut:127|:39
   -      3     -    F    17        OR2                0    4    1    0  |mux18:169|lpm_mux:lpm_mux_component|muxlut:42|result_node
   -      7     -    B    36       DFFE                0    1    0    4  :63
   -      1     -    F    17       DFFE                0    1    0    1  :173
   -      3     -    B    22       AND2        !       0    2    0   12  :185
   -      6     -    G    14       DFFE                1    2    0    7  select_VI (:195)
   -      7     -    B    22        OR2        !       1    2    1    2  :204
   -      8     -    B    22       AND2                0    2    1   18  :228
   -      6     -    B    36       DFFE                1    2    1    8  :268
   -      2     -    B    22       AND2    s   !       0    1    0    6  ~275~1
   -      1     -    B    36        OR2        !       0    2    1   16  :275
   -      6     -    F    18        OR2    s           0    4    0    1  ~321~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      16/144( 11%)     6/ 72(  8%)     5/ 72(  6%)    2/16( 12%)      3/16( 18%)     0/16(  0%)
B:       2/144(  1%)     0/ 72(  0%)    20/ 72( 27%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
C:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
E:      44/144( 30%)    34/ 72( 47%)    37/ 72( 51%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
F:       2/144(  1%)    11/ 72( 15%)     1/ 72(  1%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
G:       7/144(  4%)    20/ 72( 27%)     0/ 72(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
H:       6/144(  4%)     0/ 72(  0%)    15/ 72( 20%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:      31/144( 21%)    26/ 72( 36%)    11/ 72( 15%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
J:      15/144( 10%)    25/ 72( 34%)     0/ 72(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
14:      6/24( 25%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      7/24( 29%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
27:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
34:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
35:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
36:      7/24( 29%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** CLOCK SIGNALS **

Type     Fan-out       Name
LCELL      265         |compare_del:349|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|:44
DFF         15         |counter6:177|lpm_counter:lpm_counter_component|dffs0
INPUT       13         clk_6400Khz
DFF          7         |counter6:178|lpm_counter:lpm_counter_component|dffs0


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** CLEAR SIGNALS **

Type     Fan-out       Name
LCELL       19         :228
LCELL       17         :275
LCELL       12         :185
LCELL        9         |count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:299
DFF          9         :268


Device-Specific Information:   c:\kreitin\so startom i stopom\skut\project.rpt
project

** EQUATIONS **

clk_6400Khz : INPUT;
data     : INPUT;

-- Node name is 'address0' 
-- Equation name is 'address0', type is output 
address0 =  _LC8_I25;

-- Node name is 'address1' 
-- Equation name is 'address1', type is output 
address1 =  _LC2_I25;

-- Node name is 'address2' 
-- Equation name is 'address2', type is output 
address2 =  _LC3_I25;

-- Node name is 'address3' 
-- Equation name is 'address3', type is output 
address3 =  _LC4_I25;

-- Node name is 'address4' 
-- Equation name is 'address4', type is output 
address4 =  _LC1_E13;

-- Node name is 'address5' 
-- Equation name is 'address5', type is output 
address5 =  _LC6_G15;

-- Node name is 'clock' 
-- Equation name is 'clock', type is output 
clock    =  _LC8_I20;

-- Node name is 'LED' 
-- Equation name is 'LED', type is output 
LED      =  VCC;

-- Node name is 'out' 
-- Equation name is 'out', type is output 
out      =  _LC1_B36;

-- Node name is 'qwert' 
-- Equation name is 'qwert', type is output 
qwert    =  _LC7_B22;

-- Node name is 'q1' 
-- Equation name is 'q1', type is output 
q1       =  _LC8_B36;

-- Node name is 'q2' 
-- Equation name is 'q2', type is output 
q2       =  _LC3_B36;

-- Node name is 'q3' 
-- Equation name is 'q3', type is output 
q3       =  _LC7_A24;

-- Node name is 'q4' 
-- Equation name is 'q4', type is output 
q4       =  _LC8_A24;

-- Node name is 'q5' 
-- Equation name is 'q5', type is output 
q5       =  _LC8_E9;

-- Node name is 'q6' 
-- Equation name is 'q6', type is output 
q6       =  _LC3_E9;

-- Node name is 'rezult0' 
-- Equation name is 'rezult0', type is output 
rezult0  =  _LC2_I11;

-- Node name is 'rezult1' 
-- Equation name is 'rezult1', type is output 
rezult1  =  _LC1_A14;

-- Node name is 'rezult2' 
-- Equation name is 'rezult2', type is output 
rezult2  =  _LC3_E13;

-- Node name is 'rezult3' 
-- Equation name is 'rezult3', type is output 
rezult3  =  _LC4_E13;

-- Node name is 'rezult4' 
-- Equation name is 'rezult4', type is output 
rezult4  =  _LC1_E16;

-- Node name is 'rezult5' 
-- Equation name is 'rezult5', type is output 
rezult5  =  _LC5_E15;

-- Node name is ':195' = 'select_VI' 
-- Equation name is 'select_VI', location is LC6_G14, type is buried.
select_VI = DFFE( _EQ001,  clk_6400Khz,  VCC,  VCC,  VCC);
  _EQ001 =  _LC8_B22 & !select_VI
         # !_LC2_G1 &  select_VI;

-- Node name is 'start_output' 
-- Equation name is 'start_output', type is output 
start_output =  _LC8_B22;

-- Node name is 'stop_output' 
-- Equation name is 'stop_output', type is output 
stop_output =  _LC2_G1;

-- Node name is 'VI' 
-- Equation name is 'VI', type is output 
VI       =  _LC3_F17;

-- Node name is 'wrclock' 
-- Equation name is 'wrclock', type is output 
wrclock  = !_LC1_I20;

-- Node name is 'wwww' 
-- Equation name is 'wwww', type is output 
wwww     =  _LC6_B36;

-- Node name is '8Khz' 
-- Equation name is '8Khz', type is output 
8Khz     =  _LC1_F18;

-- Node name is '|compare_del:349|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|~44~1' from file "cmpchain.tdf" line 491, column 56
-- Equation name is '_LC1_I20', type is buried 
-- synthesized logic cell 
_LC1_I20 = LCELL( _EQ002);
  _EQ002 = !_LC2_I20 & !_LC3_I20 &  _LC4_I20;

-- Node name is '|compare_del:349|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|:44' from file "cmpchain.tdf" line 491, column 56
-- Equation name is '_LC8_I20', type is buried 
_LC8_I20 = LCELL( _EQ003);
  _EQ003 = !_LC2_I20 & !_LC3_I20 &  _LC4_I20;

-- Node name is '|compare2:55|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:40' from file "cmpchain.tdf" line 868, column 21
-- Equation name is '_LC1_F18', type is buried 
_LC1_F18 = LCELL( _EQ004);
  _EQ004 = !_LC4_F18 & !_LC5_F18
         # !_LC2_F18 & !_LC5_F18
         # !_LC8_F18;

-- Node name is '|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC1_G13', type is buried 
-- synthesized logic cell 
_LC1_G13 = LCELL( _EQ005);
  _EQ005 =  _LC5_G13
         #  _LC7_G13
         #  _LC4_G14
         # !_LC4_G13;

-- Node name is '|compare3:74|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC2_G18', type is buried 
_LC2_G18 = LCELL( _EQ006);
  _EQ006 = !_LC1_G13 & !_LC3_G18 & !_LC4_G18 & !_LC6_G18;

-- Node name is '|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC8_G13', type is buried 
-- synthesized logic cell 
_LC8_G13 = LCELL( _EQ007);
  _EQ007 =  _LC3_G18 & !_LC4_G13 &  _LC4_G18 &  _LC5_G13;

-- Node name is '|compare5:80|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC2_G13', type is buried 
_LC2_G13 = LCELL( _EQ008);
  _EQ008 = !_LC4_G14 & !_LC6_G18 & !_LC7_G13 &  _LC8_G13;

-- Node name is '|compare16:150|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC5_B27', type is buried 
_LC5_B27 = LCELL( _EQ009);
  _EQ009 = !_LC4_B35 & !_LC6_B35 &  _LC8_B27 &  _LC8_B35;

-- Node name is '|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|~40~1' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC1_G1', type is buried 
-- synthesized logic cell 
_LC1_G1  = LCELL( _EQ010);
  _EQ010 =  _LC4_G1
         #  _LC2_G14
         # !_LC6_G1;

-- Node name is '|compare18:218|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|:40' from file "cmpchain.tdf" line 475, column 33
-- Equation name is '_LC2_G1', type is buried 
!_LC2_G1 = _LC2_G1~NOT;
_LC2_G1~NOT = LCELL( _EQ011);
  _EQ011 = !_LC7_G1
         #  _LC1_G1
         # !_LC5_G14
         #  _LC8_G1;

-- Node name is '|comp:322|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC6_I25', type is buried 
-- synthesized logic cell 
_LC6_I25 = LCELL( _EQ012);
  _EQ012 =  _LC1_G15 &  _LC7_G15
         #  _LC3_G15;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:116|and_cascade5~1' from file "cmpconst.tdf" line 64, column 36
-- Equation name is '_LC2_F1', type is buried 
-- synthesized logic cell 
_LC2_F1  = LCELL( _EQ013);
  _EQ013 =  _LC3_G14
         # !_LC4_F18
         # !_LC2_F18;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:116|and_cascade5' from file "cmpconst.tdf" line 64, column 36
-- Equation name is '_LC1_F1', type is buried 
!_LC1_F1 = _LC1_F1~NOT;
_LC1_F1~NOT = LCELL( _EQ014);
  _EQ014 = !_LC8_F18
         #  _LC5_F18
         #  _LC8_G14
         #  _LC2_F1;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC3_G14', type is buried 
_LC3_G14 = DFFE( _EQ015, !_LC1_G14, !_LC3_B22,  VCC,  VCC);
  _EQ015 = !_LC1_F1 & !_LC3_G14;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs1' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC8_G14', type is buried 
_LC8_G14 = DFFE( _EQ016, !_LC1_G14, !_LC3_B22,  VCC,  VCC);
  _EQ016 = !_LC1_F1 & !_LC3_G14 &  _LC8_G14
         # !_LC1_F1 &  _LC3_G14 & !_LC8_G14;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs2' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC2_F18', type is buried 
_LC2_F18 = DFFE( _EQ017, !_LC1_G14,  VCC, !_LC3_B22,  VCC);
  _EQ017 = !_LC1_F1 &  _LC2_F18 & !_LC7_G14
         # !_LC1_F1 & !_LC2_F18 &  _LC7_G14;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs3' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_F18', type is buried 
_LC4_F18 = DFFE( _EQ018, !_LC1_G14,  VCC, !_LC3_B22,  VCC);
  _EQ018 = !_LC1_F1 & !_LC3_F18 &  _LC4_F18
         # !_LC1_F1 &  _LC3_F18 & !_LC4_F18;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs4' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC5_F18', type is buried 
_LC5_F18 = DFFE( _EQ019, !_LC1_G14, !_LC3_B22,  VCC,  VCC);
  _EQ019 = !_LC1_F1 & !_LC4_F18 &  _LC5_F18
         # !_LC1_F1 & !_LC3_F18 &  _LC5_F18
         # !_LC1_F1 &  _LC3_F18 &  _LC4_F18 & !_LC5_F18;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs5' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC8_F18', type is buried 
_LC8_F18 = DFFE( _EQ020, !_LC1_G14,  VCC, !_LC3_B22,  VCC);
  _EQ020 = !_LC1_F1 & !_LC7_F18 &  _LC8_F18
         # !_LC1_F1 &  _LC7_F18 & !_LC8_F18;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_G14', type is buried 
_LC7_G14 = LCELL( _EQ021);
  _EQ021 =  _LC3_G14 &  _LC8_G14;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:67' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_F18', type is buried 
_LC3_F18 = LCELL( _EQ022);
  _EQ022 =  _LC2_F18 &  _LC7_G14;

-- Node name is '|counter2:192|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_F18', type is buried 
_LC7_F18 = LCELL( _EQ023);
  _EQ023 =  _LC2_F18 &  _LC4_F18 &  _LC5_F18 &  _LC7_G14;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|cmpconst:113|and_cascade6' from file "cmpconst.tdf" line 58, column 37
-- Equation name is '_LC1_G18', type is buried 
!_LC1_G18 = _LC1_G18~NOT;
_LC1_G18~NOT = LCELL( _EQ024);
  _EQ024 =  _LC4_G18
         #  _LC1_G13
         # !_LC6_G18
         # !_LC3_G18;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_G13', type is buried 
_LC4_G13 = DFFE( _EQ025,  clk_6400Khz, !_LC8_B22,  VCC,  VCC);
  _EQ025 = !_LC4_G13 &  select_VI
         #  _LC4_G13 & !select_VI;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|dffs1' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC5_G13', type is buried 
_LC5_G13 = DFFE( _EQ026,  clk_6400Khz, !_LC8_B22,  VCC,  VCC);
  _EQ026 = !_LC1_G18 & !_LC4_G13 &  _LC5_G13
         # !_LC1_G18 &  _LC4_G13 & !_LC5_G13 &  select_VI
         #  _LC5_G13 & !select_VI;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|dffs2' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC7_G13', type is buried 
_LC7_G13 = DFFE( _EQ027,  clk_6400Khz, !_LC8_B22,  VCC,  VCC);
  _EQ027 = !_LC1_G18 & !_LC6_G13 &  _LC7_G13
         # !_LC1_G18 &  _LC6_G13 & !_LC7_G13 &  select_VI
         #  _LC7_G13 & !select_VI;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|dffs3' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_G18', type is buried 
_LC4_G18 = DFFE( _EQ028,  clk_6400Khz, !_LC8_B22,  VCC,  VCC);
  _EQ028 = !_LC1_G18 & !_LC3_G13 &  _LC4_G18
         # !_LC1_G18 &  _LC3_G13 & !_LC4_G18 &  select_VI
         #  _LC4_G18 & !select_VI;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|dffs4' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC3_G18', type is buried 
_LC3_G18 = DFFE( _EQ029,  clk_6400Khz, !_LC8_B22,  VCC,  VCC);
  _EQ029 = !_LC1_G18 &  _LC3_G18 & !_LC7_G18
         # !_LC1_G18 & !_LC3_G18 &  _LC7_G18 &  select_VI
         #  _LC3_G18 & !select_VI;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|dffs5' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC6_G18', type is buried 
_LC6_G18 = DFFE( _EQ030,  clk_6400Khz, !_LC8_B22,  VCC,  VCC);
  _EQ030 = !_LC1_G18 &  _LC6_G18 & !_LC8_G18
         # !_LC1_G18 & !_LC6_G18 &  _LC8_G18 &  select_VI
         #  _LC6_G18 & !select_VI;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|dffs6' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_G14', type is buried 
_LC4_G14 = DFFE( _EQ031,  clk_6400Khz, !_LC8_B22,  VCC,  VCC);
  _EQ031 = !_LC1_G18 &  _LC4_G14 & !_LC5_G18
         # !_LC1_G18 & !_LC4_G14 &  _LC5_G18 &  select_VI
         #  _LC4_G14 & !select_VI;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:67' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_G13', type is buried 
_LC6_G13 = LCELL( _EQ032);
  _EQ032 =  _LC4_G13 &  _LC5_G13;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:71' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_G13', type is buried 
_LC3_G13 = LCELL( _EQ033);
  _EQ033 =  _LC4_G13 &  _LC5_G13 &  _LC7_G13;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_G18', type is buried 
_LC7_G18 = LCELL( _EQ034);
  _EQ034 =  _LC3_G13 &  _LC4_G18;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_G18', type is buried 
_LC8_G18 = LCELL( _EQ035);
  _EQ035 =  _LC3_G13 &  _LC3_G18 &  _LC4_G18;

-- Node name is '|counter4:190|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_G18', type is buried 
_LC5_G18 = LCELL( _EQ036);
  _EQ036 =  _LC3_G13 &  _LC3_G18 &  _LC4_G18 &  _LC6_G18;

-- Node name is '|counter6:177|lpm_counter:lpm_counter_component|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC1_G14', type is buried 
_LC1_G14 = DFFE(!_LC1_G14,  clk_6400Khz, !_LC8_B22,  VCC,  _LC2_G18);

-- Node name is '|counter6:178|lpm_counter:lpm_counter_component|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC1_G17', type is buried 
_LC1_G17 = DFFE(!_LC1_G17,  clk_6400Khz, !_LC8_B22,  VCC,  _LC2_G13);

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC5_G14', type is buried 
_LC5_G14 = DFFE(!_LC5_G14, !_LC1_G14, !_LC8_B22,  VCC,  VCC);

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|dffs1' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC2_G14', type is buried 
_LC2_G14 = DFFE( _EQ037, !_LC1_G14, !_LC8_B22,  VCC,  VCC);
  _EQ037 = !_LC2_G1 & !_LC2_G14 &  _LC5_G14
         # !_LC2_G1 &  _LC2_G14 & !_LC5_G14;

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|dffs2' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_G1', type is buried 
_LC4_G1  = DFFE( _EQ038, !_LC1_G14, !_LC8_B22,  VCC,  VCC);
  _EQ038 = !_LC2_G1 & !_LC3_G1 &  _LC4_G1
         # !_LC2_G1 &  _LC3_G1 & !_LC4_G1;

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|dffs3' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC7_G1', type is buried 
_LC7_G1  = DFFE( _EQ039, !_LC1_G14, !_LC8_B22,  VCC,  VCC);
  _EQ039 = !_LC2_G1 & !_LC4_G1 &  _LC7_G1
         # !_LC2_G1 & !_LC3_G1 &  _LC7_G1
         # !_LC2_G1 &  _LC3_G1 &  _LC4_G1 & !_LC7_G1;

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|dffs4' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC8_G1', type is buried 
_LC8_G1  = DFFE( _EQ040, !_LC1_G14, !_LC8_B22,  VCC,  VCC);
  _EQ040 = !_LC2_G1 & !_LC5_G1 &  _LC8_G1
         # !_LC2_G1 &  _LC5_G1 & !_LC8_G1;

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|dffs5' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC6_G1', type is buried 
_LC6_G1  = DFFE( _EQ041, !_LC1_G14, !_LC8_B22,  VCC,  VCC);
  _EQ041 = !_LC2_G1 &  _LC6_G1 & !_LC8_G1
         # !_LC2_G1 & !_LC5_G1 &  _LC6_G1
         # !_LC2_G1 &  _LC5_G1 & !_LC6_G1 &  _LC8_G1;

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_G1', type is buried 
_LC3_G1  = LCELL( _EQ042);
  _EQ042 =  _LC2_G14 &  _LC5_G14;

-- Node name is '|counter16:219|lpm_counter:lpm_counter_component|lpm_add_sub:add_sub|addcore:adder|:71' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_G1', type is buried 
_LC5_G1  = LCELL( _EQ043);
  _EQ043 =  _LC3_G1 &  _LC4_G1 &  _LC7_G1;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:125|and_cascade5~1' from file "cmpconst.tdf" line 64, column 36
-- Equation name is '_LC5_I25', type is buried 
-- synthesized logic cell 
_LC5_I25 = LCELL( _EQ044);
  _EQ044 =  _LC1_G15
         #  _LC3_G15
         # !_LC2_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|cmpconst:125|and_cascade5' from file "cmpconst.tdf" line 64, column 36
-- Equation name is '_LC1_I25', type is buried 
!_LC1_I25 = _LC1_I25~NOT;
_LC1_I25~NOT = LCELL( _EQ045);
  _EQ045 = !_LC7_G15
         #  _LC5_I25
         # !_LC6_G15
         #  _LC4_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_G15', type is buried 
_LC4_G15 = DFFE( _EQ046,  _LC1_G17, !_LC3_B22,  VCC,  VCC);
  _EQ046 = !_LC1_I25 & !_LC4_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs1' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC1_G15', type is buried 
_LC1_G15 = DFFE( _EQ047,  _LC1_G17, !_LC3_B22,  VCC,  VCC);
  _EQ047 =  _LC1_G15 & !_LC1_I25 & !_LC4_G15
         # !_LC1_G15 & !_LC1_I25 &  _LC4_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs2' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC7_G15', type is buried 
_LC7_G15 = DFFE( _EQ048,  _LC1_G17,  VCC, !_LC3_B22,  VCC);
  _EQ048 = !_LC1_G10 & !_LC1_I25 &  _LC7_G15
         #  _LC1_G10 & !_LC1_I25 & !_LC7_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs3' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC2_G15', type is buried 
_LC2_G15 = DFFE( _EQ049,  _LC1_G17,  VCC, !_LC3_B22,  VCC);
  _EQ049 = !_LC1_I25 &  _LC2_G15 & !_LC5_G15
         # !_LC1_I25 & !_LC2_G15 &  _LC5_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs4' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC3_G15', type is buried 
_LC3_G15 = DFFE( _EQ050,  _LC1_G17, !_LC3_B22,  VCC,  VCC);
  _EQ050 = !_LC1_I25 & !_LC2_G15 &  _LC3_G15
         # !_LC1_I25 &  _LC3_G15 & !_LC5_G15
         # !_LC1_I25 &  _LC2_G15 & !_LC3_G15 &  _LC5_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|dffs5' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC6_G15', type is buried 
_LC6_G15 = DFFE( _EQ051,  _LC1_G17,  VCC, !_LC3_B22,  VCC);
  _EQ051 = !_LC1_I25 &  _LC6_G15 & !_LC8_G15
         # !_LC1_I25 & !_LC6_G15 &  _LC8_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_G10', type is buried 
_LC1_G10 = LCELL( _EQ052);
  _EQ052 =  _LC1_G15 &  _LC4_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:67' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_G15', type is buried 
_LC5_G15 = LCELL( _EQ053);
  _EQ053 =  _LC1_G10 &  _LC7_G15;

-- Node name is '|counter123:326|lpm_counter:lpm_counter_component|lpm_counter:c2|lpm_add_sub:add_sub|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_G15', type is buried 
_LC8_G15 = LCELL( _EQ054);
  _EQ054 =  _LC1_G10 &  _LC2_G15 &  _LC3_G15 &  _LC7_G15;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:8' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QA' 
-- Equation name is '_LC3_B34', type is buried 
_LC3_B34 = DFFE(!_LC3_B34,  _LC8_I20, !_LC1_B36,  VCC,  VCC);

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:7' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QB' 
-- Equation name is '_LC2_B34', type is buried 
_LC2_B34 = DFFE( _EQ055,  _LC8_I20, !_LC1_B36,  VCC,  VCC);
  _EQ055 = !_LC2_B34 &  _LC3_B34
         #  _LC2_B34 & !_LC3_B34;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:6' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QC' 
-- Equation name is '_LC4_B34', type is buried 
_LC4_B34 = DFFE( _EQ056,  _LC8_I20, !_LC1_B36,  VCC,  VCC);
  _EQ056 = !_LC3_B34 &  _LC4_B34
         # !_LC2_B34 &  _LC4_B34
         #  _LC2_B34 &  _LC3_B34 & !_LC4_B34;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:5' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QD' 
-- Equation name is '_LC6_B34', type is buried 
_LC6_B34 = DFFE( _EQ057,  _LC8_I20, !_LC1_B36,  VCC,  VCC);
  _EQ057 = !_LC5_B34 &  _LC6_B34
         #  _LC5_B34 & !_LC6_B34;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:4' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QE' 
-- Equation name is '_LC7_B34', type is buried 
_LC7_B34 = DFFE( _EQ058,  _LC8_I20, !_LC1_B36,  VCC,  VCC);
  _EQ058 = !_LC6_B34 &  _LC7_B34
         # !_LC5_B34 &  _LC7_B34
         #  _LC5_B34 &  _LC6_B34 & !_LC7_B34;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:3' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QF' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = DFFE( _EQ059,  _LC8_I20, !_LC1_B36,  VCC,  VCC);
  _EQ059 = !_LC1_B34 &  _LC4_B22
         #  _LC1_B34 & !_LC4_B22;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:2' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QG' 
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = DFFE( _EQ060,  _LC8_I20, !_LC1_B36,  VCC,  VCC);
  _EQ060 = !_LC4_B22 &  _LC5_B22
         # !_LC1_B34 &  _LC5_B22
         #  _LC1_B34 &  _LC4_B22 & !_LC5_B22;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:1' = '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|QH' 
-- Equation name is '_LC6_B22', type is buried 
_LC6_B22 = DFFE( _EQ061,  _LC8_I20, !_LC1_B36,  VCC,  VCC);
  _EQ061 = !_LC4_B22 &  _LC6_B22
         # !_LC1_B34 &  _LC6_B22
         # !_LC5_B22 &  _LC6_B22
         #  _LC1_B34 &  _LC4_B22 &  _LC5_B22 & !_LC6_B22;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:289' 
-- Equation name is '_LC5_B34', type is buried 
_LC5_B34 = LCELL( _EQ062);
  _EQ062 =  _LC2_B34 &  _LC3_B34 &  _LC4_B34;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:293' 
-- Equation name is '_LC1_B34', type is buried 
_LC1_B34 = LCELL( _EQ063);
  _EQ063 =  _LC5_B34 &  _LC6_B34 &  _LC7_B34;

-- Node name is '|count_5:148|lpm_counter:lpm_counter_component|f8count:p8c0|:299' 
-- Equation name is '_LC1_B22', type is buried 
!_LC1_B22 = _LC1_B22~NOT;
_LC1_B22~NOT = LCELL( _EQ064);
  _EQ064 = !_LC4_B22
         # !_LC1_B34
         # !_LC5_B22
         # !_LC6_B22;

-- Node name is '|del:338|lpm_counter:lpm_counter_component|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_I20', type is buried 
_LC4_I20 = DFFE( _EQ065,  clk_6400Khz,  VCC,  VCC,  VCC);
  _EQ065 =  _LC3_I20 & !_LC4_I20
         # !_LC2_I20 & !_LC4_I20;

-- Node name is '|del:338|lpm_counter:lpm_counter_component|dffs1' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC3_I20', type is buried 
_LC3_I20 = DFFE( _EQ066,  clk_6400Khz,  VCC,  VCC,  VCC);
  _EQ066 = !_LC3_I20 &  _LC4_I20
         #  _LC3_I20 & !_LC4_I20;

-- Node name is '|del:338|lpm_counter:lpm_counter_component|dffs2' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC2_I20', type is buried 
_LC2_I20 = DFFE( _EQ067,  clk_6400Khz,  VCC,  VCC,  VCC);
  _EQ067 = !_LC2_I20 &  _LC3_I20 &  _LC4_I20
         #  _LC2_I20 &  _LC3_I20 & !_LC4_I20
         #  _LC2_I20 & !_LC3_I20 &  _LC4_I20;

-- Node name is '|LPM_COUNTER:13|dffs0' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC5_B35', type is buried 
_LC5_B35 = DFFE(!_LC5_B35,  _LC8_I20, !_LC1_B22,  VCC, !_LC2_B22);

-- Node name is '|LPM_COUNTER:13|dffs1' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC7_B35', type is buried 
_LC7_B35 = DFFE( _EQ068,  _LC8_I20, !_LC1_B22,  VCC, !_LC2_B22);
  _EQ068 = !_LC5_B27 &  _LC5_B35 & !_LC7_B35
         # !_LC5_B27 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_COUNTER:13|dffs2' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC1_B35', type is buried 
_LC1_B35 = DFFE( _EQ069,  _LC8_I20, !_LC1_B22,  VCC, !_LC2_B22);
  _EQ069 =  _LC1_B35 & !_LC2_B35 & !_LC5_B27
         # !_LC1_B35 &  _LC2_B35 & !_LC5_B27;

-- Node name is '|LPM_COUNTER:13|dffs3' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC4_B35', type is buried 
_LC4_B35 = DFFE( _EQ070,  _LC8_I20, !_LC1_B22,  VCC, !_LC2_B22);
  _EQ070 =  _LC4_B35 & !_LC5_B27 & !_LC8_B35
         # !_LC4_B35 & !_LC5_B27 &  _LC8_B35;

-- Node name is '|LPM_COUNTER:13|dffs4' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC6_B35', type is buried 
_LC6_B35 = DFFE( _EQ071,  _LC8_I20, !_LC1_B22,  VCC, !_LC2_B22);
  _EQ071 = !_LC3_B35 & !_LC5_B27 &  _LC6_B35
         #  _LC3_B35 & !_LC5_B27 & !_LC6_B35;

-- Node name is '|LPM_COUNTER:13|dffs5' from file "lpm_counter.tdf" line 234, column 10
-- Equation name is '_LC8_B27', type is buried 
_LC8_B27 = DFFE( _EQ072,  _LC8_I20, !_LC1_B22,  VCC, !_LC2_B22);
  _EQ072 = !_LC5_B27 & !_LC6_B27 &  _LC8_B27
         # !_LC5_B27 &  _LC6_B27 & !_LC8_B27;

-- Node name is '|LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B35', type is buried 
_LC2_B35 = LCELL( _EQ073);
  _EQ073 =  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:67' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_B35', type is buried 
_LC8_B35 = LCELL( _EQ074);
  _EQ074 =  _LC1_B35 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:71' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B35', type is buried 
_LC3_B35 = LCELL( _EQ075);
  _EQ075 =  _LC4_B35 &  _LC8_B35;

-- Node name is '|LPM_COUNTER:13|lpm_add_sub:add_sub|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B27', type is buried 
_LC6_B27 = LCELL( _EQ076);
  _EQ076 =  _LC4_B35 &  _LC6_B35 &  _LC8_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells0_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_J3', type is buried 
_LC2_J3  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC5_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells0_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J13', type is buried 
_LC6_J13 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC5_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells0_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J15', type is buried 
_LC6_J15 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC5_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells0_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J3', type is buried 
_LC5_J3  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC5_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells0_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_J3', type is buried 
_LC7_J3  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC5_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells0_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_J15', type is buried 
_LC8_J15 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC5_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells1_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_J15', type is buried 
_LC4_J15 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC8_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells1_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J13', type is buried 
_LC5_J13 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC8_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells1_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J15', type is buried 
_LC5_J15 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC8_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells1_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_J3', type is buried 
_LC4_J3  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC8_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells1_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J3', type is buried 
_LC6_J3  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC8_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells1_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_J15', type is buried 
_LC7_J15 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC8_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells2_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_J2', type is buried 
_LC4_J2  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC4_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells2_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_J13', type is buried 
_LC3_J13 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC4_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells2_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J2', type is buried 
_LC6_J2  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC4_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells2_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E8', type is buried 
_LC4_E8  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC4_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells2_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_J5', type is buried 
_LC3_J5  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC4_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells2_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_J9', type is buried 
_LC3_J9  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC4_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells3_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_J2', type is buried 
_LC3_J2  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC1_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells3_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_J13', type is buried 
_LC2_J13 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC1_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells3_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J2', type is buried 
_LC5_J2  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC1_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells3_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E8', type is buried 
_LC3_E8  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC1_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells3_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_J5', type is buried 
_LC2_J5  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC1_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells3_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_J9', type is buried 
_LC2_J9  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC1_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells4_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J7', type is buried 
_LC5_J7  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC3_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells4_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_J7', type is buried 
_LC7_J7  = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC3_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells4_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_J18', type is buried 
_LC1_J18 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC3_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells4_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_J18', type is buried 
_LC4_J18 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC3_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells4_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J5', type is buried 
_LC6_J5  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC3_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells4_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_J18', type is buried 
_LC8_J18 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC3_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells5_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_J7', type is buried 
_LC4_J7  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC6_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells5_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J7', type is buried 
_LC6_J7  = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC6_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells5_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_J7', type is buried 
_LC8_J7  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC6_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells5_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_J18', type is buried 
_LC3_J18 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC6_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells5_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J5', type is buried 
_LC5_J5  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC6_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells5_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_J18', type is buried 
_LC7_J18 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC6_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells6_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_J12', type is buried 
_LC4_J12 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC7_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells6_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_J12', type is buried 
_LC8_J12 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC7_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells6_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J4', type is buried 
_LC5_J4  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC7_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells6_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_J4', type is buried 
_LC7_J4  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC7_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells6_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_J4', type is buried 
_LC8_J4  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC7_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells6_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J9', type is buried 
_LC6_J9  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC7_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells7_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_J12', type is buried 
_LC3_J12 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC2_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells7_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_J12', type is buried 
_LC7_J12 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC2_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells7_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_J4', type is buried 
_LC4_J4  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC2_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells7_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_J4', type is buried 
_LC6_J4  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC2_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells7_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_I2', type is buried 
_LC1_I2  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC2_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells7_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_J9', type is buried 
_LC5_J9  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC2_J1);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells8_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I28', type is buried 
_LC7_I28 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC4_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells8_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A24', type is buried 
_LC6_A24 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC4_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells8_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H32', type is buried 
_LC6_H32 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC4_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells8_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_H34', type is buried 
_LC5_H34 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC4_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells8_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E29', type is buried 
_LC6_E29 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC4_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells8_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E23', type is buried 
_LC7_E23 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC4_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells9_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I28', type is buried 
_LC6_I28 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC2_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells9_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A24', type is buried 
_LC4_A24 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC2_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells9_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_H32', type is buried 
_LC5_H32 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC2_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells9_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_H34', type is buried 
_LC4_H34 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC2_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells9_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E29', type is buried 
_LC5_E29 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC2_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells9_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E23', type is buried 
_LC6_E23 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC2_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells10_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I28', type is buried 
_LC4_I28 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC6_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells10_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_A24', type is buried 
_LC2_A24 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC6_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells10_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_H32', type is buried 
_LC3_H32 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC6_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells10_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_H34', type is buried 
_LC2_H34 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC6_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells10_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E29', type is buried 
_LC3_E29 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC6_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells10_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E23', type is buried 
_LC4_E23 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC6_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells11_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I28', type is buried 
_LC3_I28 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC3_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells11_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC3_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells11_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_H32', type is buried 
_LC2_H32 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC3_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells11_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_H34', type is buried 
_LC1_H34 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC3_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells11_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E29', type is buried 
_LC1_E29 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC3_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells11_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E23', type is buried 
_LC3_E23 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC3_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells12_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I24', type is buried 
_LC7_I24 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC5_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells12_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC5_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells12_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_H28', type is buried 
_LC7_H28 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC5_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells12_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_H28', type is buried 
_LC1_H28 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC5_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells12_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E19', type is buried 
_LC6_E19 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC5_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells12_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E20', type is buried 
_LC7_E20 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC5_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells13_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I24', type is buried 
_LC6_I24 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC1_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells13_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC1_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells13_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H28', type is buried 
_LC6_H28 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC1_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells13_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E20', type is buried 
_LC4_E20 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC1_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells13_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E19', type is buried 
_LC5_E19 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC1_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells13_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E20', type is buried 
_LC6_E20 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC1_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells14_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I24', type is buried 
_LC4_I24 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC8_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells14_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_H36', type is buried 
_LC4_H36 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC8_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells14_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_H28', type is buried 
_LC4_H28 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC8_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells14_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_H36', type is buried 
_LC6_H36 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC8_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells14_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E19', type is buried 
_LC3_E19 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC8_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells14_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E20', type is buried 
_LC3_E20 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC8_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells15_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I24', type is buried 
_LC3_I24 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC7_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells15_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_H36', type is buried 
_LC3_H36 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC7_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells15_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_H28', type is buried 
_LC3_H28 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC7_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells15_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_H36', type is buried 
_LC5_H36 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC7_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells15_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E19', type is buried 
_LC1_E19 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC7_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells15_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E20', type is buried 
_LC2_E20 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC7_B30);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells16_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E24', type is buried 
_LC5_E24 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC1_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells16_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E30', type is buried 
_LC6_E30 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC1_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells16_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E24', type is buried 
_LC7_E24 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC1_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells16_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E24', type is buried 
_LC8_E24 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC1_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells16_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E34', type is buried 
_LC6_E34 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC1_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells16_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E33', type is buried 
_LC6_E33 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC1_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells17_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E24', type is buried 
_LC4_E24 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC4_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells17_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E30', type is buried 
_LC5_E30 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC4_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells17_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E24', type is buried 
_LC6_E24 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC4_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells17_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E8', type is buried 
_LC1_E8  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC4_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells17_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E34', type is buried 
_LC5_E34 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC4_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells17_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E33', type is buried 
_LC5_E33 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC4_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells18_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E26', type is buried 
_LC2_E26 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC8_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells18_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E30', type is buried 
_LC3_E30 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC8_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells18_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E26', type is buried 
_LC7_E26 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC8_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells18_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E35', type is buried 
_LC2_E35 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC8_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells18_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E34', type is buried 
_LC3_E34 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC8_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells18_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E33', type is buried 
_LC3_E33 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC8_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells19_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E26', type is buried 
_LC1_E26 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC4_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells19_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E30', type is buried 
_LC2_E30 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC4_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells19_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E26', type is buried 
_LC6_E26 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC4_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells19_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E35', type is buried 
_LC1_E35 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC4_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells19_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E34', type is buried 
_LC1_E34 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC4_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells19_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E33', type is buried 
_LC2_E33 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC4_E26);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells20_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E31', type is buried 
_LC5_E31 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC2_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells20_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E31', type is buried 
_LC7_E31 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC2_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells20_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E21', type is buried 
_LC3_E21 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC2_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells20_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E35', type is buried 
_LC6_E35 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC2_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells20_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E29', type is buried 
_LC2_E29 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC2_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells20_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E21', type is buried 
_LC8_E21 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC2_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells21_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E31', type is buried 
_LC4_E31 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC1_E27);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells21_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E31', type is buried 
_LC6_E31 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC1_E27);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells21_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E21', type is buried 
_LC1_E21 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC1_E27);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells21_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E35', type is buried 
_LC4_E35 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC1_E27);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells21_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E31', type is buried 
_LC8_E31 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC1_E27);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells21_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E21', type is buried 
_LC7_E21 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC1_E27);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells22_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E25', type is buried 
_LC3_E25 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC7_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells22_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E32', type is buried 
_LC5_E32 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC7_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells22_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E32', type is buried 
_LC7_E32 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC7_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells22_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E36', type is buried 
_LC8_E36 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC7_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells22_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E25', type is buried 
_LC8_E25 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC7_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells22_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E32', type is buried 
_LC8_E32 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC7_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells23_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E25', type is buried 
_LC1_E25 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC6_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells23_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E32', type is buried 
_LC4_E32 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC6_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells23_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E32', type is buried 
_LC6_E32 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC6_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells23_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E36', type is buried 
_LC5_E36 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC6_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells23_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E25', type is buried 
_LC7_E25 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC6_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells23_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E23', type is buried 
_LC1_E23 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC6_E36);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells24_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E2', type is buried 
_LC5_E2  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC7_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells24_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E14', type is buried 
_LC6_E14 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC7_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells24_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E11', type is buried 
_LC1_E11 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC7_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells24_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E9', type is buried 
_LC2_E9  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC7_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells24_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E9', type is buried 
_LC7_E9  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC7_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells24_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E2', type is buried 
_LC8_E2  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC7_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells25_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E2', type is buried 
_LC4_E2  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC8_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells25_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E14', type is buried 
_LC5_E14 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC8_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells25_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E2', type is buried 
_LC6_E2  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC8_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells25_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E9', type is buried 
_LC1_E9  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC8_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells25_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E9', type is buried 
_LC4_E9  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC8_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells25_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E2', type is buried 
_LC7_E2  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC8_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells26_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E4', type is buried 
_LC4_E4  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC3_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells26_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E14', type is buried 
_LC3_E14 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC3_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells26_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E4', type is buried 
_LC7_E4  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC3_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells26_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E4', type is buried 
_LC8_E4  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC3_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells26_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E18', type is buried 
_LC3_E18 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC3_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells26_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E10', type is buried 
_LC3_E10 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC3_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells27_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E4', type is buried 
_LC3_E4  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC1_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells27_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E14', type is buried 
_LC2_E14 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC1_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells27_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E4', type is buried 
_LC6_E4  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC1_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells27_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E8', type is buried 
_LC2_E8  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC1_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells27_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E18', type is buried 
_LC2_E18 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC1_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells27_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E10', type is buried 
_LC2_E10 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC1_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells28_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E12', type is buried 
_LC2_E12 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC2_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells28_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E12', type is buried 
_LC6_E12 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC2_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells28_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E11', type is buried 
_LC2_E11 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC2_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells28_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E7', type is buried 
_LC4_E7  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC2_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells28_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E18', type is buried 
_LC6_E18 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC2_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells28_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E7', type is buried 
_LC8_E7  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC2_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells29_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E12', type is buried 
_LC1_E12 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC6_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells29_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E12', type is buried 
_LC5_E12 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC6_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells29_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E12', type is buried 
_LC7_E12 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC6_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells29_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E7', type is buried 
_LC3_E7  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC6_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells29_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E18', type is buried 
_LC5_E18 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC6_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells29_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E7', type is buried 
_LC7_E7  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC6_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells30_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E17', type is buried 
_LC3_E17 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC5_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells30_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E17', type is buried 
_LC7_E17 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC5_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells30_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E3', type is buried 
_LC3_E3  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC5_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells30_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E8', type is buried 
_LC8_E8  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC5_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells30_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E3', type is buried 
_LC6_E3  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC5_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells30_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E10', type is buried 
_LC6_E10 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC5_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells31_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E17', type is buried 
_LC1_E17 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC4_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells31_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E17', type is buried 
_LC6_E17 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC4_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells31_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E3', type is buried 
_LC1_E3  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC4_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells31_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E8', type is buried 
_LC7_E8  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC4_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells31_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E3', type is buried 
_LC5_E3  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC4_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells31_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E10', type is buried 
_LC5_E10 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC4_E5);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells32_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I10', type is buried 
_LC2_I10 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC6_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells32_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I16', type is buried 
_LC4_I16 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC6_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells32_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I16', type is buried 
_LC7_I16 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC6_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells32_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_I10', type is buried 
_LC5_I10 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC6_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells32_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_I10', type is buried 
_LC8_I10 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC6_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells32_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I18', type is buried 
_LC6_I18 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC6_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells33_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I16', type is buried 
_LC2_I16 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC5_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells33_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I16', type is buried 
_LC3_I16 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC5_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells33_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I16', type is buried 
_LC6_I16 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC5_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells33_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I10', type is buried 
_LC4_I10 = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC5_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells33_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I10', type is buried 
_LC7_I10 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC5_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells33_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_I18', type is buried 
_LC5_I18 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC5_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells34_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I15', type is buried 
_LC2_I15 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC8_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells34_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I15', type is buried 
_LC7_I15 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC8_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells34_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_I5', type is buried 
_LC5_I5  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC8_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells34_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I5', type is buried 
_LC7_I5  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC8_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells34_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I2', type is buried 
_LC2_I2  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC8_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells34_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I18', type is buried 
_LC3_I18 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC8_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells35_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_I15', type is buried 
_LC1_I15 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC7_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells35_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I15', type is buried 
_LC6_I15 = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC7_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells35_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I5', type is buried 
_LC4_I5  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC7_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells35_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I5', type is buried 
_LC6_I5  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC7_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells35_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_I5', type is buried 
_LC8_I5  = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC7_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells35_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_I18', type is buried 
_LC1_I18 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC7_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells36_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I3', type is buried 
_LC4_I3  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC1_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells36_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I6', type is buried 
_LC3_I6  = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC1_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells36_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E11', type is buried 
_LC3_E11 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC1_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells36_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_I4', type is buried 
_LC4_I4  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC1_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells36_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I12', type is buried 
_LC3_I12 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC1_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells36_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_I3', type is buried 
_LC8_I3  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC1_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells37_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I3', type is buried 
_LC3_I3  = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC4_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells37_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I6', type is buried 
_LC2_I6  = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC4_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells37_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_I4', type is buried 
_LC1_I4  = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC4_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells37_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I4', type is buried 
_LC3_I4  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC4_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells37_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I12', type is buried 
_LC2_I12 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC4_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells37_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I3', type is buried 
_LC7_I3  = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC4_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells38_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_I28', type is buried 
_LC2_I28 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC2_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells38_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_I6', type is buried 
_LC5_I6  = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC2_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells38_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_I17', type is buried 
_LC3_I17 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC2_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells38_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I4', type is buried 
_LC6_I4  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC2_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells38_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_I12', type is buried 
_LC5_I12 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC2_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells38_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I17', type is buried 
_LC7_I17 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC2_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells39_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_I24', type is buried 
_LC1_I24 = DFFE( _LC8_B36,  _LC8_I20,  VCC,  VCC,  _LC3_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells39_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I6', type is buried 
_LC6_I6  = DFFE( _LC3_B36,  _LC8_I20,  VCC,  VCC,  _LC3_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells39_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_I17', type is buried 
_LC5_I17 = DFFE( _LC7_A24,  _LC8_I20,  VCC,  VCC,  _LC3_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells39_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_I4', type is buried 
_LC7_I4  = DFFE( _LC8_A24,  _LC8_I20,  VCC,  VCC,  _LC3_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells39_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_I12', type is buried 
_LC6_I12 = DFFE( _LC8_E9,  _LC8_I20,  VCC,  VCC,  _LC3_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|cells39_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_I17', type is buried 
_LC8_I17 = DFFE( _LC3_E9,  _LC8_I20,  VCC,  VCC,  _LC3_I14);

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC5_J1', type is buried 
_LC5_J1  = LCELL( _EQ077);
  _EQ077 =  _LC1_B27 & !_LC1_B35 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC8_J1', type is buried 
_LC8_J1  = LCELL( _EQ078);
  _EQ078 =  _LC1_B27 & !_LC1_B35 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC4_J1', type is buried 
_LC4_J1  = LCELL( _EQ079);
  _EQ079 =  _LC1_B27 & !_LC1_B35 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_J1', type is buried 
_LC1_J1  = LCELL( _EQ080);
  _EQ080 =  _LC1_B27 & !_LC1_B35 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC3_J1', type is buried 
_LC3_J1  = LCELL( _EQ081);
  _EQ081 =  _LC1_B27 &  _LC1_B35 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC6_J1', type is buried 
_LC6_J1  = LCELL( _EQ082);
  _EQ082 =  _LC1_B27 &  _LC1_B35 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC7_J1', type is buried 
_LC7_J1  = LCELL( _EQ083);
  _EQ083 =  _LC1_B27 &  _LC1_B35 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder0|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC2_J1', type is buried 
_LC2_J1  = LCELL( _EQ084);
  _EQ084 =  _LC1_B27 &  _LC1_B35 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC4_B30', type is buried 
_LC4_B30 = LCELL( _EQ085);
  _EQ085 = !_LC1_B35 &  _LC4_B27 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC2_B30', type is buried 
_LC2_B30 = LCELL( _EQ086);
  _EQ086 = !_LC1_B35 &  _LC4_B27 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC6_B30', type is buried 
_LC6_B30 = LCELL( _EQ087);
  _EQ087 = !_LC1_B35 &  _LC4_B27 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC3_B30', type is buried 
_LC3_B30 = LCELL( _EQ088);
  _EQ088 = !_LC1_B35 &  _LC4_B27 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC5_B30', type is buried 
_LC5_B30 = LCELL( _EQ089);
  _EQ089 =  _LC1_B35 &  _LC4_B27 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC1_B30', type is buried 
_LC1_B30 = LCELL( _EQ090);
  _EQ090 =  _LC1_B35 &  _LC4_B27 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC8_B30', type is buried 
_LC8_B30 = LCELL( _EQ091);
  _EQ091 =  _LC1_B35 &  _LC4_B27 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder1|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC7_B30', type is buried 
_LC7_B30 = LCELL( _EQ092);
  _EQ092 =  _LC1_B35 &  _LC4_B27 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_E36', type is buried 
_LC1_E36 = LCELL( _EQ093);
  _EQ093 = !_LC1_B35 &  _LC3_B27 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC4_E36', type is buried 
_LC4_E36 = LCELL( _EQ094);
  _EQ094 = !_LC1_B35 &  _LC3_B27 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC8_E26', type is buried 
_LC8_E26 = LCELL( _EQ095);
  _EQ095 = !_LC1_B35 &  _LC3_B27 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC4_E26', type is buried 
_LC4_E26 = LCELL( _EQ096);
  _EQ096 = !_LC1_B35 &  _LC3_B27 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC2_E36', type is buried 
_LC2_E36 = LCELL( _EQ097);
  _EQ097 =  _LC1_B35 &  _LC3_B27 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC1_E27', type is buried 
_LC1_E27 = LCELL( _EQ098);
  _EQ098 =  _LC1_B35 &  _LC3_B27 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC7_E36', type is buried 
_LC7_E36 = LCELL( _EQ099);
  _EQ099 =  _LC1_B35 &  _LC3_B27 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder2|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC6_E36', type is buried 
_LC6_E36 = LCELL( _EQ100);
  _EQ100 =  _LC1_B35 &  _LC3_B27 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC7_E5', type is buried 
_LC7_E5  = LCELL( _EQ101);
  _EQ101 = !_LC1_B35 & !_LC5_B35 &  _LC7_B27 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC8_E5', type is buried 
_LC8_E5  = LCELL( _EQ102);
  _EQ102 = !_LC1_B35 &  _LC5_B35 &  _LC7_B27 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC3_E5', type is buried 
_LC3_E5  = LCELL( _EQ103);
  _EQ103 = !_LC1_B35 & !_LC5_B35 &  _LC7_B27 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_E5', type is buried 
_LC1_E5  = LCELL( _EQ104);
  _EQ104 = !_LC1_B35 &  _LC5_B35 &  _LC7_B27 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC2_E5', type is buried 
_LC2_E5  = LCELL( _EQ105);
  _EQ105 =  _LC1_B35 & !_LC5_B35 &  _LC7_B27 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC6_E5', type is buried 
_LC6_E5  = LCELL( _EQ106);
  _EQ106 =  _LC1_B35 &  _LC5_B35 &  _LC7_B27 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC5_E5', type is buried 
_LC5_E5  = LCELL( _EQ107);
  _EQ107 =  _LC1_B35 & !_LC5_B35 &  _LC7_B27 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder3|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC4_E5', type is buried 
_LC4_E5  = LCELL( _EQ108);
  _EQ108 =  _LC1_B35 &  _LC5_B35 &  _LC7_B27 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC6_I14', type is buried 
_LC6_I14 = LCELL( _EQ109);
  _EQ109 = !_LC1_B35 &  _LC2_B27 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC5_I14', type is buried 
_LC5_I14 = LCELL( _EQ110);
  _EQ110 = !_LC1_B35 &  _LC2_B27 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC8_I14', type is buried 
_LC8_I14 = LCELL( _EQ111);
  _EQ111 = !_LC1_B35 &  _LC2_B27 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC7_I14', type is buried 
_LC7_I14 = LCELL( _EQ112);
  _EQ112 = !_LC1_B35 &  _LC2_B27 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC1_I14', type is buried 
_LC1_I14 = LCELL( _EQ113);
  _EQ113 =  _LC1_B35 &  _LC2_B27 & !_LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC4_I14', type is buried 
_LC4_I14 = LCELL( _EQ114);
  _EQ114 =  _LC1_B35 &  _LC2_B27 &  _LC5_B35 & !_LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC2_I14', type is buried 
_LC2_I14 = LCELL( _EQ115);
  _EQ115 =  _LC1_B35 &  _LC2_B27 & !_LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|declut:sub_decoder4|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC3_I14', type is buried 
_LC3_I14 = LCELL( _EQ116);
  _EQ116 =  _LC1_B35 &  _LC2_B27 &  _LC5_B35 &  _LC7_B35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out0' from file "declut.tdf" line 64, column 11
-- Equation name is '_LC1_B27', type is buried 
_LC1_B27 = LCELL( _EQ117);
  _EQ117 =  _LC1_B36 & !_LC4_B35 & !_LC6_B35 & !_LC8_B27;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out1' from file "declut.tdf" line 64, column 11
-- Equation name is '_LC4_B27', type is buried 
_LC4_B27 = LCELL( _EQ118);
  _EQ118 =  _LC1_B36 &  _LC4_B35 & !_LC6_B35 & !_LC8_B27;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out2' from file "declut.tdf" line 64, column 11
-- Equation name is '_LC3_B27', type is buried 
_LC3_B27 = LCELL( _EQ119);
  _EQ119 =  _LC1_B36 & !_LC4_B35 &  _LC6_B35 & !_LC8_B27;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out3' from file "declut.tdf" line 64, column 11
-- Equation name is '_LC7_B27', type is buried 
_LC7_B27 = LCELL( _EQ120);
  _EQ120 =  _LC1_B36 &  _LC4_B35 &  _LC6_B35 & !_LC8_B27;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_decode:wdecoder|declut:decoder|dec_out4' from file "declut.tdf" line 64, column 11
-- Equation name is '_LC2_B27', type is buried 
_LC2_B27 = LCELL( _EQ121);
  _EQ121 =  _LC1_B36 & !_LC4_B35 & !_LC6_B35 &  _LC8_B27;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_J2', type is buried 
_LC1_J2  = LCELL( _EQ122);
  _EQ122 =  _LC3_J2 &  _LC4_G15
         # !_LC4_G15 &  _LC4_J2
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_J15', type is buried 
_LC1_J15 = LCELL( _EQ123);
  _EQ123 =  _LC4_G15 &  _LC4_J15
         #  _LC2_J3 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_J12', type is buried 
_LC5_J12 = LCELL( _EQ124);
  _EQ124 =  _LC3_J12 &  _LC4_G15
         # !_LC4_G15 &  _LC4_J12
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_J7', type is buried 
_LC2_J7  = LCELL( _EQ125);
  _EQ125 =  _LC4_G15 &  _LC4_J7
         # !_LC4_G15 &  _LC5_J7
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:92|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_I28', type is buried 
-- synthesized logic cell 
_LC5_I28 = LCELL( _EQ126);
  _EQ126 =  _LC3_I28 &  _LC4_G15
         # !_LC4_G15 &  _LC4_I28;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:92|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_I28', type is buried 
-- synthesized logic cell 
_LC8_I28 = LCELL( _EQ127);
  _EQ127 =  _LC4_G15 &  _LC6_I28
         # !_LC4_G15 &  _LC7_I28;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:111|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_I24', type is buried 
-- synthesized logic cell 
_LC5_I24 = LCELL( _EQ128);
  _EQ128 =  _LC3_I24 &  _LC4_G15
         # !_LC4_G15 &  _LC4_I24;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:111|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_I24', type is buried 
-- synthesized logic cell 
_LC8_I24 = LCELL( _EQ129);
  _EQ129 =  _LC4_G15 &  _LC6_I24
         # !_LC4_G15 &  _LC7_I24;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|:41' from file "muxlut.tdf" line 173, column 46
-- Equation name is '_LC2_I24', type is buried 
_LC2_I24 = LCELL( _EQ130);
  _EQ130 =  _LC5_I24 &  _LC7_G15 &  _LC8_I24
         #  _LC1_G15 &  _LC5_I24 &  _LC7_G15
         # !_LC1_G15 &  _LC7_G15 &  _LC8_I24;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|:45' from file "muxlut.tdf" line 173, column 69
-- Equation name is '_LC1_I28', type is buried 
_LC1_I28 = LCELL( _EQ131);
  _EQ131 =  _LC5_I28 & !_LC7_G15 &  _LC8_I28
         #  _LC1_G15 &  _LC5_I28 & !_LC7_G15
         # !_LC1_G15 & !_LC7_G15 &  _LC8_I28;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_J12', type is buried 
-- synthesized logic cell 
_LC6_J12 = LCELL( _EQ132);
  _EQ132 =  _LC2_J7 &  _LC5_J12 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:104|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_J12', type is buried 
_LC1_J12 = LCELL( _EQ133);
  _EQ133 =  _LC1_J2 &  _LC1_J15 & !_LC7_G15
         #  _LC6_J12;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E26', type is buried 
_LC5_E26 = LCELL( _EQ134);
  _EQ134 =  _LC1_E26 &  _LC4_G15
         #  _LC2_E26 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_E24', type is buried 
_LC3_E24 = LCELL( _EQ135);
  _EQ135 =  _LC4_E24 &  _LC4_G15
         # !_LC4_G15 &  _LC5_E24
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E25', type is buried 
_LC5_E25 = LCELL( _EQ136);
  _EQ136 =  _LC1_E25 &  _LC4_G15
         #  _LC3_E25 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_E31', type is buried 
_LC3_E31 = LCELL( _EQ137);
  _EQ137 =  _LC4_E31 &  _LC4_G15
         # !_LC4_G15 &  _LC5_E31
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:92|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E4', type is buried 
_LC2_E4  = LCELL( _EQ138);
  _EQ138 =  _LC3_E4 &  _LC4_G15
         #  _LC4_E4 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:92|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_E2', type is buried 
_LC3_E2  = LCELL( _EQ139);
  _EQ139 =  _LC4_E2 &  _LC4_G15
         # !_LC4_G15 &  _LC5_E2
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:111|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E17', type is buried 
_LC4_E17 = LCELL( _EQ140);
  _EQ140 =  _LC1_E17 &  _LC4_G15
         #  _LC3_E17 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:111|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_E12', type is buried 
_LC4_E12 = LCELL( _EQ141);
  _EQ141 =  _LC1_E12 &  _LC4_G15
         #  _LC2_E12 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E17', type is buried 
-- synthesized logic cell 
_LC5_E17 = LCELL( _EQ142);
  _EQ142 =  _LC4_E12 &  _LC4_E17 &  _LC7_G15
         # !_LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E17', type is buried 
_LC2_E17 = LCELL( _EQ143);
  _EQ143 =  _LC2_E4 &  _LC3_E2 & !_LC7_G15
         #  _LC5_E17;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_E25', type is buried 
-- synthesized logic cell 
_LC6_E25 = LCELL( _EQ144);
  _EQ144 =  _LC3_E31 &  _LC5_E25 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:137|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E25', type is buried 
_LC2_E25 = LCELL( _EQ145);
  _EQ145 =  _LC3_E24 &  _LC5_E26 & !_LC7_G15
         #  _LC6_E25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_I15', type is buried 
_LC3_I15 = LCELL( _EQ146);
  _EQ146 =  _LC1_I15 &  _LC4_G15
         #  _LC2_I15 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_I15', type is buried 
_LC4_I15 = LCELL( _EQ147);
  _EQ147 =  _LC2_I16 &  _LC4_G15
         #  _LC2_I10 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_I3', type is buried 
_LC6_I3  = LCELL( _EQ148);
  _EQ148 =  _LC2_I28 & !_LC8_I25
         #  _LC1_I24 &  _LC8_I25
         # !_LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:170|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_I3', type is buried 
_LC5_I3  = LCELL( _EQ149);
  _EQ149 =  _LC2_I25
         #  _LC3_I3 &  _LC4_G15
         # !_LC4_G15 &  _LC4_I3;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|result_node' from file "muxlut.tdf" line 173, column 80
-- Equation name is '_LC2_I11', type is buried 
_LC2_I11 = LCELL( _EQ150);
  _EQ150 =  _LC1_I3 &  _LC1_I11 &  _LC1_J12
         #  _LC1_I3 &  _LC3_I11;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_I15', type is buried 
-- synthesized logic cell 
_LC5_I15 = LCELL( _EQ151);
  _EQ151 =  _LC3_I15 & !_LC3_I25 &  _LC4_I15
         # !_LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I3', type is buried 
_LC1_I3  = LCELL( _EQ152);
  _EQ152 =  _LC3_I25 &  _LC5_I3 &  _LC6_I3
         #  _LC5_I15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|~50~1' from file "muxlut.tdf" line 174, column 63
-- Equation name is '_LC1_I11', type is buried 
-- synthesized logic cell 
_LC1_I11 = LCELL( _EQ153);
  _EQ153 =  _LC1_I28 & !_LC3_G15
         #  _LC2_I24 & !_LC3_G15
         # !_LC2_G15 & !_LC3_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:478|muxlut:236|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_I11', type is buried 
-- synthesized logic cell 
_LC3_I11 = LCELL( _EQ154);
  _EQ154 =  _LC2_E17 &  _LC2_E25 &  _LC3_G15
         #  _LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_J13', type is buried 
_LC4_J13 = LCELL( _EQ155);
  _EQ155 =  _LC2_J13 &  _LC4_G15
         #  _LC3_J13 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_J13', type is buried 
_LC7_J13 = LCELL( _EQ156);
  _EQ156 =  _LC4_G15 &  _LC5_J13
         # !_LC4_G15 &  _LC6_J13
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_J12', type is buried 
_LC2_J12 = LCELL( _EQ157);
  _EQ157 =  _LC4_G15 &  _LC7_J12
         # !_LC4_G15 &  _LC8_J12
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_J7', type is buried 
_LC3_J7  = LCELL( _EQ158);
  _EQ158 =  _LC4_G15 &  _LC6_J7
         # !_LC4_G15 &  _LC7_J7
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:92|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_A24', type is buried 
-- synthesized logic cell 
_LC3_A24 = LCELL( _EQ159);
  _EQ159 =  _LC1_A24 &  _LC4_G15
         #  _LC2_A24 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:92|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_A24', type is buried 
-- synthesized logic cell 
_LC5_A24 = LCELL( _EQ160);
  _EQ160 =  _LC4_A24 &  _LC4_G15
         # !_LC4_G15 &  _LC6_A24;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:111|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_H36', type is buried 
-- synthesized logic cell 
_LC2_H36 = LCELL( _EQ161);
  _EQ161 =  _LC3_H36 &  _LC4_G15
         # !_LC4_G15 &  _LC4_H36;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:111|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_A14', type is buried 
-- synthesized logic cell 
_LC5_A14 = LCELL( _EQ162);
  _EQ162 =  _LC3_A14 &  _LC4_G15
         #  _LC4_A14 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|:41' from file "muxlut.tdf" line 173, column 46
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ163);
  _EQ163 =  _LC2_H36 &  _LC5_A14 &  _LC7_G15
         #  _LC1_G15 &  _LC2_H36 &  _LC7_G15
         # !_LC1_G15 &  _LC5_A14 &  _LC7_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|:45' from file "muxlut.tdf" line 173, column 69
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = LCELL( _EQ164);
  _EQ164 =  _LC3_A24 &  _LC5_A24 & !_LC7_G15
         #  _LC1_G15 &  _LC3_A24 & !_LC7_G15
         # !_LC1_G15 &  _LC5_A24 & !_LC7_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_J13', type is buried 
-- synthesized logic cell 
_LC8_J13 = LCELL( _EQ165);
  _EQ165 =  _LC2_J12 &  _LC3_J7 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:104|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_J13', type is buried 
_LC1_J13 = LCELL( _EQ166);
  _EQ166 =  _LC4_J13 & !_LC7_G15 &  _LC7_J13
         #  _LC8_J13;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E30', type is buried 
_LC4_E30 = LCELL( _EQ167);
  _EQ167 =  _LC2_E30 &  _LC4_G15
         #  _LC3_E30 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E30', type is buried 
_LC7_E30 = LCELL( _EQ168);
  _EQ168 =  _LC4_G15 &  _LC5_E30
         # !_LC4_G15 &  _LC6_E30
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E32', type is buried 
_LC2_E32 = LCELL( _EQ169);
  _EQ169 =  _LC4_E32 &  _LC4_G15
         # !_LC4_G15 &  _LC5_E32
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E31', type is buried 
_LC2_E31 = LCELL( _EQ170);
  _EQ170 =  _LC4_G15 &  _LC6_E31
         # !_LC4_G15 &  _LC7_E31
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:92|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E14', type is buried 
_LC4_E14 = LCELL( _EQ171);
  _EQ171 =  _LC2_E14 &  _LC4_G15
         #  _LC3_E14 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:92|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E14', type is buried 
_LC7_E14 = LCELL( _EQ172);
  _EQ172 =  _LC4_G15 &  _LC5_E14
         # !_LC4_G15 &  _LC6_E14
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:111|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_E17', type is buried 
_LC8_E17 = LCELL( _EQ173);
  _EQ173 =  _LC4_G15 &  _LC6_E17
         # !_LC4_G15 &  _LC7_E17
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:111|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E12', type is buried 
_LC8_E12 = LCELL( _EQ174);
  _EQ174 =  _LC4_G15 &  _LC5_E12
         # !_LC4_G15 &  _LC6_E12
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_E14', type is buried 
-- synthesized logic cell 
_LC8_E14 = LCELL( _EQ175);
  _EQ175 =  _LC7_G15 &  _LC8_E12 &  _LC8_E17
         # !_LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E14', type is buried 
_LC1_E14 = LCELL( _EQ176);
  _EQ176 =  _LC4_E14 &  _LC7_E14 & !_LC7_G15
         #  _LC8_E14;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E30', type is buried 
-- synthesized logic cell 
_LC8_E30 = LCELL( _EQ177);
  _EQ177 =  _LC2_E31 &  _LC2_E32 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:137|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E30', type is buried 
_LC1_E30 = LCELL( _EQ178);
  _EQ178 =  _LC4_E30 &  _LC7_E30 & !_LC7_G15
         #  _LC8_E30;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_I15', type is buried 
_LC8_I15 = LCELL( _EQ179);
  _EQ179 =  _LC4_G15 &  _LC6_I15
         # !_LC4_G15 &  _LC7_I15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_I16', type is buried 
_LC5_I16 = LCELL( _EQ180);
  _EQ180 =  _LC3_I16 &  _LC4_G15
         # !_LC4_G15 &  _LC4_I16
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_I6', type is buried 
_LC7_I6  = LCELL( _EQ181);
  _EQ181 =  _LC5_I6 & !_LC8_I25
         #  _LC6_I6 &  _LC8_I25
         # !_LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:170|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_I6', type is buried 
_LC4_I6  = LCELL( _EQ182);
  _EQ182 =  _LC2_I6 &  _LC4_G15
         #  _LC3_I6 & !_LC4_G15
         #  _LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|result_node' from file "muxlut.tdf" line 173, column 80
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = LCELL( _EQ183);
  _EQ183 =  _LC1_I6 &  _LC1_J13 &  _LC7_A14
         #  _LC1_I6 &  _LC8_A14;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_I6', type is buried 
-- synthesized logic cell 
_LC8_I6  = LCELL( _EQ184);
  _EQ184 = !_LC3_I25 &  _LC5_I16 &  _LC8_I15
         # !_LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I6', type is buried 
_LC1_I6  = LCELL( _EQ185);
  _EQ185 =  _LC3_I25 &  _LC4_I6 &  _LC7_I6
         #  _LC8_I6;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|~50~1' from file "muxlut.tdf" line 174, column 63
-- Equation name is '_LC7_A14', type is buried 
-- synthesized logic cell 
_LC7_A14 = LCELL( _EQ186);
  _EQ186 =  _LC2_A14 & !_LC3_G15
         # !_LC3_G15 &  _LC6_A14
         # !_LC2_G15 & !_LC3_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:560|muxlut:236|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_A14', type is buried 
-- synthesized logic cell 
_LC8_A14 = LCELL( _EQ187);
  _EQ187 =  _LC1_E14 &  _LC1_E30 &  _LC3_G15
         #  _LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_J2', type is buried 
_LC7_J2  = LCELL( _EQ188);
  _EQ188 =  _LC4_G15 &  _LC5_J2
         # !_LC4_G15 &  _LC6_J2
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_J15', type is buried 
_LC2_J15 = LCELL( _EQ189);
  _EQ189 =  _LC4_G15 &  _LC5_J15
         # !_LC4_G15 &  _LC6_J15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_J4', type is buried 
_LC2_J4  = LCELL( _EQ190);
  _EQ190 =  _LC4_G15 &  _LC4_J4
         # !_LC4_G15 &  _LC5_J4
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_J7', type is buried 
_LC1_J7  = LCELL( _EQ191);
  _EQ191 =  _LC4_G15 &  _LC8_J7
         #  _LC1_J18 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:92|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_H32', type is buried 
-- synthesized logic cell 
_LC4_H32 = LCELL( _EQ192);
  _EQ192 =  _LC2_H32 &  _LC4_G15
         #  _LC3_H32 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:92|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_H32', type is buried 
-- synthesized logic cell 
_LC7_H32 = LCELL( _EQ193);
  _EQ193 =  _LC4_G15 &  _LC5_H32
         # !_LC4_G15 &  _LC6_H32;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:111|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_H28', type is buried 
-- synthesized logic cell 
_LC5_H28 = LCELL( _EQ194);
  _EQ194 =  _LC3_H28 &  _LC4_G15
         # !_LC4_G15 &  _LC4_H28;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:111|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_H28', type is buried 
-- synthesized logic cell 
_LC8_H28 = LCELL( _EQ195);
  _EQ195 =  _LC4_G15 &  _LC6_H28
         # !_LC4_G15 &  _LC7_H28;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|:41' from file "muxlut.tdf" line 173, column 46
-- Equation name is '_LC2_H28', type is buried 
_LC2_H28 = LCELL( _EQ196);
  _EQ196 =  _LC5_H28 &  _LC7_G15 &  _LC8_H28
         #  _LC1_G15 &  _LC5_H28 &  _LC7_G15
         # !_LC1_G15 &  _LC7_G15 &  _LC8_H28;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|:45' from file "muxlut.tdf" line 173, column 69
-- Equation name is '_LC8_H32', type is buried 
_LC8_H32 = LCELL( _EQ197);
  _EQ197 =  _LC4_H32 & !_LC7_G15 &  _LC7_H32
         #  _LC1_G15 &  _LC4_H32 & !_LC7_G15
         # !_LC1_G15 & !_LC7_G15 &  _LC7_H32;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_J2', type is buried 
-- synthesized logic cell 
_LC8_J2  = LCELL( _EQ198);
  _EQ198 =  _LC1_J7 &  _LC2_J4 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:104|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_J2', type is buried 
_LC2_J2  = LCELL( _EQ199);
  _EQ199 =  _LC2_J15 & !_LC7_G15 &  _LC7_J2
         #  _LC8_J2;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_E26', type is buried 
_LC3_E26 = LCELL( _EQ200);
  _EQ200 =  _LC4_G15 &  _LC6_E26
         # !_LC4_G15 &  _LC7_E26
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E24', type is buried 
_LC2_E24 = LCELL( _EQ201);
  _EQ201 =  _LC4_G15 &  _LC6_E24
         # !_LC4_G15 &  _LC7_E24
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E32', type is buried 
_LC1_E32 = LCELL( _EQ202);
  _EQ202 =  _LC4_G15 &  _LC6_E32
         # !_LC4_G15 &  _LC7_E32
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E21', type is buried 
_LC5_E21 = LCELL( _EQ203);
  _EQ203 =  _LC1_E21 &  _LC4_G15
         #  _LC3_E21 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:92|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E4', type is buried 
_LC1_E4  = LCELL( _EQ204);
  _EQ204 =  _LC4_G15 &  _LC6_E4
         # !_LC4_G15 &  _LC7_E4
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:92|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E2', type is buried 
_LC2_E2  = LCELL( _EQ205);
  _EQ205 =  _LC4_G15 &  _LC6_E2
         #  _LC1_E11 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:111|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E3', type is buried 
_LC4_E3  = LCELL( _EQ206);
  _EQ206 =  _LC1_E3 &  _LC4_G15
         #  _LC3_E3 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:111|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_E12', type is buried 
_LC3_E12 = LCELL( _EQ207);
  _EQ207 =  _LC4_G15 &  _LC7_E12
         #  _LC2_E11 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_E3', type is buried 
-- synthesized logic cell 
_LC8_E3  = LCELL( _EQ208);
  _EQ208 =  _LC3_E12 &  _LC4_E3 &  _LC7_G15
         # !_LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E13', type is buried 
_LC2_E13 = LCELL( _EQ209);
  _EQ209 =  _LC1_E4 &  _LC2_E2 & !_LC7_G15
         #  _LC8_E3;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_E21', type is buried 
-- synthesized logic cell 
_LC6_E21 = LCELL( _EQ210);
  _EQ210 =  _LC1_E32 &  _LC5_E21 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:137|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E21', type is buried 
_LC2_E21 = LCELL( _EQ211);
  _EQ211 =  _LC2_E24 &  _LC3_E26 & !_LC7_G15
         #  _LC6_E21;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_I5', type is buried 
_LC3_I5  = LCELL( _EQ212);
  _EQ212 =  _LC4_G15 &  _LC4_I5
         # !_LC4_G15 &  _LC5_I5
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_I16', type is buried 
_LC8_I16 = LCELL( _EQ213);
  _EQ213 =  _LC4_G15 &  _LC6_I16
         # !_LC4_G15 &  _LC7_I16
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_I17', type is buried 
_LC6_I17 = LCELL( _EQ214);
  _EQ214 =  _LC3_I17 & !_LC8_I25
         #  _LC5_I17 &  _LC8_I25
         # !_LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:170|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_I17', type is buried 
_LC2_I17 = LCELL( _EQ215);
  _EQ215 =  _LC1_I4 &  _LC4_G15
         #  _LC3_E11 & !_LC4_G15
         #  _LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|result_node' from file "muxlut.tdf" line 173, column 80
-- Equation name is '_LC3_E13', type is buried 
_LC3_E13 = LCELL( _EQ216);
  _EQ216 =  _LC1_H32 &  _LC2_J2 &  _LC4_I17
         #  _LC4_I17 &  _LC5_E13;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I16', type is buried 
-- synthesized logic cell 
_LC1_I16 = LCELL( _EQ217);
  _EQ217 =  _LC3_I5 & !_LC3_I25 &  _LC8_I16
         # !_LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_I17', type is buried 
_LC4_I17 = LCELL( _EQ218);
  _EQ218 =  _LC2_I17 &  _LC3_I25 &  _LC6_I17
         #  _LC1_I16;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|~50~1' from file "muxlut.tdf" line 174, column 63
-- Equation name is '_LC1_H32', type is buried 
-- synthesized logic cell 
_LC1_H32 = LCELL( _EQ219);
  _EQ219 = !_LC3_G15 &  _LC8_H32
         #  _LC2_H28 & !_LC3_G15
         # !_LC2_G15 & !_LC3_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:642|muxlut:236|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E13', type is buried 
-- synthesized logic cell 
_LC5_E13 = LCELL( _EQ220);
  _EQ220 =  _LC2_E13 &  _LC2_E21 &  _LC3_G15
         #  _LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_E8', type is buried 
_LC6_E8  = LCELL( _EQ221);
  _EQ221 =  _LC3_E8 &  _LC4_G15
         #  _LC4_E8 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_J3', type is buried 
_LC1_J3  = LCELL( _EQ222);
  _EQ222 =  _LC4_G15 &  _LC4_J3
         # !_LC4_G15 &  _LC5_J3
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_J4', type is buried 
_LC3_J4  = LCELL( _EQ223);
  _EQ223 =  _LC4_G15 &  _LC6_J4
         # !_LC4_G15 &  _LC7_J4
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_J18', type is buried 
_LC6_J18 = LCELL( _EQ224);
  _EQ224 =  _LC3_J18 &  _LC4_G15
         # !_LC4_G15 &  _LC4_J18
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:92|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_H34', type is buried 
-- synthesized logic cell 
_LC3_H34 = LCELL( _EQ225);
  _EQ225 =  _LC1_H34 &  _LC4_G15
         #  _LC2_H34 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:92|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_H34', type is buried 
-- synthesized logic cell 
_LC7_H34 = LCELL( _EQ226);
  _EQ226 =  _LC4_G15 &  _LC4_H34
         # !_LC4_G15 &  _LC5_H34;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:111|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_H36', type is buried 
-- synthesized logic cell 
_LC7_H36 = LCELL( _EQ227);
  _EQ227 =  _LC4_G15 &  _LC5_H36
         # !_LC4_G15 &  _LC6_H36;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:111|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_H36', type is buried 
-- synthesized logic cell 
_LC8_H36 = LCELL( _EQ228);
  _EQ228 =  _LC4_E20 &  _LC4_G15
         #  _LC1_H28 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|:41' from file "muxlut.tdf" line 173, column 46
-- Equation name is '_LC1_H36', type is buried 
_LC1_H36 = LCELL( _EQ229);
  _EQ229 =  _LC7_G15 &  _LC7_H36 &  _LC8_H36
         #  _LC1_G15 &  _LC7_G15 &  _LC7_H36
         # !_LC1_G15 &  _LC7_G15 &  _LC8_H36;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|:45' from file "muxlut.tdf" line 173, column 69
-- Equation name is '_LC8_H34', type is buried 
_LC8_H34 = LCELL( _EQ230);
  _EQ230 =  _LC3_H34 & !_LC7_G15 &  _LC7_H34
         #  _LC1_G15 &  _LC3_H34 & !_LC7_G15
         # !_LC1_G15 & !_LC7_G15 &  _LC7_H34;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_J18', type is buried 
-- synthesized logic cell 
_LC2_J18 = LCELL( _EQ231);
  _EQ231 =  _LC3_J4 &  _LC6_J18 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:104|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_E13', type is buried 
_LC6_E13 = LCELL( _EQ232);
  _EQ232 =  _LC1_J3 &  _LC6_E8 & !_LC7_G15
         #  _LC2_J18;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_E35', type is buried 
_LC3_E35 = LCELL( _EQ233);
  _EQ233 =  _LC1_E35 &  _LC4_G15
         #  _LC2_E35 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E24', type is buried 
_LC1_E24 = LCELL( _EQ234);
  _EQ234 =  _LC1_E8 &  _LC4_G15
         # !_LC4_G15 &  _LC8_E24
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_E36', type is buried 
_LC3_E36 = LCELL( _EQ235);
  _EQ235 =  _LC4_G15 &  _LC5_E36
         # !_LC4_G15 &  _LC8_E36
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E35', type is buried 
_LC7_E35 = LCELL( _EQ236);
  _EQ236 =  _LC4_E35 &  _LC4_G15
         # !_LC4_G15 &  _LC6_E35
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:92|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E4', type is buried 
_LC5_E4  = LCELL( _EQ237);
  _EQ237 =  _LC2_E8 &  _LC4_G15
         # !_LC4_G15 &  _LC8_E4
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:92|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_E9', type is buried 
_LC6_E9  = LCELL( _EQ238);
  _EQ238 =  _LC1_E9 &  _LC4_G15
         #  _LC2_E9 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:111|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E8', type is buried 
_LC5_E8  = LCELL( _EQ239);
  _EQ239 =  _LC4_G15 &  _LC7_E8
         # !_LC4_G15 &  _LC8_E8
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:111|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E7', type is buried 
_LC5_E7  = LCELL( _EQ240);
  _EQ240 =  _LC3_E7 &  _LC4_G15
         #  _LC4_E7 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_E7', type is buried 
-- synthesized logic cell 
_LC6_E7  = LCELL( _EQ241);
  _EQ241 =  _LC5_E7 &  _LC5_E8 &  _LC7_G15
         # !_LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E7', type is buried 
_LC2_E7  = LCELL( _EQ242);
  _EQ242 =  _LC5_E4 &  _LC6_E9 & !_LC7_G15
         #  _LC6_E7;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E35', type is buried 
-- synthesized logic cell 
_LC8_E35 = LCELL( _EQ243);
  _EQ243 =  _LC3_E36 &  _LC7_E35 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:137|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E35', type is buried 
_LC5_E35 = LCELL( _EQ244);
  _EQ244 =  _LC1_E24 &  _LC3_E35 & !_LC7_G15
         #  _LC8_E35;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I5', type is buried 
_LC1_I5  = LCELL( _EQ245);
  _EQ245 =  _LC4_G15 &  _LC6_I5
         # !_LC4_G15 &  _LC7_I5
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_I10', type is buried 
_LC6_I10 = LCELL( _EQ246);
  _EQ246 =  _LC4_G15 &  _LC4_I10
         # !_LC4_G15 &  _LC5_I10
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_I4', type is buried 
_LC8_I4  = LCELL( _EQ247);
  _EQ247 =  _LC6_I4 & !_LC8_I25
         #  _LC7_I4 &  _LC8_I25
         # !_LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:170|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_I4', type is buried 
_LC5_I4  = LCELL( _EQ248);
  _EQ248 =  _LC3_I4 &  _LC4_G15
         # !_LC4_G15 &  _LC4_I4
         #  _LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|result_node' from file "muxlut.tdf" line 173, column 80
-- Equation name is '_LC4_E13', type is buried 
_LC4_E13 = LCELL( _EQ249);
  _EQ249 =  _LC2_I4 &  _LC6_E13 &  _LC6_H34
         #  _LC2_I4 &  _LC7_E13;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I10', type is buried 
-- synthesized logic cell 
_LC1_I10 = LCELL( _EQ250);
  _EQ250 =  _LC1_I5 & !_LC3_I25 &  _LC6_I10
         # !_LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_I4', type is buried 
_LC2_I4  = LCELL( _EQ251);
  _EQ251 =  _LC3_I25 &  _LC5_I4 &  _LC8_I4
         #  _LC1_I10;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|~50~1' from file "muxlut.tdf" line 174, column 63
-- Equation name is '_LC6_H34', type is buried 
-- synthesized logic cell 
_LC6_H34 = LCELL( _EQ252);
  _EQ252 = !_LC3_G15 &  _LC8_H34
         #  _LC1_H36 & !_LC3_G15
         # !_LC2_G15 & !_LC3_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:724|muxlut:236|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E13', type is buried 
-- synthesized logic cell 
_LC7_E13 = LCELL( _EQ253);
  _EQ253 =  _LC2_E7 &  _LC3_G15 &  _LC5_E35
         #  _LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_J5', type is buried 
_LC4_J5  = LCELL( _EQ254);
  _EQ254 =  _LC2_J5 &  _LC4_G15
         #  _LC3_J5 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_J3', type is buried 
_LC3_J3  = LCELL( _EQ255);
  _EQ255 =  _LC4_G15 &  _LC6_J3
         # !_LC4_G15 &  _LC7_J3
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_J4', type is buried 
_LC1_J4  = LCELL( _EQ256);
  _EQ256 =  _LC1_I2 &  _LC4_G15
         # !_LC4_G15 &  _LC8_J4
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_J5', type is buried 
_LC7_J5  = LCELL( _EQ257);
  _EQ257 =  _LC4_G15 &  _LC5_J5
         # !_LC4_G15 &  _LC6_J5
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:92|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E29', type is buried 
-- synthesized logic cell 
_LC4_E29 = LCELL( _EQ258);
  _EQ258 =  _LC1_E29 &  _LC4_G15
         #  _LC3_E29 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:92|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E29', type is buried 
-- synthesized logic cell 
_LC7_E29 = LCELL( _EQ259);
  _EQ259 =  _LC4_G15 &  _LC5_E29
         # !_LC4_G15 &  _LC6_E29;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:111|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E19', type is buried 
-- synthesized logic cell 
_LC4_E19 = LCELL( _EQ260);
  _EQ260 =  _LC1_E19 &  _LC4_G15
         #  _LC3_E19 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:111|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E19', type is buried 
-- synthesized logic cell 
_LC7_E19 = LCELL( _EQ261);
  _EQ261 =  _LC4_G15 &  _LC5_E19
         # !_LC4_G15 &  _LC6_E19;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|:41' from file "muxlut.tdf" line 173, column 46
-- Equation name is '_LC8_E19', type is buried 
_LC8_E19 = LCELL( _EQ262);
  _EQ262 =  _LC4_E19 &  _LC7_E19 &  _LC7_G15
         #  _LC1_G15 &  _LC4_E19 &  _LC7_G15
         # !_LC1_G15 &  _LC7_E19 &  _LC7_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|:45' from file "muxlut.tdf" line 173, column 69
-- Equation name is '_LC8_E29', type is buried 
_LC8_E29 = LCELL( _EQ263);
  _EQ263 =  _LC4_E29 &  _LC7_E29 & !_LC7_G15
         #  _LC1_G15 &  _LC4_E29 & !_LC7_G15
         # !_LC1_G15 &  _LC7_E29 & !_LC7_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_J5', type is buried 
-- synthesized logic cell 
_LC8_J5  = LCELL( _EQ264);
  _EQ264 =  _LC1_J4 &  _LC7_G15 &  _LC7_J5
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:104|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_J5', type is buried 
_LC1_J5  = LCELL( _EQ265);
  _EQ265 =  _LC3_J3 &  _LC4_J5 & !_LC7_G15
         #  _LC8_J5;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E34', type is buried 
_LC4_E34 = LCELL( _EQ266);
  _EQ266 =  _LC1_E34 &  _LC4_G15
         #  _LC3_E34 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E34', type is buried 
_LC7_E34 = LCELL( _EQ267);
  _EQ267 =  _LC4_G15 &  _LC5_E34
         # !_LC4_G15 &  _LC6_E34
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E25', type is buried 
_LC4_E25 = LCELL( _EQ268);
  _EQ268 =  _LC4_G15 &  _LC7_E25
         # !_LC4_G15 &  _LC8_E25
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E31', type is buried 
_LC1_E31 = LCELL( _EQ269);
  _EQ269 =  _LC4_G15 &  _LC8_E31
         #  _LC2_E29 & !_LC4_G15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:92|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E18', type is buried 
_LC4_E18 = LCELL( _EQ270);
  _EQ270 =  _LC2_E18 &  _LC4_G15
         #  _LC3_E18 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:92|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E9', type is buried 
_LC5_E9  = LCELL( _EQ271);
  _EQ271 =  _LC4_E9 &  _LC4_G15
         # !_LC4_G15 &  _LC7_E9
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:111|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E3', type is buried 
_LC2_E3  = LCELL( _EQ272);
  _EQ272 =  _LC4_G15 &  _LC5_E3
         # !_LC4_G15 &  _LC6_E3
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:111|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E18', type is buried 
_LC7_E18 = LCELL( _EQ273);
  _EQ273 =  _LC4_G15 &  _LC5_E18
         # !_LC4_G15 &  _LC6_E18
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_E18', type is buried 
-- synthesized logic cell 
_LC8_E18 = LCELL( _EQ274);
  _EQ274 =  _LC2_E3 &  _LC7_E18 &  _LC7_G15
         # !_LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E18', type is buried 
_LC1_E18 = LCELL( _EQ275);
  _EQ275 =  _LC4_E18 &  _LC5_E9 & !_LC7_G15
         #  _LC8_E18;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E34', type is buried 
-- synthesized logic cell 
_LC8_E34 = LCELL( _EQ276);
  _EQ276 =  _LC1_E31 &  _LC4_E25 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:137|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E34', type is buried 
_LC2_E34 = LCELL( _EQ277);
  _EQ277 =  _LC4_E34 &  _LC7_E34 & !_LC7_G15
         #  _LC8_E34;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_I5', type is buried 
_LC2_I5  = LCELL( _EQ278);
  _EQ278 =  _LC4_G15 &  _LC8_I5
         #  _LC2_I2 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_I10', type is buried 
_LC3_I10 = LCELL( _EQ279);
  _EQ279 =  _LC4_G15 &  _LC7_I10
         # !_LC4_G15 &  _LC8_I10
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_I12', type is buried 
_LC7_I12 = LCELL( _EQ280);
  _EQ280 =  _LC5_I12 & !_LC8_I25
         #  _LC6_I12 &  _LC8_I25
         # !_LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:170|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_I12', type is buried 
_LC4_I12 = LCELL( _EQ281);
  _EQ281 =  _LC2_I12 &  _LC4_G15
         #  _LC3_I12 & !_LC4_G15
         #  _LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|result_node' from file "muxlut.tdf" line 173, column 80
-- Equation name is '_LC1_E16', type is buried 
_LC1_E16 = LCELL( _EQ282);
  _EQ282 =  _LC1_I12 &  _LC1_J5 &  _LC2_E19
         #  _LC1_I12 &  _LC2_E16;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_I12', type is buried 
-- synthesized logic cell 
_LC8_I12 = LCELL( _EQ283);
  _EQ283 =  _LC2_I5 &  _LC3_I10 & !_LC3_I25
         # !_LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I12', type is buried 
_LC1_I12 = LCELL( _EQ284);
  _EQ284 =  _LC3_I25 &  _LC4_I12 &  _LC7_I12
         #  _LC8_I12;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|~50~1' from file "muxlut.tdf" line 174, column 63
-- Equation name is '_LC2_E19', type is buried 
-- synthesized logic cell 
_LC2_E19 = LCELL( _EQ285);
  _EQ285 = !_LC3_G15 &  _LC8_E29
         # !_LC3_G15 &  _LC8_E19
         # !_LC2_G15 & !_LC3_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:806|muxlut:236|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E16', type is buried 
-- synthesized logic cell 
_LC2_E16 = LCELL( _EQ286);
  _EQ286 =  _LC1_E18 &  _LC2_E34 &  _LC3_G15
         #  _LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_J9', type is buried 
_LC4_J9  = LCELL( _EQ287);
  _EQ287 =  _LC2_J9 &  _LC4_G15
         #  _LC3_J9 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_J15', type is buried 
_LC3_J15 = LCELL( _EQ288);
  _EQ288 =  _LC4_G15 &  _LC7_J15
         # !_LC4_G15 &  _LC8_J15
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_J9', type is buried 
_LC7_J9  = LCELL( _EQ289);
  _EQ289 =  _LC4_G15 &  _LC5_J9
         # !_LC4_G15 &  _LC6_J9
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_J18', type is buried 
_LC5_J18 = LCELL( _EQ290);
  _EQ290 =  _LC4_G15 &  _LC7_J18
         # !_LC4_G15 &  _LC8_J18
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:92|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E23', type is buried 
-- synthesized logic cell 
_LC5_E23 = LCELL( _EQ291);
  _EQ291 =  _LC3_E23 &  _LC4_G15
         #  _LC4_E23 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:92|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E23', type is buried 
-- synthesized logic cell 
_LC8_E23 = LCELL( _EQ292);
  _EQ292 =  _LC4_G15 &  _LC6_E23
         # !_LC4_G15 &  _LC7_E23;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:111|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E20', type is buried 
-- synthesized logic cell 
_LC5_E20 = LCELL( _EQ293);
  _EQ293 =  _LC2_E20 &  _LC4_G15
         #  _LC3_E20 & !_LC4_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:111|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E20', type is buried 
-- synthesized logic cell 
_LC8_E20 = LCELL( _EQ294);
  _EQ294 =  _LC4_G15 &  _LC6_E20
         # !_LC4_G15 &  _LC7_E20;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|:41' from file "muxlut.tdf" line 173, column 46
-- Equation name is '_LC1_E20', type is buried 
_LC1_E20 = LCELL( _EQ295);
  _EQ295 =  _LC5_E20 &  _LC7_G15 &  _LC8_E20
         #  _LC1_G15 &  _LC5_E20 &  _LC7_G15
         # !_LC1_G15 &  _LC7_G15 &  _LC8_E20;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|:45' from file "muxlut.tdf" line 173, column 69
-- Equation name is '_LC2_E23', type is buried 
_LC2_E23 = LCELL( _EQ296);
  _EQ296 =  _LC5_E23 & !_LC7_G15 &  _LC8_E23
         #  _LC1_G15 &  _LC5_E23 & !_LC7_G15
         # !_LC1_G15 & !_LC7_G15 &  _LC8_E23;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_J9', type is buried 
-- synthesized logic cell 
_LC8_J9  = LCELL( _EQ297);
  _EQ297 =  _LC5_J18 &  _LC7_G15 &  _LC7_J9
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:104|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_J9', type is buried 
_LC1_J9  = LCELL( _EQ298);
  _EQ298 =  _LC3_J15 &  _LC4_J9 & !_LC7_G15
         #  _LC8_J9;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E33', type is buried 
_LC4_E33 = LCELL( _EQ299);
  _EQ299 =  _LC2_E33 &  _LC4_G15
         #  _LC3_E33 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E33', type is buried 
_LC7_E33 = LCELL( _EQ300);
  _EQ300 =  _LC4_G15 &  _LC5_E33
         # !_LC4_G15 &  _LC6_E33
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_E32', type is buried 
_LC3_E32 = LCELL( _EQ301);
  _EQ301 =  _LC1_E23 &  _LC4_G15
         # !_LC4_G15 &  _LC8_E32
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_E21', type is buried 
_LC4_E21 = LCELL( _EQ302);
  _EQ302 =  _LC4_G15 &  _LC7_E21
         # !_LC4_G15 &  _LC8_E21
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:92|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E10', type is buried 
_LC4_E10 = LCELL( _EQ303);
  _EQ303 =  _LC2_E10 &  _LC4_G15
         #  _LC3_E10 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:92|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E2', type is buried 
_LC1_E2  = LCELL( _EQ304);
  _EQ304 =  _LC4_G15 &  _LC7_E2
         # !_LC4_G15 &  _LC8_E2
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:111|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_E10', type is buried 
_LC7_E10 = LCELL( _EQ305);
  _EQ305 =  _LC4_G15 &  _LC5_E10
         # !_LC4_G15 &  _LC6_E10
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:111|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E7', type is buried 
_LC1_E7  = LCELL( _EQ306);
  _EQ306 =  _LC4_G15 &  _LC7_E7
         # !_LC4_G15 &  _LC8_E7
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_E10', type is buried 
-- synthesized logic cell 
_LC8_E10 = LCELL( _EQ307);
  _EQ307 =  _LC1_E7 &  _LC7_E10 &  _LC7_G15
         # !_LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E10', type is buried 
_LC1_E10 = LCELL( _EQ308);
  _EQ308 =  _LC1_E2 &  _LC4_E10 & !_LC7_G15
         #  _LC8_E10;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E33', type is buried 
-- synthesized logic cell 
_LC8_E33 = LCELL( _EQ309);
  _EQ309 =  _LC3_E32 &  _LC4_E21 &  _LC7_G15
         #  _LC2_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:137|muxlut:130|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E33', type is buried 
_LC1_E33 = LCELL( _EQ310);
  _EQ310 =  _LC4_E33 &  _LC7_E33 & !_LC7_G15
         #  _LC8_E33;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:54|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_I18', type is buried 
_LC4_I18 = LCELL( _EQ311);
  _EQ311 =  _LC1_I18 &  _LC4_G15
         #  _LC3_I18 & !_LC4_G15
         # !_LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:54|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_I18', type is buried 
_LC7_I18 = LCELL( _EQ312);
  _EQ312 =  _LC4_G15 &  _LC5_I18
         # !_LC4_G15 &  _LC6_I18
         #  _LC1_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:73|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_I17', type is buried 
_LC1_I17 = LCELL( _EQ313);
  _EQ313 =  _LC7_I17 & !_LC8_I25
         #  _LC8_I17 &  _LC8_I25
         # !_LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:170|muxlut:73|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_I3', type is buried 
_LC2_I3  = LCELL( _EQ314);
  _EQ314 =  _LC4_G15 &  _LC7_I3
         # !_LC4_G15 &  _LC8_I3
         #  _LC2_I25;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|result_node' from file "muxlut.tdf" line 173, column 80
-- Equation name is '_LC5_E15', type is buried 
_LC5_E15 = LCELL( _EQ315);
  _EQ315 =  _LC1_E15 &  _LC1_J9 &  _LC2_I18
         #  _LC2_E15 &  _LC2_I18;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_I18', type is buried 
-- synthesized logic cell 
_LC8_I18 = LCELL( _EQ316);
  _EQ316 = !_LC3_I25 &  _LC4_I18 &  _LC7_I18
         # !_LC6_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_I18', type is buried 
_LC2_I18 = LCELL( _EQ317);
  _EQ317 =  _LC1_I17 &  _LC2_I3 &  _LC3_I25
         #  _LC8_I18;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|~50~1' from file "muxlut.tdf" line 174, column 63
-- Equation name is '_LC1_E15', type is buried 
-- synthesized logic cell 
_LC1_E15 = LCELL( _EQ318);
  _EQ318 =  _LC2_E23 & !_LC3_G15
         #  _LC1_E20 & !_LC3_G15
         # !_LC2_G15 & !_LC3_G15;

-- Node name is '|LPM_RAM_DP:14|altdpram:sram|lpm_mux:mux|muxlut:888|muxlut:236|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E15', type is buried 
-- synthesized logic cell 
_LC2_E15 = LCELL( _EQ319);
  _EQ319 =  _LC1_E10 &  _LC1_E33 &  _LC3_G15
         #  _LC6_G15;

-- Node name is '|LPM_SHIFTREG:1|dffs0' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC2_B36', type is buried 
!_LC2_B36 = _LC2_B36~NOT;
_LC2_B36~NOT = DFFE( _EQ320,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ320 = !data & !_LC1_B22
         #  _LC7_B22;

-- Node name is '|LPM_SHIFTREG:1|dffs1' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC8_B36', type is buried 
!_LC8_B36 = _LC8_B36~NOT;
_LC8_B36~NOT = DFFE( _EQ321,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ321 = !_LC1_B22 & !_LC2_B36 &  _LC7_B36;

-- Node name is '|LPM_SHIFTREG:1|dffs2' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC3_B36', type is buried 
!_LC3_B36 = _LC3_B36~NOT;
_LC3_B36~NOT = DFFE( _EQ322,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ322 = !_LC4_B36 & !_LC8_B36;

-- Node name is '|LPM_SHIFTREG:1|dffs3' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC7_A24', type is buried 
!_LC7_A24 = _LC7_A24~NOT;
_LC7_A24~NOT = DFFE( _EQ323,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ323 = !_LC3_B36 & !_LC4_B36;

-- Node name is '|LPM_SHIFTREG:1|dffs4' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC8_A24', type is buried 
!_LC8_A24 = _LC8_A24~NOT;
_LC8_A24~NOT = DFFE( _EQ324,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ324 = !_LC4_B36 & !_LC7_A24;

-- Node name is '|LPM_SHIFTREG:1|dffs5' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC8_E9', type is buried 
!_LC8_E9 = _LC8_E9~NOT;
_LC8_E9~NOT = DFFE( _EQ325,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ325 = !_LC4_B36 & !_LC8_A24;

-- Node name is '|LPM_SHIFTREG:1|dffs6' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC3_E9', type is buried 
!_LC3_E9 = _LC3_E9~NOT;
_LC3_E9~NOT = DFFE( _EQ326,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ326 = !_LC4_B36 & !_LC8_E9;

-- Node name is '|LPM_SHIFTREG:1|dffs7' from file "lpm_shiftreg.tdf" line 60, column 7
-- Equation name is '_LC5_B36', type is buried 
!_LC5_B36 = _LC5_B36~NOT;
_LC5_B36~NOT = DFFE( _EQ327,  _LC8_I20, !_LC6_B36,  VCC,  VCC);
  _EQ327 = !_LC3_E9 & !_LC4_B36;

-- Node name is '|LPM_SHIFTREG:1|~216~1' from file "lpm_shiftreg.tdf" line 134, column 8
-- Equation name is '_LC4_B36', type is buried 
-- synthesized logic cell 
!_LC4_B36 = _LC4_B36~NOT;
_LC4_B36~NOT = LCELL( _EQ328);
  _EQ328 = !data & !_LC1_B22 & !_LC7_B22
         # !_LC1_B22 & !_LC7_B22 &  _LC7_B36;

-- Node name is '|mux6:329|lpm_mux:lpm_mux_component|muxlut:67|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_I25', type is buried 
_LC8_I25 = LCELL( _EQ329);
  _EQ329 =  _LC6_G15 &  _LC6_I25
         #  _LC2_G15 &  _LC6_G15
         #  _LC4_G15;

-- Node name is '|mux6:329|lpm_mux:lpm_mux_component|muxlut:82|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_I25', type is buried 
_LC2_I25 = LCELL( _EQ330);
  _EQ330 =  _LC6_G15 &  _LC6_I25
         #  _LC2_G15 &  _LC6_G15
         #  _LC1_G15;

-- Node name is '|mux6:329|lpm_mux:lpm_mux_component|muxlut:97|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_I25', type is buried 
_LC3_I25 = LCELL( _EQ331);
  _EQ331 =  _LC6_G15 &  _LC6_I25
         #  _LC2_G15 &  _LC6_G15
         #  _LC7_G15;

-- Node name is '|mux6:329|lpm_mux:lpm_mux_component|muxlut:112|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_I25', type is buried 
_LC4_I25 = LCELL( _EQ332);
  _EQ332 =  _LC2_G15 & !_LC6_G15;

-- Node name is '|mux6:329|lpm_mux:lpm_mux_component|muxlut:127|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_E13', type is buried 
_LC1_E13 = LCELL( _EQ333);
  _EQ333 =  _LC3_G15 & !_LC6_G15;

-- Node name is '|mux18:169|lpm_mux:lpm_mux_component|muxlut:42|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_F17', type is buried 
_LC3_F17 = LCELL( _EQ334);
  _EQ334 =  _LC1_G14 &  _LC6_F18
         #  _LC1_G14 & !_LC8_F18
         # !_LC1_F17;

-- Node name is ':63' 
-- Equation name is '_LC7_B36', type is buried 
_LC7_B36 = DFFE( VCC,  _LC8_I20,  VCC,  VCC,  VCC);

-- Node name is ':173' 
-- Equation name is '_LC1_F17', type is buried 
_LC1_F17 = DFFE( VCC,  _LC1_G14,  VCC,  VCC,  VCC);

-- Node name is ':185' 
-- Equation name is '_LC3_B22', type is buried 
!_LC3_B22 = _LC3_B22~NOT;
_LC3_B22~NOT = LCELL( _EQ335);
  _EQ335 =  _LC7_B36 & !_LC8_B22;

-- Node name is ':204' 
-- Equation name is '_LC7_B22', type is buried 
!_LC7_B22 = _LC7_B22~NOT;
_LC7_B22~NOT = LCELL( _EQ336);
  _EQ336 =  data & !_LC1_B36
         # !_LC1_B36 &  _LC7_B36;

-- Node name is ':228' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = LCELL( _EQ337);
  _EQ337 =  _LC1_B36 &  _LC5_B27;

-- Node name is ':268' 
-- Equation name is '_LC6_B36', type is buried 
_LC6_B36 = DFFE( _EQ338,  _LC8_I20,  VCC,  VCC,  VCC);
  _EQ338 =  data &  _LC8_B22;

-- Node name is '~275~1' 
-- Equation name is '~275~1', location is LC2_B22, type is buried.
-- synthesized logic cell 
!_LC2_B22 = _LC2_B22~NOT;
_LC2_B22~NOT = LCELL( _LC1_B36);

-- Node name is ':275' 
-- Equation name is '_LC1_B36', type is buried 
!_LC1_B36 = _LC1_B36~NOT;
_LC1_B36~NOT = LCELL( _EQ339);
  _EQ339 = !_LC2_B36
         #  _LC5_B36;

-- Node name is '~321~1' 
-- Equation name is '~321~1', location is LC6_F18, type is buried.
-- synthesized logic cell 
_LC6_F18 = LCELL( _EQ340);
  _EQ340 =  _LC2_F18 &  _LC4_F18
         #  _LC5_F18
         # !_LC2_F18 & !_LC4_F18
         # !_LC4_F18 & !_LC8_G14;



Project Information            c:\kreitin\so startom i stopom\skut\project.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:07
   Partitioner                            00:00:00
   Fitter                                 00:00:05
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:13


Memory Allocated
-----------------

Peak memory allocated during compilation  = 31,610K
