// Seed: 1348716596
module module_0 (
    input tri id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri0 id_6
    , id_23,
    input wand id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    output wor id_13,
    input wand id_14,
    output tri0 id_15,
    output wire id_16,
    input wor id_17,
    input tri1 id_18,
    output wand id_19,
    input tri0 id_20,
    output wand id_21
);
  assign id_21 = id_0 & id_2 & id_3 ? id_10 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    output wire id_10,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    output tri id_18,
    input wand id_19,
    input supply1 id_20,
    input wand id_21,
    input wire id_22
);
  assign id_10 = 1'd0;
  always @(*) begin
    release id_2;
  end
  module_0(
      id_20,
      id_11,
      id_19,
      id_6,
      id_11,
      id_11,
      id_0,
      id_19,
      id_19,
      id_9,
      id_14,
      id_21,
      id_18,
      id_2,
      id_6,
      id_0,
      id_10,
      id_6,
      id_4,
      id_8,
      id_7,
      id_2
  );
endmodule
