
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Jade/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
source system.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8272 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/clockDiv.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port pos is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/flipflop.v:24]
WARNING: [Synth 8-2611] redeclaration of ansi port var is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/flipflop.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clk is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/flipflop.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/segmentDecoder.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port pos is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/singlePulser.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port var is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/singlePulser.v:26]
WARNING: [Synth 8-2611] redeclaration of ansi port clk is not allowed [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/singlePulser.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.059 ; gain = 112.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (2#1) [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/flipflop.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (3#1) [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/singlePulser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/new/system.v:124]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/.Xil/Vivado-3672-DESKTOP-U22CP5O/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (4#1) [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/.Xil/Vivado-3672-DESKTOP-U22CP5O/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_0' [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/.Xil/Vivado-3672-DESKTOP-U22CP5O/realtime/design_1_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_0' (5#1) [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/.Xil/Vivado-3672-DESKTOP-U22CP5O/realtime/design_1_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_adder_0' [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/.Xil/Vivado-3672-DESKTOP-U22CP5O/realtime/design_1_adder_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adder_0' (6#1) [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/.Xil/Vivado-3672-DESKTOP-U22CP5O/realtime/design_1_adder_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (7#1) [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/segmentDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (8#1) [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/segmentDecoder.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/quadSevenSeg.v:57]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/quadSevenSeg.v:57]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/quadSevenSeg.v:57]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/quadSevenSeg.v:57]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (9#1) [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/imports/new/quadSevenSeg.v:23]
WARNING: [Synth 8-3848] Net DIVOUT in module/entity system does not have driver. [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/new/system.v:105]
INFO: [Synth 8-6155] done synthesizing module 'system' (10#1) [C:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/new/system.v:23]
WARNING: [Synth 8-3331] design design_1 has unconnected port DIV
WARNING: [Synth 8-3331] design system has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.195 ; gain = 145.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.195 ; gain = 145.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.195 ; gain = 145.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'calculator/adder'
Finished Parsing XDC File [c:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'calculator/adder'
Parsing XDC File [c:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/ip/design_1_adder_0/design_1_adder_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'calculator/subtractor'
Finished Parsing XDC File [c:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/ip/design_1_adder_0/design_1_adder_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'calculator/subtractor'
Parsing XDC File [c:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_0/design_1_mult_gen_0_0/design_1_mult_gen_0_0_in_context.xdc] for cell 'calculator/multiplier'
Finished Parsing XDC File [c:/HWSynLab/Lab_4/Lab_4.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_0/design_1_mult_gen_0_0/design_1_mult_gen_0_0_in_context.xdc] for cell 'calculator/multiplier'
Parsing XDC File [C:/HWSynLab/Lab_4/Lab_4.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/HWSynLab/Lab_4/Lab_4.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/HWSynLab/Lab_4/Lab_4.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.809 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 808.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.875 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 808.875 ; gain = 0.066
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 808.875 ; gain = 470.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 808.875 ; gain = 470.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for calculator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for calculator/adder. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for calculator/subtractor. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for calculator/multiplier. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 808.875 ; gain = 470.816
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 808.875 ; gain = 470.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design system has port dp driven by constant 0
WARNING: [Synth 8-3331] design design_1 has unconnected port DIV
WARNING: [Synth 8-3331] design system has unconnected port btnC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 808.875 ; gain = 470.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.852 ; gain = 474.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 812.926 ; gain = 474.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_c_addsub_0_0 |         1|
|2     |design_1_mult_gen_0_0 |         1|
|3     |design_1_adder_0      |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |design_1_adder_0      |     1|
|2     |design_1_c_addsub_0_0 |     1|
|3     |design_1_mult_gen_0_0 |     1|
|4     |BUFG                  |     1|
|5     |LUT1                  |    20|
|6     |LUT2                  |    12|
|7     |LUT4                  |    12|
|8     |LUT5                  |     1|
|9     |LUT6                  |     5|
|10    |FDRE                  |    41|
|11    |IBUF                  |    13|
|12    |OBUF                  |    12|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   135|
|2     |  calculator         |design_1        |    18|
|3     |  fdivTarget         |clockDiv        |     3|
|4     |  flipDP             |flipflop        |     2|
|5     |  flipLP             |flipflop_0      |     2|
|6     |  flipRP             |flipflop_1      |     2|
|7     |  flipUP             |flipflop_2      |     2|
|8     |  \genblk1[0].fdiv   |clockDiv_3      |     2|
|9     |  \genblk1[10].fdiv  |clockDiv_4      |     2|
|10    |  \genblk1[11].fdiv  |clockDiv_5      |     2|
|11    |  \genblk1[12].fdiv  |clockDiv_6      |     2|
|12    |  \genblk1[13].fdiv  |clockDiv_7      |     2|
|13    |  \genblk1[14].fdiv  |clockDiv_8      |     2|
|14    |  \genblk1[15].fdiv  |clockDiv_9      |     2|
|15    |  \genblk1[16].fdiv  |clockDiv_10     |     2|
|16    |  \genblk1[17].fdiv  |clockDiv_11     |     2|
|17    |  \genblk1[1].fdiv   |clockDiv_12     |     2|
|18    |  \genblk1[2].fdiv   |clockDiv_13     |     2|
|19    |  \genblk1[3].fdiv   |clockDiv_14     |     2|
|20    |  \genblk1[4].fdiv   |clockDiv_15     |     2|
|21    |  \genblk1[5].fdiv   |clockDiv_16     |     2|
|22    |  \genblk1[6].fdiv   |clockDiv_17     |     2|
|23    |  \genblk1[7].fdiv   |clockDiv_18     |     2|
|24    |  \genblk1[8].fdiv   |clockDiv_19     |     2|
|25    |  \genblk1[9].fdiv   |clockDiv_20     |     2|
|26    |  pulseAdd           |singlePulser    |     2|
|27    |  pulseDiv           |singlePulser_21 |     3|
|28    |  pulseMul           |singlePulser_22 |     5|
|29    |  pulseSub           |singlePulser_23 |     7|
|30    |  q7seg              |quadSevenSeg    |    19|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 832.492 ; gain = 168.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 832.492 ; gain = 494.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 835.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 835.727 ; gain = 509.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 835.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/HWSynLab/Lab_4/Lab_4.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 17 14:27:58 2019...
