{
  "design": {
    "design_info": {
      "boundary_crc": "0xA67B62A710714F64",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ES2024.gen/sources_1/bd/Pmod_DHB1",
      "name": "Pmod_DHB1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "smartconnect_0": "",
      "axi_gpio_0": "",
      "ilslice_m1_direction": "",
      "ilslice_m2_direction": "",
      "ilconcat_gpio": "",
      "ilconcat_gpio2": "",
      "PWM_0": "",
      "ilslice_m1_enable": "",
      "ilslice_m2_enable": "",
      "ilconstant_0": "",
      "MotorFeedback_0": "",
      "ilslice_m1_feedback": "",
      "ilslice_m2_feedback": ""
    },
    "interface_ports": {
      "S_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "Pmod_DHB1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "S_AXI_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "S_AXI_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "S_AXI_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "S_AXI_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "S_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "S_AXI_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "S_AXI_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "S_AXI_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "S_AXI_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "S_AXI_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "s_axi_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "Pmod_DHB1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axi_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "gpio_tri_i": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "gpio2_tri_i": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "gpio_tri_o": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "ip_prop"
          }
        }
      },
      "gpio2_tri_o": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "ip_prop"
          }
        }
      },
      "gpio_tri_t": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "gpio2_tri_t": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "25",
        "xci_name": "Pmod_DHB1_smartconnect_0_0",
        "xci_path": "ip/Pmod_DHB1_smartconnect_0_0/Pmod_DHB1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "35",
        "xci_name": "Pmod_DHB1_axi_gpio_0_0",
        "xci_path": "ip/Pmod_DHB1_axi_gpio_0_0/Pmod_DHB1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_GPIO2_WIDTH": {
            "value": "4"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "C_TRI_DEFAULT": {
            "value": "0xFFFFFFFC"
          },
          "C_TRI_DEFAULT_2": {
            "value": "0xFFFFFFFC"
          }
        }
      },
      "ilslice_m1_direction": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "ilslice_m2_direction": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "ilconcat_gpio": {
        "vlnv": "xilinx.com:inline_hdl:ilconcat:1.0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN1_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN2_WIDTH": {
            "value": "2",
            "value_src": "propagated",
            "value_mode": "manual"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "ilconcat_gpio2": {
        "vlnv": "xilinx.com:inline_hdl:ilconcat:1.0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN1_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN2_WIDTH": {
            "value": "2",
            "value_src": "propagated",
            "value_mode": "manual"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "PWM_0": {
        "vlnv": "digilentinc.com:IP:PWM:2.0",
        "ip_revision": "12",
        "xci_name": "Pmod_DHB1_PWM_0_0",
        "xci_path": "ip/Pmod_DHB1_PWM_0_0/Pmod_DHB1_PWM_0_0.xci",
        "inst_hier_path": "PWM_0",
        "parameters": {
          "NUM_PWM": {
            "value": "2"
          }
        }
      },
      "ilslice_m1_enable": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "ilslice_m2_enable": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "ilconstant_0": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "MotorFeedback_0": {
        "vlnv": "digilentinc.com:IP:MotorFeedback:1.0",
        "ip_revision": "13",
        "xci_name": "Pmod_DHB1_MotorFeedback_0_0",
        "xci_path": "ip/Pmod_DHB1_MotorFeedback_0_0/Pmod_DHB1_MotorFeedback_0_0.xci",
        "inst_hier_path": "MotorFeedback_0"
      },
      "ilslice_m1_feedback": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "ilslice_m2_feedback": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI",
          "smartconnect_0/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "PWM_0/PWM_AXI",
          "smartconnect_0/M01_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "MotorFeedback_0/S00_AXI",
          "smartconnect_0/M02_AXI"
        ]
      }
    },
    "nets": {
      "PWM_0_pwm": {
        "ports": [
          "PWM_0/pwm",
          "ilslice_m1_enable/Din",
          "ilslice_m2_enable/Din"
        ]
      },
      "axi_gpio_0_gpio2_io_o": {
        "ports": [
          "axi_gpio_0/gpio2_io_o",
          "ilslice_m2_direction/Din"
        ]
      },
      "axi_gpio_0_gpio2_io_t": {
        "ports": [
          "axi_gpio_0/gpio2_io_t",
          "gpio2_tri_t"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "ilslice_m1_direction/Din"
        ]
      },
      "axi_gpio_0_gpio_io_t": {
        "ports": [
          "axi_gpio_0/gpio_io_t",
          "gpio_tri_t"
        ]
      },
      "gpio2_io_i_1": {
        "ports": [
          "gpio2_tri_i",
          "axi_gpio_0/gpio2_io_i",
          "ilslice_m2_feedback/Din"
        ]
      },
      "gpio_io_i_1": {
        "ports": [
          "gpio_tri_i",
          "axi_gpio_0/gpio_io_i",
          "ilslice_m1_feedback/Din"
        ]
      },
      "ilconcat_gpio2_dout": {
        "ports": [
          "ilconcat_gpio2/dout",
          "gpio2_tri_o"
        ]
      },
      "ilconcat_gpio_dout": {
        "ports": [
          "ilconcat_gpio/dout",
          "gpio_tri_o"
        ]
      },
      "ilconstant_0_dout": {
        "ports": [
          "ilconstant_0/dout",
          "ilconcat_gpio2/In2",
          "ilconcat_gpio/In2"
        ]
      },
      "ilslice_DIR1_Dout": {
        "ports": [
          "ilslice_m1_direction/Dout",
          "ilconcat_gpio/In1"
        ]
      },
      "ilslice_DIR2_Dout": {
        "ports": [
          "ilslice_m2_direction/Dout",
          "ilconcat_gpio2/In1"
        ]
      },
      "ilslice_EN1_Dout": {
        "ports": [
          "ilslice_m1_enable/Dout",
          "ilconcat_gpio/In0"
        ]
      },
      "ilslice_EN2_Dout": {
        "ports": [
          "ilslice_m2_enable/Dout",
          "ilconcat_gpio2/In0"
        ]
      },
      "ilslice_m1_feedback_Dout": {
        "ports": [
          "ilslice_m1_feedback/Dout",
          "MotorFeedback_0/m1_feedback"
        ]
      },
      "ilslice_m2_feedback_Dout": {
        "ports": [
          "ilslice_m2_feedback/Dout",
          "MotorFeedback_0/m2_feedback"
        ]
      },
      "s_axi_aclk_0_1": {
        "ports": [
          "s_axi_aclk",
          "smartconnect_0/aclk",
          "axi_gpio_0/s_axi_aclk",
          "PWM_0/pwm_axi_aclk",
          "MotorFeedback_0/s00_axi_aclk"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "s_axi_aresetn",
          "smartconnect_0/aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "PWM_0/pwm_axi_aresetn",
          "MotorFeedback_0/s00_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_MotorFeedback_0_S00_AXI_reg": {
                "address_block": "/MotorFeedback_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00020000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_PWM_0_PWM_AXI_reg": {
                "address_block": "/PWM_0/PWM_AXI/PWM_AXI_reg",
                "offset": "0x00010000",
                "range": "64K",
                "offset_base_param": "C_PWM_AXI_BASEADDR",
                "offset_high_param": "C_PWM_AXI_HIGHADDR"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}