[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   6061       tick       3008767       1391699       1343327       3008767 
      2   6061       tick       4348436       2124458       2108911       4348436 
      3   6061       tick       4352106       2126136       2106524       4352106 
      4   6061       tick       4340532       2119881       2103966       4340532 
      5   6061       tick       4367687       2133380       2108941       4367687 
      6   6061       tick       4354673       2127033       2111723       4354673 
      7   6061       tick       4352116       2125545       2110582       4352116 
      8   6061       tick       4353845       2126885       2108770       4353845 
      9   6061       tick       4345055       2122463       2107510       4345055 
     10   6061       tick       4361211       2130245       2100560       4361211 
     11   6061       tick       4364793       2132644       2095322       4364793 
     12   6061       tick       4367589       2132420       2095218       4367589 
     13   6061       tick       4341604       2120680       2103389       4341604 
     14   6061       tick       4348533       2124522       2104483       4348533 
     15   6061       tick       4361764       2130423       2108373       4361764 
     16   6061       tick       4352901       2126312       2110566       4352901 
     17   6061       tick       4349150       2124458       2109034       4349150 
     18   6061       tick       4346428       2123544       2107944       4346428 
     19   6061       tick       4347845       2123316       2108195       4347845 
     20   6061       exit        539687        263412        259383        539687 
