
---------- Begin Simulation Statistics ----------
final_tick                               1351850295000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302258                       # Simulator instruction rate (inst/s)
host_mem_usage                                4541496                       # Number of bytes of host memory used
host_op_rate                                   512120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4300.96                       # Real time elapsed on the host
host_tick_rate                               49638393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2202605322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.213493                       # Number of seconds simulated
sim_ticks                                213492635750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       576629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1153137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8296243                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     85186603                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29683815                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51339772                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21655957                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      92637093                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2634621                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4799068                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       260150119                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      226936089                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8296559                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490398                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23246730                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    334922633                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666923                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    377321427                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.117527                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.171452                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    245650784     65.10%     65.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     53752043     14.25%     79.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17303005      4.59%     83.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19023280      5.04%     88.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9926712      2.63%     91.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2957190      0.78%     92.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2459389      0.65%     93.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3002294      0.80%     93.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23246730      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    377321427                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582586                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288661                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739106                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378161      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830200     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739106     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719256      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666923                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458362                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.707941                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.707941                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    244595319                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    876731763                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50387590                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100394300                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8320908                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23277944                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115787003                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1248927                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30125485                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362774                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          92637093                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        64175081                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           349166296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1890248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            579744124                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         6582                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16641816                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.216956                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     69481980                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32318436                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.357761                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    426976078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.250778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.313104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      271529151     63.59%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8741195      2.05%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13006856      3.05%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9074901      2.13%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8490550      1.99%     72.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14181641      3.32%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6812718      1.60%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7810580      1.83%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       87328486     20.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    426976078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          122020                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78498                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  9193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9958388                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52379194                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.471124                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          149094199                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30122488                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      65277340                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142519566                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       715968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44416981                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    756468720                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118971711                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20241364                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    628148226                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       634498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29348960                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8320908                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30571012                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1004213                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8363053                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        44338                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        30704                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        54597                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62780456                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21697724                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        30704                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8904300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1054088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       706877646                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           611763224                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666614                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       471214802                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.432750                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            615779160                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      979584065                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     531005728                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.585500                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.585500                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1632090      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    489943116     75.56%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           85      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          135      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6522      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104748      0.02%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39986      0.01%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124907874     19.26%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31755034      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    648389590                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        151264                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       306181                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        84528                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       798934                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6386427                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009850                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4529340     70.92%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            8      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1830092     28.66%     99.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        26987      0.42%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    652992663                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1731336891                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    611678696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1090500483                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        756468720                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       648389590                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    334801783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1501387                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    480465426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    426976078                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.518562                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.105689                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    229010570     53.64%     53.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     46714348     10.94%     64.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39301666      9.20%     73.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29757025      6.97%     80.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27332286      6.40%     87.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22965001      5.38%     92.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     18027355      4.22%     96.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9460060      2.22%     98.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4407767      1.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    426976078                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.518529                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          64175553                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 486                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21238091                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13902758                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142519566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44416981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     268882534                       # number of misc regfile reads
system.switch_cpus_1.numCycles              426985271                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     144667962                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265430                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33407248                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62399819                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14354143                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4424591                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2147621668                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    833664112                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1009526275                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109507712                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47224348                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8320908                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    102079661                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      479260834                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2227904                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1382148377                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       109335917                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1110664253                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1563536387                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4808757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3292                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9470889                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3292                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4118976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        69872                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8207921                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          69872                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             338220                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       315380                       # Transaction distribution
system.membus.trans_dist::CleanEvict           261248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            238288                       # Transaction distribution
system.membus.trans_dist::ReadExResp           238288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        338220                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1729645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1729645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1729645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     57080832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     57080832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57080832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            576509                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  576509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              576509                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2585303000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3123826250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1351850295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1351850295000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3836797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1598016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3760112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          146625                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         146625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           825335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          825335                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3836797                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14279118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14279646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    360562880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              360585408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          696172                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40075328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5504929                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000598                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024447                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5501637     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3292      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5504929                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5707459500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7066246500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            264000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       573154                       # number of demand (read+write) hits
system.l2.demand_hits::total                   573187                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       573154                       # number of overall hits
system.l2.overall_hits::total                  573187                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          143                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4088802                       # number of demand (read+write) misses
system.l2.demand_misses::total                4088945                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          143                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4088802                       # number of overall misses
system.l2.overall_misses::total               4088945                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 160200907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     160214694500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13787000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 160200907500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    160214694500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4661956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4662132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4661956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4662132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.812500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.877057                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.877055                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.812500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.877057                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.877055                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 96412.587413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 39180.402353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39182.403896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 96412.587413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 39180.402353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39182.403896                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626175                       # number of writebacks
system.l2.writebacks::total                    626175                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4088802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4088945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4088802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4088945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     12357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 119312887500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119325244500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     12357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 119312887500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119325244500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.812500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.877057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.877055                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.812500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.877057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.877055                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86412.587413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29180.402353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29182.403896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86412.587413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29180.402353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29182.403896                       # average overall mshr miss latency
system.l2.replacements                         626300                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       971839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           971839                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       971839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       971839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          176                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3463073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3463073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       117022                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               117022                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        29603                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29603                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       146625                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           146625                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.201896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.201896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        29603                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29603                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    490937000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    490937000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.201896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.201896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16584.028646                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16584.028646                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       228733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                228733                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       596602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              596602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  35522129000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35522129000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       825335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            825335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.722860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.722860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 59540.747433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59540.747433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       596602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         596602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  29556109000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29556109000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.722860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.722860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 49540.747433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49540.747433                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       344421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             344454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3492200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3492343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13787000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 124678778500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 124692565500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3836621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3836797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.812500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96412.587413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 35702.072762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 35704.558659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3492200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3492343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     12357000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  89756778500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  89769135500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.812500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86412.587413                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 25702.072762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 25704.558659                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4065.044640                       # Cycle average of tags in use
system.l2.tags.total_refs                     1894391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    976101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.940774                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4065.044640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992443                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979736                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76739127                       # Number of tag accesses
system.l2.tags.data_accesses                 76739127                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3512437                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3512437                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3512437                       # number of overall hits
system.l3.overall_hits::total                 3512437                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          143                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       576365                       # number of demand (read+write) misses
system.l3.demand_misses::total                 576508                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          143                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       576365                       # number of overall misses
system.l3.overall_misses::total                576508                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     11496500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  50501088500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      50512585000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     11496500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  50501088500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     50512585000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          143                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4088802                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4088945                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          143                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4088802                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4088945                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.140962                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.140992                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.140962                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.140992                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 80395.104895                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87619.977792                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87618.185697                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 80395.104895                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87619.977792                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87618.185697                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              315380                       # number of writebacks
system.l3.writebacks::total                    315380                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          143                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       576365                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            576508                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          143                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       576365                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           576508                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     10066500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  44737438500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  44747505000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     10066500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  44737438500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  44747505000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.140962                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.140992                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.140962                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.140992                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70395.104895                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77619.977792                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77618.185697                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70395.104895                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77619.977792                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77618.185697                       # average overall mshr miss latency
system.l3.replacements                         645137                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626175                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626175                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626175                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626175                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1361                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1361                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        29602                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                29602                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        29603                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            29603                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000034                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000034                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000034                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       358314                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                358314                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       238288                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              238288                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  21494347000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   21494347000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       596602                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            596602                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.399409                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.399409                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90203.228866                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 90203.228866                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       238288                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         238288                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19111467000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19111467000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.399409                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.399409                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80203.228866                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80203.228866                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3154123                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3154123                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          143                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       338077                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           338220                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11496500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  29006741500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  29018238000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          143                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3492200                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3492343                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.096809                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.096846                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 80395.104895                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85799.215859                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 85796.930992                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          143                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       338077                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       338220                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10066500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  25625971500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  25636038000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.096809                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.096846                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70395.104895                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75799.215859                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 75796.930992                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8845441                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    677905                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     13.048201                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2219.052264                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       280.195093                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1632.967526                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     4.554961                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28631.230155                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.067720                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.008551                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.049834                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000139                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.873756                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32656                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 131971873                       # Number of tag accesses
system.l3.tags.data_accesses                131971873                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3492343                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       941555                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3792955                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           29603                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          29603                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           596602                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          596602                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3492343                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12326469                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    301767680                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          645137                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20184320                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4763685                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.014668                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.120219                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4693813     98.53%     98.53% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  69872      1.47%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4763685                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4730135500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        6148219000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     36887360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36896512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20184320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20184320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       576365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              576508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       315380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             315380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        42868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    172780480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172823348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        42868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94543402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94543402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94543402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        42868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    172780480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            267366749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    315380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    575634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035139592500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1492454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             297137                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      576508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     315380                       # Number of write requests accepted
system.mem_ctrls.readBursts                    576508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   315380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    731                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18881                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10185319000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2878885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20981137750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17689.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36439.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   275983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66598                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                576508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               315380                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  516228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       548545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.969709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.401284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.020691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       420652     76.69%     76.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93813     17.10%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15575      2.84%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5883      1.07%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3706      0.68%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1990      0.36%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1385      0.25%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1107      0.20%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4434      0.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       548545                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.794608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.006576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         18449     98.68%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          129      0.69%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           41      0.22%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           29      0.16%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           10      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18696                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.867191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.833450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10957     58.61%     58.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              481      2.57%     61.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6174     33.02%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              967      5.17%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              103      0.55%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18696                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36849728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20182336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36896512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20184320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       172.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  213183089000                       # Total gap between requests
system.mem_ctrls.avgGap                     239024.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     36840576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20182336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 42867.989183088255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 172561343.254670083523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94534108.537746131420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       576365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       315380                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4185250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  20976952500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5217321262500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     29267.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36395.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16542968.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1946999460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1034854755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2055863040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          819639180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16852814160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56305237260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34566235200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113581643055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.016679                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89315203250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7128940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117048492500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1969611840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1046873520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2055184740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          826482600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16852814160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57226767660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33790209600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113767944120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.889314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87290360250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7128940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 119073335500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     64174717                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489785204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099009                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511478                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     64174717                       # number of overall hits
system.cpu.icache.overall_hits::total      1489785204                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          364                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2552                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2188                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          364                       # number of overall misses
system.cpu.icache.overall_misses::total          2552                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     26140000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26140000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     26140000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26140000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     64175081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489787756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     64175081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489787756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 71813.186813                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10242.946708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 71813.186813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10242.946708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1853                       # number of writebacks
system.cpu.icache.writebacks::total              1853                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          188                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     14399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     14399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14399000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81812.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81812.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81812.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81812.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                   1853                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     64174717                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489785204                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          364                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2552                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     26140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     64175081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489787756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 71813.186813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10242.946708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          188                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     14399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81812.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81812.500000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.489910                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489787568                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2364                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          630197.786802                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.864711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.625199                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980205                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2979577876                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2979577876                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    417869478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20849080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122682301                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        561400859                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    417869478                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20849080                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122682301                       # number of overall hits
system.cpu.dcache.overall_hits::total       561400859                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15925860                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       631115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7350978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23907953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15925860                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       631115                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7350978                       # number of overall misses
system.cpu.dcache.overall_misses::total      23907953                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23876864000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 298025360928                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 321902224928                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23876864000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 298025360928                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 321902224928                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    130033279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585308812                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    130033279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585308812                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036713                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.029381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.056532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.029381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.056532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040847                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37832.826030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 40542.273549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13464.231962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37832.826030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 40542.273549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13464.231962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21819816                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1125915                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.379630                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5938170                       # number of writebacks
system.cpu.dcache.writebacks::total           5938170                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2542488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2542488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2542488                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2542488                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4808490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5439605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       631115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4808490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5439605                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  23245749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 175290851928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 198536600928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  23245749000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 175290851928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 198536600928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.029381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.036979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009294                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.029381                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.036979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009294                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36832.826030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 36454.448679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36498.348856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36832.826030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 36454.448679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36498.348856                       # average overall mshr miss latency
system.cpu.dcache.replacements               19511225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    310648536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17684477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    100932009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429265022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11107429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       483184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6379018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17969631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17198470500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 255909903000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 273108373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107311027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    447234653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.059444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35594.039745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 40117.444879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15198.329532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2542393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2542393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       483184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3836625                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4319809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16715286500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 134147416000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 150862702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.026596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.035752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34594.039745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 34964.953833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34923.465945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107220942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3164603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21750292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132135837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4818431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       147931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       971960                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5938322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6678393500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  42115457928                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48793851428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.044658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.042776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45145.327889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 43330.443566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8216.774272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       147931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       971865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1119796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6530462500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  41143435928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47673898428                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.044658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.042772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44145.327889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 42334.517580                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42573.735241                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995241                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582906920                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19511737                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.874681                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   388.729200                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.412894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    80.853147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.759237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.157916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1190129361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1190129361                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1351850295000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110805500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 325739489500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
