
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Multiplexers, Decoders, and the ALU - EE120 Project</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <h1>Multiplexers, Decoders, and the Arithmetic Logic Unit (ALU)</h1>
    </header>

    <section>
        <h2>Project Overview</h2>
        <p>This website provides a detailed overview of the project focusing on multiplexers, decoders, and the arithmetic logic unit (ALU). This project is part of the EE120 curriculum and demonstrates fundamental digital logic design concepts.</p>
    </section>

    <section>
        <h2>Project Details</h2>
        <ul>
            <li>Project Title: <strong>Multiplexers, Decoders, and the ALU</strong></li>
            <li>Project Lead: <strong>Yengkong Vang Sayaovong</strong></li>
            <li>Technologies: Verilog, Digital Logic</li>
        </ul>
    </section>

    <section>
        <h2>Project Documents</h2>
        <p>You can find all the project-related documents below:</p>
        <ul>
            <li><a href="https://github.com/YSayaovong/Multiplexers-Decoders-and-the-Arithmetic-Logic-Unit-ALU/blob/main/documents/Lab2Template_Online.docx" target="_blank">Document 1</a></li>
            
        </ul>
    </section>

    <section>
        <h2>Repository Links</h2>
        <p>For more details, visit the project repository on <a href="https://github.com/YSayaovong/Multiplexers-Decoders-and-the-Arithmetic-Logic-Unit-ALU" target="_blank">GitHub</a>.</p>
    </section>

    <footer>
        <p>&copy; 2024 Multiplexers, Decoders, and the ALU Project. All Rights Reserved.</p>
    </footer>
</body>
</html>
