Running PRESTO HDLC
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_types.vhd
Compiling Package Declaration SLAVEAGENT_TYPES
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd
Compiling Entity Declaration SLAVEAGENT_OPERATIONS
Compiling Architecture BEHAV of SLAVEAGENT_OPERATIONS
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent.vhd
Compiling Entity Declaration SLAVEAGENT_MODULE
Compiling Architecture SLAVEAGENT_ARCH of SLAVEAGENT_MODULE
Presto compilation completed successfully.
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'
Error: Required argument 'attribute_value' was not found (CMD-007)
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/gtech.db'
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 114 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           116            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SlaveAgent_module line 195 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  active_state_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SlaveAgent_module'.
Information: Building the design 'SlaveAgent_operations'. (HDL-193)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:62: The initial value for signal 'nextsection_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:63: The initial value for signal 'slave_to_agent_resp_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:64: The initial value for signal 'slave_to_agent_resp_s' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:65: The initial value for signal 'agent_to_bus_sig_reg_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:66: The initial value for signal 'agent_to_bus_sig_reg_2' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:67: The initial value for signal 'agent_to_bus_sig_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:68: The initial value for signal 'agent_to_slave_sig_r_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:69: The initial value for signal 'agent_to_slave_sig_r_2' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:70: The initial value for signal 'agent_to_slave_sig_r' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:71: The initial value for signal 'section_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:72: The initial value for signal 'agent_to_slave_notif' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:73: The initial value for signal 'slave_to_agent_notif' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd:74: The initial value for signal 'ap_CS_fsm' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 279 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           281            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 89 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| agent_to_bus_sig_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 103 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_bus_sig_reg_1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 117 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_bus_sig_reg_2_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 131 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| agent_to_slave_notif_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 145 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| agent_to_slave_sig_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 161 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_slave_sig_r_1_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 173 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_slave_sig_r_2_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 189 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 199 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nextsection_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| nextsection_reg_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 217 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   section_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   section_reg_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 237 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| slave_to_agent_notif_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 251 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| slave_to_agent_resp_1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| slave_to_agent_resp_1_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine SlaveAgent_operations line 263 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/SlaveAgent/Original_sco/SlaveAgent_operations.vhd'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| slave_to_agent_resp_s_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SlaveAgent_operations'
Information: The register 'ap_CS_fsm_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'SlaveAgent_module'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1373.9      0.00       0.0       0.0
    0:00:01    1373.9      0.00       0.0       0.0
    0:00:01    1373.9      0.00       0.0       0.0
    0:00:01    1373.9      0.00       0.0       0.0
    0:00:01    1373.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1123.9      0.00       0.0       0.0
    0:00:02    1122.3      0.00       0.0       0.0
    0:00:02    1121.7      0.00       0.0       0.0
    0:00:02    1120.9      0.00       0.0       0.0
    0:00:02    1120.7      0.00       0.0       0.0
    0:00:02    1120.1      0.00       0.0       0.0
    0:00:02    1120.1      0.00       0.0       0.0
    0:00:02    1120.1      0.00       0.0       0.0
    0:00:02    1119.9      0.00       0.0       0.0
    0:00:02    1119.9      0.00       0.0       0.0
    0:00:02    1119.9      0.00       0.0       0.0
    0:00:02    1119.9      0.00       0.0       0.0
    0:00:02    1119.9      0.00       0.0       0.0
    0:00:02    1119.9      0.00       0.0       0.0
    0:00:02    1119.9      0.00       0.0       0.0
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios


  Optimization Complete
  ---------------------

Thank you...
