# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/registers.v 
# -- Compiling module reg_32_bit
# -- Compiling module c_sign_extended_reg
# -- Compiling module pc_reg
# 
# Top level modules:
# 	reg_32_bit
# 	c_sign_extended_reg
# 	pc_reg
# End time: 23:24:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 23:24:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/and_32_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/and_32_bit.v 
# -- Compiling module and_32_bit
# 
# Top level modules:
# 	and_32_bit
# End time: 23:24:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:24:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 23:24:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mdr_mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mdr_mux_2_to_1.v 
# -- Compiling module mdr_mux_2_to_1
# 
# Top level modules:
# 	mdr_mux_2_to_1
# End time: 23:24:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/logical_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/logical_or.v 
# -- Compiling module logical_or
# 
# Top level modules:
# 	logical_or
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/bus_mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/bus_mux_32_to_1.v 
# -- Compiling module bus_mux_32_to_1
# 
# Top level modules:
# 	bus_mux_32_to_1
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v 
# -- Compiling module sub
# 
# Top level modules:
# 	sub
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/mul.v 
# -- Compiling module mul
# 
# Top level modules:
# 	mul
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/div.v 
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shr.v 
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/neg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/neg.v 
# -- Compiling module logical_neg
# 
# Top level modules:
# 	logical_neg
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/not.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/not.v 
# -- Compiling module logical_not
# 
# Top level modules:
# 	logical_not
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shra.v 
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# End time: 23:24:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/shl.v 
# -- Compiling module shl
# 
# Top level modules:
# 	shl
# End time: 23:24:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v 
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# End time: 23:24:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v 
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# End time: 23:24:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 23:24:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/conff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/conff.v 
# -- Compiling module conff
# -- Compiling module decoder2to4
# 
# Top level modules:
# 	conff
# End time: 23:24:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v 
# -- Compiling module outport
# -- Compiling module inport
# 
# Top level modules:
# 	outport
# 	inport
# End time: 23:24:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 23:24:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 23:24:41 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3 {C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:24:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3" C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 23:24:41 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 23:24:41 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.Datapath
# Loading work.reg_32_bit
# Loading work.pc_reg
# Loading work.select_and_encode
# Loading work.mdr_mux_2_to_1
# Loading work.alu
# Loading work.and_32_bit
# Loading work.logical_or
# Loading work.add
# Loading work.sub
# Loading work.mul
# Loading work.div
# Loading work.shr
# Loading work.shra
# Loading work.shl
# Loading work.ror
# Loading work.rol
# Loading work.logical_neg
# Loading work.logical_not
# Loading work.bus_mux_32_to_1
# Loading work.ram
# Loading work.conff
# Loading work.decoder2to4
# Loading work.inport
# Loading work.outport
# Loading work.control_unit
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(28): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/add_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(29): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/sub_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(35): [PCDPC] - Port size (5) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/ror_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(36): [PCDPC] - Port size (5) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/rol_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v(206): [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/ram_memory File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v(224): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/inport File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do control_tb.do
restart 
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(28): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/add_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(29): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/sub_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(35): [PCDPC] - Port size (5) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/ror_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(36): [PCDPC] - Port size (5) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/rol_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v(206): [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/ram_memory File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v(224): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/inport File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v
run 20000ns

radix he
# hexadecimal
restart 
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(28): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/add_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/add.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(29): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/sub_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/sub.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(35): [PCDPC] - Port size (5) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/ror_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ror.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/alu.v(36): [PCDPC] - Port size (5) does not match connection size (32) for port 'b'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/alu/rol_op File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/rol.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v(206): [PCDPC] - Port size (9) does not match connection size (32) for port 'addr'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/ram_memory File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/ram.v
# ** Warning: (vsim-3015) C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/Datapath.v(224): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT/inport File: C:/Users/cam/Downloads/374realfinal/risc_cpu/Phase3/inport_and_outport.v
run 1 ns
# End time: 23:58:32 on Mar 31,2025, Elapsed time: 0:33:51
# Errors: 0, Warnings: 18
