-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon May 17 21:25:29 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                      81  577671     577676            0  0        ? 
    Design Total:                             81  577671     577676            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,10,0,11)                                  10.000     0.000     10.000            9.000   1.035          0           1 
    mgc_add(10,0,2,1,10)                                   10.000     0.000     10.000            9.000   1.035          1           0 
    mgc_add(10,0,9,0,10)                                   10.000     0.000     10.000            9.000   1.035          2           1 
    mgc_add(11,0,10,0,11)                                  11.000     0.000     11.000           10.000   1.050          1           0 
    mgc_add(22,0,1,1,23)                                   22.000     0.000     22.000           21.000   1.215          1           0 
    mgc_add(3,0,3,0,3)                                      3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(32,0,10,0,32)                                  32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,2,1,4)                                      4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(64,0,1,1,65)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,2,1,64)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,64,0,64)                                  64.000     0.000     64.000           63.000   1.845          5           2 
    mgc_add(65,0,2,1,65)                                   65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(65,0,64,1,65)                                  65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(9,0,1,0,10)                                     9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_add(9,0,2,1,10)                                     9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,2,1,9)                                      9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          52 
    mgc_and(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_and(1,4)                                            1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_and(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_and(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_and(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(10,2)                                          10.000     0.000     10.000            0.000   0.550          0           1 
    mgc_and(9,2)                                            9.000     0.000      9.000            0.000   0.550          0           1 
    mgc_div(65,11,1)                                     1665.200     0.000   1665.200            0.000  89.429          1           1 
    mgc_mul(64,0,64,0,64)                                6080.000    10.000      0.000            0.000   6.680          1           2 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000   0.080          0         103 
    mgc_mux(10,1,2)                                        10.000     0.000     10.000            0.000   0.080          0           2 
    mgc_mux(4,1,2)                                          4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(63,1,2)                                        63.000     0.000     63.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                        64.000     0.000     64.000            0.000   0.080          3           3 
    mgc_mux(65,1,2)                                        65.000     0.000     65.000            0.000   0.080          0           1 
    mgc_mux(9,1,2)                                          9.000     0.000      9.000            0.000   0.080          0           1 
    mgc_mux1hot(1,3)                                        1.446     0.000      1.446            0.000   0.550          0           2 
    mgc_mux1hot(1,4)                                        1.830     0.000      1.830            0.000   1.500          0           1 
    mgc_mux1hot(10,3)                                      14.463     0.000     14.463            0.000   0.550          0           1 
    mgc_mux1hot(10,4)                                      18.303     0.000     18.303            0.000   1.500          0           2 
    mgc_mux1hot(64,3)                                      92.565     0.000     92.565            0.000   0.550          1           2 
    mgc_mux1hot(64,4)                                     117.142     0.000    117.142            0.000   1.500          0           2 
    mgc_mux1hot(64,5)                                     141.720     0.000    141.720            0.000   1.500          0           1 
    mgc_mux1hot(64,9)                                     240.030     0.000    240.030            0.000   1.500          0           1 
    mgc_mux1hot(65,3)                                      94.011     0.000     94.011            0.000   0.550          0           1 
    mgc_nand(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          10 
    mgc_nand(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nand(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_nand(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nand(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nand(64,2)                                         64.000     0.000     64.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          19 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_nor(1,4)                                            1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nor(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_nor(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_not(1)                                              0.000     0.000      0.000            0.000   0.000          0         145 
    mgc_not(63)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                              0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000   0.550          0          27 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000   0.550          0          15 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_or(1,5)                                             1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_or(1,6)                                             1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,0,0)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(10,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(4,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(64,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           9 
    mgc_reg_pos(64,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(65,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(64,64,1)                                     8104.865     0.000   8104.865            0.000 226.321          1           1 
    mgc_shift_l(1,0,4,10)                                   8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xnor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000   0.000          3           3 
                                                                                                                                       
    TOTAL AREA (After Assignment):                      23873.772    20.000  11714.000          227.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   16786.4          30861.3          23879.8        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           16786.4 (100%)   30855.3 (100%)   23873.8 (100%) 
      MUX:                284.6   (2%)    2137.5   (7%)    1407.0   (6%) 
      FUNC:             16501.8  (98%)   28511.8  (92%)   22173.8  (93%) 
      LOGIC:                0.0            206.0   (1%)     293.0   (1%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              6.0   (0%)       6.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              6.0 (100%)       6.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                                      Size(bits) Gated Register CG Opt Done Variables                                                     
    ------------------------------------------------------------- ---------- -------------- ----------- -------------------------------------------------------------
    operator_<66,true>:div:cmp.a                                          65                            operator_<66,true>:div:cmp.a                                  
    COMP_LOOP:acc#5.mut                                                   64         Y           Y      COMP_LOOP:acc#5.mut                                           
                                                                                                        factor1.sva                                                   
                                                                                                        modExp:exp.sva                                                
    COMP_LOOP:mul.mut                                                     64         Y           Y      COMP_LOOP:mul.mut                                             
    modExp#1:while:if:mul.mut                                             64         Y           Y      modExp#1:while:if:mul.mut                                     
    modExp#1:while:mul.itm                                                64         Y           Y      modExp#1:while:mul.itm                                        
    modExp:base#1.sva                                                     64         Y           Y      modExp:base#1.sva                                             
                                                                                                        modExp:base.sva                                               
                                                                                                        COMP_LOOP:asn#7.itm                                           
                                                                                                        modulo#2:result.sva                                           
                                                                                                        modulo:result.sva                                             
                                                                                                        modulo#1:result.sva                                           
                                                                                                        modulo#3:result.sva                                           
                                                                                                        modulo#4:result.sva                                           
                                                                                                        modulo#5:result.sva                                           
                                                                                                        modulo#6:result.sva                                           
    modExp:result.sva                                                     64         Y           Y      modExp:result.sva                                             
    modExp:while:if:mul.mut                                               64         Y           Y      modExp:while:if:mul.mut                                       
    modExp:while:mul.itm                                                  64         Y           Y      modExp:while:mul.itm                                          
    modulo:result:rem:cmp.a                                               64                            modulo:result:rem:cmp.a                                       
    modulo:result:rem:cmp.b                                               64                            modulo:result:rem:cmp.b                                       
    operator-<64,false>:acc.mut(63:0)                                     64         Y           Y      operator-<64,false>:acc.mut                                   
                                                                                                        operator>><64,false>:slc(modExp:exp)(63-1).itm                
                                                                                                        COMP_LOOP:acc#8.itm                                           
                                                                                                        modExp#1:result.sva                                           
    operator_<66,true>:div:cmp.z.oreg:pconst(63:0)                        64                            operator_<66,true>:div:cmp.z.oreg:pconst(63:0)                
    p.sva                                                                 64         Y           Y      p.sva                                                         
    r.sva                                                                 64         Y           Y      r.sva                                                         
    COMP_LOOP:acc#1.cse.sva                                               10         Y           Y      COMP_LOOP:acc#1.cse.sva                                       
    COMP_LOOP:acc#10.cse(10:1).sva                                        10         Y           Y      COMP_LOOP:acc#10.cse(10:1).sva                                
    STAGE_LOOP:lshift.psp.sva                                             10         Y           Y      STAGE_LOOP:lshift.psp.sva                                     
    VEC_LOOP:j.sva(9:0)                                                   10         Y           Y      VEC_LOOP:j.sva(9:0)                                           
    reg(operator_<66,true>:div:cmp.b).reg                                 10                            reg(operator_<66,true>:div:cmp.b).reg                         
    COMP_LOOP:k(9:0).sva(8:0)                                              9         Y           Y      COMP_LOOP:k(9:0).sva(8:0)                                     
    STAGE_LOOP:i(3:0).sva                                                  4         Y           Y      STAGE_LOOP:i(3:0).sva                                         
    exit:modExp#1:while.sva                                                1         Y           Y      exit:modExp#1:while.sva                                       
                                                                                                        exit:modExp:while.sva                                         
                                                                                                        exit:COMP_LOOP.sva                                            
    modExp:exp#1(0).sva                                                    1         Y           Y      modExp:exp#1(0).sva                                           
                                                                                                        operator%<64,false>:slc(modExp:exp)(0)#1.itm                  
    modExp:exp#1(0).sva#1                                                  1         Y           Y      modExp:exp#1(0).sva#1                                         
    modExp:exp#1(1).sva                                                    1                            modExp:exp#1(1).sva                                           
                                                                                                        modExp:exp#1(8).sva                                           
    modExp:exp#1(2).sva                                                    1         Y           Y      modExp:exp#1(2).sva                                           
    modExp:exp#1(3).sva                                                    1         Y           Y      modExp:exp#1(3).sva                                           
    modExp:exp#1(4).sva                                                    1         Y           Y      modExp:exp#1(4).sva                                           
    modExp:exp#1(5).sva                                                    1         Y           Y      modExp:exp#1(5).sva                                           
    modExp:exp#1(6).sva                                                    1         Y           Y      modExp:exp#1(6).sva                                           
    modExp:exp#1(7).sva                                                    1         Y           Y      modExp:exp#1(7).sva                                           
    modExp:while:and#1.itm                                                 1                            modExp:while:and#1.itm                                        
    modExp:while:and.itm                                                   1                            modExp:while:and.itm                                          
    operator-<64,false>:acc.mut(64)                                        1         Y           Y      operator-<64,false>:acc.mut                                   
                                                                                                        operator>><64,false>:slc(modExp:exp)(63-1).itm                
                                                                                                        COMP_LOOP:acc#8.itm                                           
                                                                                                        modExp#1:result.sva                                           
    operator><64,false>#1:slc(operator><64,false>#1:acc)(9)#1.itm          1                            operator><64,false>#1:slc(operator><64,false>#1:acc)(9)#1.itm 
    reg(vec:rsc.triosy:obj.ld).cse                                         1                            reg(vec:rsc.triosy:obj.ld).cse                                
                                                                                                                                                                      
    Total:                                                              1039            767         767 (Total Gating Ratio: 0.74, CG Opt Gating Ratio: 0.74)         
    
  Timing Report
    Critical Path
      Max Delay:  9.748859
      Slack:      0.2511410000000005
      
      Path                                                                                         Startpoint                                            Endpoint                                                           Delay  Slack  
      -------------------------------------------------------------------------------------------- ----------------------------------------------------- ------------------------------------------------------------------ ------ ------
      1                                                                                            inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a) inPlaceNTT_DIT:core:wait_dp/reg(operator_<66,true>:div:cmp.z.oreg) 9.7489 0.2511 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                                      mgc_reg_pos_65_0_0_0_0_0_0                                                                                               0.3200 0.3200 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.a                                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIT/operator_<66,true>:div:cmp.a                                                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT/operator_<66,true>:div:cmp                                                  mgc_div_65_11_1                                                                                                          9.4289 9.7489 
        inPlaceNTT_DIT/operator_<66,true>:div:cmp.z                                                                                                                                                                         0.0000 9.7489 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                    0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/operator_<66,true>:div:cmp.z                                                                                                                                                            0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                              0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                          0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/reg(operator_<66,true>:div:cmp.z.oreg)                         mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.7489 
                                                                                                                                                                                                                                          
      2                                                                                            inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b) inPlaceNTT_DIT:core:wait_dp/reg(operator_<66,true>:div:cmp.z.oreg) 9.7489 0.2511 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b)                                      mgc_reg_pos_10_0_0_0_0_0_0                                                                                               0.3200 0.3200 
        inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b).reg                                                                                                                                                           0.0000 0.3200 
        inPlaceNTT_DIT:core/operator_<66,true>:exu                                                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.b                                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIT/operator_<66,true>:div:cmp.b                                                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT/operator_<66,true>:div:cmp                                                  mgc_div_65_11_1                                                                                                          9.4289 9.7489 
        inPlaceNTT_DIT/operator_<66,true>:div:cmp.z                                                                                                                                                                         0.0000 9.7489 
        inPlaceNTT_DIT:core/operator_<66,true>:div:cmp.z                                                                                                                                                                    0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/operator_<66,true>:div:cmp.z                                                                                                                                                            0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0)                                                                                                                              0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm                                                                                                                          0.0000 9.7489 
        inPlaceNTT_DIT:core:wait_dp/reg(operator_<66,true>:div:cmp.z.oreg)                         mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.7489 
                                                                                                                                                                                                                                          
      3                                                                                            inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   9.4402 0.5598 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(3)#85                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(3)#85.itm                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT:core/and                                                                    mgc_and_1_3                                                                                                              0.5500 0.5500 
        inPlaceNTT_DIT:core/and.itm                                                                                                                                                                                         0.0000 0.5500 
        inPlaceNTT_DIT:core/mux#134                                                                mgc_mux_1_1_2                                                                                                            0.0800 0.6300 
        inPlaceNTT_DIT:core/mux#134.itm                                                                                                                                                                                     0.0000 0.6300 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 1.1800 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 1.1800 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 1.2600 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 1.2600 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.9402 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.9402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 9.4402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 9.4402 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.4402 
                                                                                                                                                                                                                                          
      4                                                                                            inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   9.4402 0.5598 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(3)#84                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(3)#84.itm                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT:core/nor#87                                                                 mgc_nor_1_3                                                                                                              0.5500 0.5500 
        inPlaceNTT_DIT:core/nor#87.itm                                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT:core/mux#134                                                                mgc_mux_1_1_2                                                                                                            0.0800 0.6300 
        inPlaceNTT_DIT:core/mux#134.itm                                                                                                                                                                                     0.0000 0.6300 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 1.1800 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 1.1800 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 1.2600 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 1.2600 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.9402 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.9402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 9.4402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 9.4402 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.4402 
                                                                                                                                                                                                                                          
      5                                                                                            inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   9.4402 0.5598 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(1)#98                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(1)#98.itm                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT:core/and                                                                    mgc_and_1_3                                                                                                              0.5500 0.5500 
        inPlaceNTT_DIT:core/and.itm                                                                                                                                                                                         0.0000 0.5500 
        inPlaceNTT_DIT:core/mux#134                                                                mgc_mux_1_1_2                                                                                                            0.0800 0.6300 
        inPlaceNTT_DIT:core/mux#134.itm                                                                                                                                                                                     0.0000 0.6300 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 1.1800 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 1.1800 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 1.2600 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 1.2600 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.9402 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.9402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 9.4402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 9.4402 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.4402 
                                                                                                                                                                                                                                          
      6                                                                                            inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   9.4402 0.5598 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#94                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#94.itm                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT:core/nor#87                                                                 mgc_nor_1_3                                                                                                              0.5500 0.5500 
        inPlaceNTT_DIT:core/nor#87.itm                                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT:core/mux#134                                                                mgc_mux_1_1_2                                                                                                            0.0800 0.6300 
        inPlaceNTT_DIT:core/mux#134.itm                                                                                                                                                                                     0.0000 0.6300 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 1.1800 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 1.1800 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 1.2600 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 1.2600 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.9402 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.9402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 9.4402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 9.4402 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.4402 
                                                                                                                                                                                                                                          
      7                                                                                            inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   9.4402 0.5598 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(1)#97                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(1)#97.itm                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT:core/nor#87                                                                 mgc_nor_1_3                                                                                                              0.5500 0.5500 
        inPlaceNTT_DIT:core/nor#87.itm                                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT:core/mux#134                                                                mgc_mux_1_1_2                                                                                                            0.0800 0.6300 
        inPlaceNTT_DIT:core/mux#134.itm                                                                                                                                                                                     0.0000 0.6300 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 1.1800 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 1.1800 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 1.2600 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 1.2600 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.9402 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.9402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 9.4402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 9.4402 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.4402 
                                                                                                                                                                                                                                          
      8                                                                                            inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   9.4402 0.5598 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#95                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#95.itm                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT:core/and                                                                    mgc_and_1_3                                                                                                              0.5500 0.5500 
        inPlaceNTT_DIT:core/and.itm                                                                                                                                                                                         0.0000 0.5500 
        inPlaceNTT_DIT:core/mux#134                                                                mgc_mux_1_1_2                                                                                                            0.0800 0.6300 
        inPlaceNTT_DIT:core/mux#134.itm                                                                                                                                                                                     0.0000 0.6300 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 1.1800 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 1.1800 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 1.2600 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 1.2600 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.9402 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.9402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 9.4402 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 9.4402 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 9.4402 
                                                                                                                                                                                                                                          
      9                                                                                            inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   8.8902 1.1098 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(6)#109                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(6)#109.itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/mux#134                                                                mgc_mux_1_1_2                                                                                                            0.0800 0.0800 
        inPlaceNTT_DIT:core/mux#134.itm                                                                                                                                                                                     0.0000 0.0800 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 0.6300 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 0.6300 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 0.7100 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 0.7100 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.3902 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.3902 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 8.8902 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 8.8902 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 8.8902 
                                                                                                                                                                                                                                          
      10                                                                                           inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                   8.8102 1.1898 
                                                                                                                                                                                                                                          
        Instance                                                                                   Component                                                                                                                Delta  Delay  
        --------                                                                                   ---------                                                                                                                -----  -----  
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                                      inPlaceNTT_DIT:core_core:fsm                                                                                             0.0000 0.0000 
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(7)#87                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIT:core/slc(fsm_output)(7)#87.itm                                                                                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIT:core/not#405                                                                mgc_not_1                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT:core/not#405.itm                                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT:core/and#230                                                                mgc_and_1_5                                                                                                              0.5500 0.5500 
        inPlaceNTT_DIT:core/and#230.itm                                                                                                                                                                                     0.0000 0.5500 
        inPlaceNTT_DIT:core/modExp:while:if:mux                                                    mgc_mux_64_1_2                                                                                                           0.0800 0.6300 
        inPlaceNTT_DIT:core/modExp:while:if:mux.itm                                                                                                                                                                         0.0000 0.6300 
        inPlaceNTT_DIT:core/modExp#1:while:if:mul:rg                                               mgc_mul_64_0_64_0_64                                                                                                     6.6802 7.3102 
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                                                         0.0000 7.3102 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                                                  mgc_mux1hot_64_9                                                                                                         1.5000 8.8102 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                                       0.0000 8.8102 
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                           mgc_reg_pos_64_0_0_0_0_0_0                                                                                               0.0000 8.8102 
                                                                                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                           Port                                                             Slack (Delay) Messages 
      ---------------------------------------------------------------------------------- -------------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT:core/reg(p)                                                         p:rsci.idat                                                    10.0000  0.0000          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:i(3:0))                                         STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                               5.1700  4.8300          
      inPlaceNTT_DIT:core/reg(r)                                                         r:rsci.idat                                                    10.0000  0.0000          
      inPlaceNTT_DIT:core/reg(vec:rsc.triosy:obj.ld)                                     and#51.itm                                                      3.2200  6.7800          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                                   modulo:result:mux1h#2.itm                                       0.5598  9.4402          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                                   p.sva                                                           3.2150  6.7850          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                              operator-<64,false>:mux.itm                                     4.9100  5.0900          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b)                              operator_<66,true>:mux.itm                                      8.2700  1.7300          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:lshift.psp)                                     STAGE_LOOP:lshift.psp.sva:mx0w0                                 9.0500  0.9500          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                               slc(operator-<64,false>:mux1h#2.rgt)(64).itm                    2.9400  7.0600          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm                  2.9400  7.0600          
      inPlaceNTT_DIT:core/reg(VEC_LOOP:j.sva(9:0))                                       VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm                        4.7000  5.3000          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:k(9:0).sva(8:0))                                 COMP_LOOP:k:COMP_LOOP:k:and.itm                                 7.2500  2.7500          
      inPlaceNTT_DIT:core/reg(modExp:result)                                             modExp:result:mux1h#1.itm                                       7.2850  2.7150          
      inPlaceNTT_DIT:core/reg(modExp:base#1)                                             r:mux1h#1.itm                                                   1.8591  8.1409          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#5.mut)                                       COMP_LOOP:mux1h#5.itm                                           5.3600  4.6400          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0))                                           COMP_LOOP:mux1h#10.itm                                          6.3000  3.7000          
      inPlaceNTT_DIT:core/reg(modExp:while:if:mul.mut)                                   z.out#4                                                         0.5598  9.4402          
      inPlaceNTT_DIT:core/reg(exit:modExp#1:while)                                       modExp:while:mux1h.itm                                          4.4400  5.5600          
      inPlaceNTT_DIT:core/reg(modExp:while:mul)                                          modExp:while:mul.itm:mx0w0                                      2.9998  7.0002          
      inPlaceNTT_DIT:core/reg(modExp:while:and)                                          modExp:while:and.itm#3                                          2.8091  7.1909          
      inPlaceNTT_DIT:core/reg(modExp:while:and#1)                                        modExp:while:and#1.itm#3                                        2.8091  7.1909          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)                                           z.out#2                                                         3.2200  6.7800          
      inPlaceNTT_DIT:core/reg(operator><64,false>#1:slc(operator><64,false>#1:acc)(9)#1) operator><64,false>#1:slc(z.out)(9-0).itm                       5.2500  4.7500          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0))#1                                         COMP_LOOP:COMP_LOOP:mux.itm                                     8.8200  1.1800          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(7))                                           COMP_LOOP:COMP_LOOP:mux#1.itm                                   8.8200  1.1800          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(6))                                           COMP_LOOP:COMP_LOOP:mux#2.itm                                   8.8200  1.1800          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(5))                                           COMP_LOOP:COMP_LOOP:mux#3.itm                                   8.8200  1.1800          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(4))                                           COMP_LOOP:COMP_LOOP:mux#4.itm                                   8.8200  1.1800          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(3))                                           COMP_LOOP:COMP_LOOP:mux#5.itm                                   8.8200  1.1800          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(2))                                           COMP_LOOP:COMP_LOOP:mux#6.itm                                   8.8200  1.1800          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(1))                                           COMP_LOOP:and.itm                                               7.0100  2.9900          
      inPlaceNTT_DIT:core/reg(modExp#1:while:if:mul.mut)                                 z.out#4                                                         0.5598  9.4402          
      inPlaceNTT_DIT:core/reg(modExp#1:while:mul)                                        modExp:while:mul.itm:mx0w0                                      2.9998  7.0002          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(10:1))                                operator><64,false>#1:slc(z.out)(10-1)#1.itm                    5.2500  4.7500          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:mul.mut)                                         z.out#4                                                         0.5598  9.4402          
      inPlaceNTT_DIT:core:wait_dp/reg(operator_<66,true>:div:cmp.z.oreg)                 operator_<66,true>:slc(operator_<66,true>:div:cmp.z)(63-0).itm  0.2511  9.7489          
      inPlaceNTT_DIT                                                                     vec:rsc.adra                                                    3.2500  6.7500          
      inPlaceNTT_DIT                                                                     vec:rsc.da                                                      7.2550  2.7450          
      inPlaceNTT_DIT                                                                     vec:rsc.wea                                                     8.3200  1.6800          
      inPlaceNTT_DIT                                                                     vec:rsc.triosy.lz                                               9.6800  0.3200          
      inPlaceNTT_DIT                                                                     p:rsc.triosy.lz                                                 9.6800  0.3200          
      inPlaceNTT_DIT                                                                     r:rsc.triosy.lz                                                 9.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  65     1 
    -                  64     2 
    -                   3     1 
    -                  11     1 
    -                  10     3 
    and                         
    -                   9     1 
    -                  10     1 
    -                   1    88 
    div                         
    -                  65     1 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     2 
    mux                         
    -                   9     1 
    -                  65     1 
    -                  64     3 
    -                  63     1 
    -                   4     1 
    -                  10     2 
    -                   1   103 
    mux1h                       
    -                  65     1 
    -                  64     6 
    -                  10     3 
    -                   1     3 
    nand                        
    -                  64     1 
    -                   1    22 
    nor                         
    -                   1    39 
    not                         
    -                   9     2 
    -                  64     1 
    -                  63     1 
    -                   1   145 
    or                          
    -                   1    52 
    read_port                   
    -                  64     2 
    read_sync                   
    -                   0     3 
    reg                         
    -                   9     1 
    -                  65     1 
    -                  64    14 
    -                   4     1 
    -                  10     5 
    -                   1    15 
    rem                         
    -                  64     1 
    xnor                        
    -                   1     2 
    
  End of Report
