<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\User\Desktop\GOWIN\NCKUES_MMSoC_Class_UART_exp\impl\gwsynthesis\NCKUES_MMSoC_Class_UART_exp.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\User\Desktop\GOWIN\NCKUES_MMSoC_Class_UART_exp\src\uart_loopback.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\User\Desktop\GOWIN\NCKUES_MMSoC_Class_UART_exp\src\uart_loopback.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Feb 24 05:32:00 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>236</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>147</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.769</td>
<td>92.857
<td>0.000</td>
<td>5.385</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>92.857(MHz)</td>
<td>270.839(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.077</td>
<td>u_uart_rx/BD_cnt_5_s0/Q</td>
<td>u_uart_rx/rx_cnt_1_s1/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.657</td>
</tr>
<tr>
<td>2</td>
<td>7.077</td>
<td>u_uart_rx/BD_cnt_5_s0/Q</td>
<td>u_uart_rx/rx_cnt_2_s1/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.657</td>
</tr>
<tr>
<td>3</td>
<td>7.077</td>
<td>u_uart_rx/BD_cnt_5_s0/Q</td>
<td>u_uart_rx/rx_cnt_3_s1/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.657</td>
</tr>
<tr>
<td>4</td>
<td>7.088</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/rx_data_tmp_7_s1/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.647</td>
</tr>
<tr>
<td>5</td>
<td>7.196</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/rx_data_tmp_6_s1/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.539</td>
</tr>
<tr>
<td>6</td>
<td>7.312</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/BD_cnt_4_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.422</td>
</tr>
<tr>
<td>7</td>
<td>7.367</td>
<td>u_uart_tx/tx_reg_6_s1/Q</td>
<td>u_uart_tx/uart_txd_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.367</td>
</tr>
<tr>
<td>8</td>
<td>7.458</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/uart_rx_done_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.276</td>
</tr>
<tr>
<td>9</td>
<td>7.483</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/rx_data_tmp_3_s1/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.251</td>
</tr>
<tr>
<td>10</td>
<td>7.511</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/BD_cnt_5_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.223</td>
</tr>
<tr>
<td>11</td>
<td>7.511</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/BD_cnt_8_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.223</td>
</tr>
<tr>
<td>12</td>
<td>7.527</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/BD_cnt_2_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.208</td>
</tr>
<tr>
<td>13</td>
<td>7.639</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/uart_rx_data_0_s0/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>14</td>
<td>7.639</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/uart_rx_data_1_s0/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>15</td>
<td>7.639</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/uart_rx_data_2_s0/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>16</td>
<td>7.639</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/uart_rx_data_3_s0/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>17</td>
<td>7.639</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/uart_rx_data_4_s0/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>18</td>
<td>7.639</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/uart_rx_data_7_s0/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>19</td>
<td>7.667</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/rx_data_tmp_2_s1/CE</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.067</td>
</tr>
<tr>
<td>20</td>
<td>7.709</td>
<td>u_uart_tx/BD_cnt_0_s0/Q</td>
<td>u_uart_tx/BD_cnt_6_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.025</td>
</tr>
<tr>
<td>21</td>
<td>7.711</td>
<td>u_uart_rx/BD_cnt_5_s0/Q</td>
<td>u_uart_rx/rx_cnt_0_s3/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>3.023</td>
</tr>
<tr>
<td>22</td>
<td>7.759</td>
<td>u_uart_tx/BD_cnt_0_s0/Q</td>
<td>u_uart_tx/BD_cnt_1_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>2.975</td>
</tr>
<tr>
<td>23</td>
<td>7.759</td>
<td>u_uart_tx/BD_cnt_0_s0/Q</td>
<td>u_uart_tx/BD_cnt_2_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>2.975</td>
</tr>
<tr>
<td>24</td>
<td>7.780</td>
<td>u_uart_tx/BD_cnt_0_s0/Q</td>
<td>u_uart_tx/BD_cnt_8_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>2.954</td>
</tr>
<tr>
<td>25</td>
<td>7.796</td>
<td>u_uart_tx/BD_cnt_0_s0/Q</td>
<td>u_uart_tx/BD_cnt_4_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.769</td>
<td>0.000</td>
<td>2.938</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u_uart_tx/BD_cnt_8_s0/Q</td>
<td>u_uart_tx/BD_cnt_8_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>u_uart_tx/BD_cnt_4_s0/Q</td>
<td>u_uart_tx/BD_cnt_4_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.427</td>
<td>u_uart_rx/rx_cnt_3_s1/Q</td>
<td>u_uart_rx/rx_cnt_3_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>u_uart_rx/BD_cnt_1_s0/Q</td>
<td>u_uart_rx/BD_cnt_1_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.428</td>
<td>u_uart_tx/tx_cnt_2_s1/Q</td>
<td>u_uart_tx/tx_cnt_2_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>6</td>
<td>0.428</td>
<td>u_uart_rx/rx_cnt_0_s3/Q</td>
<td>u_uart_rx/rx_cnt_0_s3/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>7</td>
<td>0.428</td>
<td>u_uart_rx/BD_cnt_0_s0/Q</td>
<td>u_uart_rx/BD_cnt_0_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>8</td>
<td>0.428</td>
<td>u_uart_rx/BD_cnt_4_s0/Q</td>
<td>u_uart_rx/BD_cnt_4_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>9</td>
<td>0.429</td>
<td>u_uart_tx/tx_cnt_1_s1/Q</td>
<td>u_uart_tx/tx_cnt_1_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>10</td>
<td>0.485</td>
<td>u_uart_rx/rx_cnt_2_s1/Q</td>
<td>u_uart_rx/rx_cnt_2_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>11</td>
<td>0.486</td>
<td>u_uart_tx/BD_cnt_2_s0/Q</td>
<td>u_uart_tx/BD_cnt_2_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>12</td>
<td>0.486</td>
<td>u_uart_rx/BD_cnt_8_s0/Q</td>
<td>u_uart_rx/BD_cnt_8_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>13</td>
<td>0.539</td>
<td>u_uart_tx/BD_cnt_1_s0/Q</td>
<td>u_uart_tx/BD_cnt_1_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>14</td>
<td>0.539</td>
<td>u_uart_rx/BD_cnt_5_s0/Q</td>
<td>u_uart_rx/BD_cnt_5_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>15</td>
<td>0.544</td>
<td>u_uart_rx/rx_data_tmp_4_s1/Q</td>
<td>u_uart_rx/uart_rx_data_4_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>16</td>
<td>0.544</td>
<td>u_uart_rx/rx_data_tmp_5_s1/Q</td>
<td>u_uart_rx/uart_rx_data_5_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>17</td>
<td>0.546</td>
<td>u_uart_rx/uart_rx_data_3_s0/Q</td>
<td>u_uart_tx/tx_reg_3_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>18</td>
<td>0.546</td>
<td>u_uart_rx/uart_rx_data_4_s0/Q</td>
<td>u_uart_tx/tx_reg_4_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>19</td>
<td>0.549</td>
<td>u_uart_rx/rx_data_tmp_6_s1/Q</td>
<td>u_uart_rx/uart_rx_data_6_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>20</td>
<td>0.558</td>
<td>u_uart_rx/uart_rx_done_s0/Q</td>
<td>u_uart_tx/tx_reg_5_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.569</td>
</tr>
<tr>
<td>21</td>
<td>0.558</td>
<td>u_uart_rx/uart_rx_done_s0/Q</td>
<td>u_uart_tx/tx_reg_6_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.569</td>
</tr>
<tr>
<td>22</td>
<td>0.559</td>
<td>u_uart_tx/uart_tx_busy_s1/Q</td>
<td>u_uart_tx/tx_cnt_3_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.560</td>
<td>u_uart_tx/BD_cnt_0_s0/Q</td>
<td>u_uart_tx/BD_cnt_0_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>24</td>
<td>0.560</td>
<td>u_uart_rx/rx_cnt_1_s1/Q</td>
<td>u_uart_rx/rx_cnt_1_s1/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>25</td>
<td>0.560</td>
<td>u_uart_rx/BD_cnt_2_s0/Q</td>
<td>u_uart_rx/BD_cnt_2_s0/D</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/rx_d1_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/BD_cnt_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/BD_cnt_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/uart_rx_data_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/rx_data_tmp_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/rx_data_tmp_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/uart_rx_data_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/rx_data_tmp_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_rx/rx_data_tmp_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.307</td>
<td>5.307</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart_tx/tx_cnt_0_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_uart_rx/rx_cnt_3_s6/I1</td>
</tr>
<tr>
<td>2.437</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s6/F</td>
</tr>
<tr>
<td>2.868</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_uart_rx/rx_cnt_3_s5/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s5/F</td>
</tr>
<tr>
<td>3.825</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_uart_rx/rx_cnt_3_s9/I2</td>
</tr>
<tr>
<td>4.152</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s9/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_uart_rx/rx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_uart_rx/rx_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 39.292%; route: 1.988, 54.364%; tC2Q: 0.232, 6.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_uart_rx/rx_cnt_3_s6/I1</td>
</tr>
<tr>
<td>2.437</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s6/F</td>
</tr>
<tr>
<td>2.868</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_uart_rx/rx_cnt_3_s5/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s5/F</td>
</tr>
<tr>
<td>3.825</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_uart_rx/rx_cnt_3_s9/I2</td>
</tr>
<tr>
<td>4.152</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s9/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>u_uart_rx/rx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>u_uart_rx/rx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 39.292%; route: 1.988, 54.364%; tC2Q: 0.232, 6.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_uart_rx/rx_cnt_3_s6/I1</td>
</tr>
<tr>
<td>2.437</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s6/F</td>
</tr>
<tr>
<td>2.868</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_uart_rx/rx_cnt_3_s5/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s5/F</td>
</tr>
<tr>
<td>3.825</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>u_uart_rx/rx_cnt_3_s9/I2</td>
</tr>
<tr>
<td>4.152</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s9/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_uart_rx/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_uart_rx/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 39.292%; route: 1.988, 54.364%; tC2Q: 0.232, 6.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_data_tmp_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.575</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>u_uart_rx/rx_data_tmp_7_s3/I1</td>
</tr>
<tr>
<td>4.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_data_tmp_7_s3/F</td>
</tr>
<tr>
<td>4.869</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_tmp_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u_uart_rx/rx_data_tmp_7_s1/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u_uart_rx/rx_data_tmp_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 43.684%; route: 1.822, 49.953%; tC2Q: 0.232, 6.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_data_tmp_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.575</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_uart_rx/rx_data_tmp_6_s3/I0</td>
</tr>
<tr>
<td>4.037</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_data_tmp_6_s3/F</td>
</tr>
<tr>
<td>4.761</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_tmp_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_uart_rx/rx_data_tmp_6_s1/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_uart_rx/rx_data_tmp_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 41.966%; route: 1.822, 51.478%; tC2Q: 0.232, 6.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.377</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>u_uart_rx/n73_s5/I1</td>
</tr>
<tr>
<td>2.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s5/F</td>
</tr>
<tr>
<td>2.931</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_uart_rx/n73_s3/I0</td>
</tr>
<tr>
<td>3.486</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s3/F</td>
</tr>
<tr>
<td>4.075</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_uart_rx/n77_s3/I0</td>
</tr>
<tr>
<td>4.645</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n77_s3/F</td>
</tr>
<tr>
<td>4.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_uart_rx/BD_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_uart_rx/BD_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 48.914%; route: 1.516, 44.307%; tC2Q: 0.232, 6.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_reg_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/uart_txd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_uart_tx/tx_reg_6_s1/CLK</td>
</tr>
<tr>
<td>1.453</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_reg_6_s1/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>u_uart_tx/n143_s30/I1</td>
</tr>
<tr>
<td>2.181</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n143_s30/F</td>
</tr>
<tr>
<td>2.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td>u_uart_tx/n143_s28/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n143_s28/O</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td>u_uart_tx/n143_s24/I1</td>
</tr>
<tr>
<td>2.387</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n143_s24/O</td>
</tr>
<tr>
<td>2.806</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>u_uart_tx/n144_s1/I0</td>
</tr>
<tr>
<td>3.259</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n144_s1/F</td>
</tr>
<tr>
<td>4.589</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR27[B]</td>
<td style=" font-weight:bold;">u_uart_tx/uart_txd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR27[B]</td>
<td>u_uart_tx/uart_txd_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR27[B]</td>
<td>u_uart_tx/uart_txd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.214, 36.055%; route: 1.922, 57.084%; tC2Q: 0.231, 6.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_uart_rx/n198_s8/I3</td>
</tr>
<tr>
<td>3.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s8/F</td>
</tr>
<tr>
<td>4.499</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_done_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_uart_rx/uart_rx_done_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_uart_rx/uart_rx_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.578, 48.162%; route: 1.466, 44.757%; tC2Q: 0.232, 7.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_data_tmp_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.575</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>u_uart_rx/rx_data_tmp_3_s3/I0</td>
</tr>
<tr>
<td>4.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_data_tmp_3_s3/F</td>
</tr>
<tr>
<td>4.473</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_tmp_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>u_uart_rx/rx_data_tmp_3_s1/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>u_uart_rx/rx_data_tmp_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 49.001%; route: 1.426, 43.863%; tC2Q: 0.232, 7.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.377</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>u_uart_rx/n73_s5/I1</td>
</tr>
<tr>
<td>2.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s5/F</td>
</tr>
<tr>
<td>2.931</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_uart_rx/n73_s3/I0</td>
</tr>
<tr>
<td>3.486</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s3/F</td>
</tr>
<tr>
<td>4.075</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/n76_s4/I0</td>
</tr>
<tr>
<td>4.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n76_s4/F</td>
</tr>
<tr>
<td>4.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 45.760%; route: 1.516, 47.042%; tC2Q: 0.232, 7.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.377</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>u_uart_rx/n73_s5/I1</td>
</tr>
<tr>
<td>2.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s5/F</td>
</tr>
<tr>
<td>2.931</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_uart_rx/n73_s3/I0</td>
</tr>
<tr>
<td>3.486</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s3/F</td>
</tr>
<tr>
<td>4.075</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>u_uart_rx/n73_s7/I2</td>
</tr>
<tr>
<td>4.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s7/F</td>
</tr>
<tr>
<td>4.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>u_uart_rx/BD_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>u_uart_rx/BD_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 45.760%; route: 1.516, 47.042%; tC2Q: 0.232, 7.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.377</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>u_uart_rx/n73_s5/I1</td>
</tr>
<tr>
<td>2.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s5/F</td>
</tr>
<tr>
<td>2.931</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_uart_rx/n73_s3/I0</td>
</tr>
<tr>
<td>3.486</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s3/F</td>
</tr>
<tr>
<td>4.059</td>
<td>0.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_uart_rx/n79_s4/I0</td>
</tr>
<tr>
<td>4.430</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n79_s4/F</td>
</tr>
<tr>
<td>4.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_uart_rx/BD_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_uart_rx/BD_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 45.984%; route: 1.501, 46.783%; tC2Q: 0.232, 7.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_uart_rx/n198_s8/I3</td>
</tr>
<tr>
<td>3.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s8/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>u_uart_rx/uart_rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>u_uart_rx/uart_rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 51.471%; route: 1.270, 41.032%; tC2Q: 0.232, 7.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_uart_rx/n198_s8/I3</td>
</tr>
<tr>
<td>3.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s8/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>u_uart_rx/uart_rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>u_uart_rx/uart_rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 51.471%; route: 1.270, 41.032%; tC2Q: 0.232, 7.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_uart_rx/n198_s8/I3</td>
</tr>
<tr>
<td>3.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s8/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td>u_uart_rx/uart_rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[1][B]</td>
<td>u_uart_rx/uart_rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 51.471%; route: 1.270, 41.032%; tC2Q: 0.232, 7.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_uart_rx/n198_s8/I3</td>
</tr>
<tr>
<td>3.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s8/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_uart_rx/uart_rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_uart_rx/uart_rx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 51.471%; route: 1.270, 41.032%; tC2Q: 0.232, 7.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_uart_rx/n198_s8/I3</td>
</tr>
<tr>
<td>3.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s8/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_uart_rx/uart_rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_uart_rx/uart_rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 51.471%; route: 1.270, 41.032%; tC2Q: 0.232, 7.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td>u_uart_rx/n198_s8/I3</td>
</tr>
<tr>
<td>3.976</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s8/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>u_uart_rx/uart_rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>u_uart_rx/uart_rx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 51.471%; route: 1.270, 41.032%; tC2Q: 0.232, 7.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_data_tmp_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>u_uart_rx/n198_s5/I1</td>
</tr>
<tr>
<td>2.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s5/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>u_uart_rx/n198_s12/I0</td>
</tr>
<tr>
<td>2.906</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C28[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n198_s12/F</td>
</tr>
<tr>
<td>3.575</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_uart_rx/rx_data_tmp_2_s3/I0</td>
</tr>
<tr>
<td>4.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_data_tmp_2_s3/F</td>
</tr>
<tr>
<td>4.290</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_tmp_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_uart_rx/rx_data_tmp_2_s1/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_uart_rx/rx_data_tmp_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 51.935%; route: 1.242, 40.502%; tC2Q: 0.232, 7.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_uart_tx/n97_s5/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s5/F</td>
</tr>
<tr>
<td>2.630</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_uart_tx/n97_s3/I0</td>
</tr>
<tr>
<td>3.185</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s3/F</td>
</tr>
<tr>
<td>3.698</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>u_uart_tx/n91_s1/I0</td>
</tr>
<tr>
<td>4.247</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n91_s1/F</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>u_uart_tx/BD_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>u_uart_tx/BD_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 55.339%; route: 1.119, 36.991%; tC2Q: 0.232, 7.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>u_uart_rx/rx_cnt_3_s6/I1</td>
</tr>
<tr>
<td>2.437</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s6/F</td>
</tr>
<tr>
<td>2.868</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>u_uart_rx/rx_cnt_3_s5/I2</td>
</tr>
<tr>
<td>3.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/rx_cnt_3_s5/F</td>
</tr>
<tr>
<td>3.676</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_uart_rx/n115_s4/I3</td>
</tr>
<tr>
<td>4.246</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n115_s4/F</td>
</tr>
<tr>
<td>4.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_uart_rx/rx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_uart_rx/rx_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 55.570%; route: 1.111, 36.756%; tC2Q: 0.232, 7.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_uart_tx/n97_s5/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s5/F</td>
</tr>
<tr>
<td>2.630</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_uart_tx/n97_s3/I0</td>
</tr>
<tr>
<td>3.185</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s3/F</td>
</tr>
<tr>
<td>3.627</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>u_uart_tx/n96_s1/I0</td>
</tr>
<tr>
<td>4.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n96_s1/F</td>
</tr>
<tr>
<td>4.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>u_uart_tx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>u_uart_tx/BD_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.695, 56.974%; route: 1.048, 35.227%; tC2Q: 0.232, 7.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_uart_tx/n97_s5/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s5/F</td>
</tr>
<tr>
<td>2.630</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_uart_tx/n97_s3/I0</td>
</tr>
<tr>
<td>3.185</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s3/F</td>
</tr>
<tr>
<td>3.627</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_uart_tx/n95_s1/I0</td>
</tr>
<tr>
<td>4.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n95_s1/F</td>
</tr>
<tr>
<td>4.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_uart_tx/BD_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_uart_tx/BD_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.695, 56.974%; route: 1.048, 35.227%; tC2Q: 0.232, 7.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_uart_tx/n97_s5/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s5/F</td>
</tr>
<tr>
<td>2.630</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_uart_tx/n97_s3/I0</td>
</tr>
<tr>
<td>3.185</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s3/F</td>
</tr>
<tr>
<td>3.627</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_uart_tx/n89_s1/I0</td>
</tr>
<tr>
<td>4.176</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n89_s1/F</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_uart_tx/BD_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_uart_tx/BD_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 56.669%; route: 1.048, 35.478%; tC2Q: 0.232, 7.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_uart_tx/n97_s5/I0</td>
</tr>
<tr>
<td>2.458</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s5/F</td>
</tr>
<tr>
<td>2.630</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_uart_tx/n97_s3/I0</td>
</tr>
<tr>
<td>3.185</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s3/F</td>
</tr>
<tr>
<td>3.698</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_uart_tx/n93_s1/I0</td>
</tr>
<tr>
<td>4.160</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n93_s1/F</td>
</tr>
<tr>
<td>4.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>10.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.992</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_uart_tx/BD_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>11.957</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_uart_tx/BD_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 54.017%; route: 1.119, 38.086%; tC2Q: 0.232, 7.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_uart_tx/BD_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_uart_tx/n89_s1/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n89_s1/F</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_uart_tx/BD_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_uart_tx/BD_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_uart_tx/BD_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_uart_tx/n93_s1/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n93_s1/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_uart_tx/BD_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>u_uart_tx/BD_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_uart_rx/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_uart_rx/n112_s1/I2</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n112_s1/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_uart_rx/rx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_uart_rx/rx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/n80_s2/I2</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n80_s2/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>u_uart_rx/BD_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>u_uart_tx/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>u_uart_tx/n129_s3/I0</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n129_s3/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>u_uart_tx/tx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>u_uart_tx/tx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_uart_rx/rx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_uart_rx/n115_s4/I0</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n115_s4/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_uart_rx/rx_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>u_uart_rx/rx_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_uart_rx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_uart_rx/n81_s4/I0</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n81_s4/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_uart_rx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_uart_rx/BD_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_uart_rx/BD_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_uart_rx/n77_s3/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n77_s3/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_uart_rx/BD_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>u_uart_rx/BD_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/tx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>u_uart_tx/tx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>u_uart_tx/n130_s1/I1</td>
</tr>
<tr>
<td>1.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n130_s1/F</td>
</tr>
<tr>
<td>1.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>u_uart_tx/tx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>u_uart_tx/tx_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>u_uart_rx/rx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>u_uart_rx/n113_s2/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n113_s2/F</td>
</tr>
<tr>
<td>1.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>u_uart_rx/rx_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>u_uart_rx/rx_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_uart_tx/BD_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C27[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_uart_tx/n95_s1/I1</td>
</tr>
<tr>
<td>1.660</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n95_s1/F</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_uart_tx/BD_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_uart_tx/BD_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>u_uart_rx/BD_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>u_uart_rx/n73_s7/I1</td>
</tr>
<tr>
<td>1.660</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">u_uart_rx/n73_s7/F</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>u_uart_rx/BD_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>u_uart_rx/BD_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>u_uart_tx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C27[2][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>u_uart_tx/n96_s1/I2</td>
</tr>
<tr>
<td>1.713</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n96_s1/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>u_uart_tx/BD_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>u_uart_tx/BD_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/n76_s4/I3</td>
</tr>
<tr>
<td>1.713</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n76_s4/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>u_uart_rx/BD_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_data_tmp_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>u_uart_rx/rx_data_tmp_4_s1/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_tmp_4_s1/Q</td>
</tr>
<tr>
<td>1.718</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_uart_rx/uart_rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_uart_rx/uart_rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_data_tmp_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>u_uart_rx/rx_data_tmp_5_s1/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_tmp_5_s1/Q</td>
</tr>
<tr>
<td>1.718</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>u_uart_rx/uart_rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>u_uart_rx/uart_rx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/uart_rx_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_uart_rx/uart_rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_3_s0/Q</td>
</tr>
<tr>
<td>1.489</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>u_uart_tx/n22_s1/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n22_s1/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>u_uart_tx/tx_reg_3_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>u_uart_tx/tx_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.635%; route: 0.123, 22.114%; tC2Q: 0.202, 36.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/uart_rx_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_uart_rx/uart_rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_4_s0/Q</td>
</tr>
<tr>
<td>1.489</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>u_uart_tx/n21_s1/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n21_s1/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>u_uart_tx/tx_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>u_uart_tx/tx_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.635%; route: 0.123, 22.114%; tC2Q: 0.202, 36.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_data_tmp_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/uart_rx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_uart_rx/rx_data_tmp_6_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_data_tmp_6_s1/Q</td>
</tr>
<tr>
<td>1.724</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>u_uart_rx/uart_rx_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>u_uart_rx/uart_rx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/uart_rx_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_uart_rx/uart_rx_done_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_done_s0/Q</td>
</tr>
<tr>
<td>1.500</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>u_uart_tx/n20_s1/I0</td>
</tr>
<tr>
<td>1.732</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n20_s1/F</td>
</tr>
<tr>
<td>1.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>u_uart_tx/tx_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>u_uart_tx/tx_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.797%; route: 0.135, 23.681%; tC2Q: 0.202, 35.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/uart_rx_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>u_uart_rx/uart_rx_done_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">u_uart_rx/uart_rx_done_s0/Q</td>
</tr>
<tr>
<td>1.500</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_uart_tx/n19_s1/I0</td>
</tr>
<tr>
<td>1.732</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_uart_tx/n19_s1/F</td>
</tr>
<tr>
<td>1.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_reg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_uart_tx/tx_reg_6_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_uart_tx/tx_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.797%; route: 0.135, 23.681%; tC2Q: 0.202, 35.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/uart_tx_busy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/tx_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>u_uart_tx/uart_tx_busy_s1/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">u_uart_tx/uart_tx_busy_s1/Q</td>
</tr>
<tr>
<td>1.502</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>u_uart_tx/n128_s1/I3</td>
</tr>
<tr>
<td>1.734</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n128_s1/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/tx_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>u_uart_tx/tx_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>u_uart_tx/tx_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.677%; route: 0.137, 24.082%; tC2Q: 0.201, 35.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/n97_s2/I0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">u_uart_tx/n97_s2/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">u_uart_tx/BD_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>u_uart_tx/BD_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/rx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/rx_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_uart_rx/rx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_uart_rx/n114_s1/I1</td>
</tr>
<tr>
<td>1.734</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n114_s1/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">u_uart_rx/rx_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_uart_rx/rx_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_uart_rx/rx_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_rx/BD_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_rx/BD_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_uart_rx/BD_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_uart_rx/n79_s4/I1</td>
</tr>
<tr>
<td>1.734</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">u_uart_rx/n79_s4/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">u_uart_rx/BD_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>PLL_L[0]</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_uart_rx/BD_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>u_uart_rx/BD_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/rx_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/rx_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/rx_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/BD_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/BD_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/BD_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/BD_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/BD_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/BD_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/uart_rx_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/uart_rx_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/uart_rx_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/rx_data_tmp_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/rx_data_tmp_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/rx_data_tmp_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/rx_data_tmp_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/rx_data_tmp_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/rx_data_tmp_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/uart_rx_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/uart_rx_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/uart_rx_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/rx_data_tmp_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/rx_data_tmp_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/rx_data_tmp_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_rx/rx_data_tmp_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_rx/rx_data_tmp_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_rx/rx_data_tmp_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.307</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart_tx/tx_cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.364</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.625</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart_tx/tx_cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_27_50_u/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.748</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_27_50_u/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.933</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart_tx/tx_cnt_0_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>57</td>
<td>clk_50</td>
<td>7.077</td>
<td>0.261</td>
</tr>
<tr>
<td>16</td>
<td>rx_ready</td>
<td>7.760</td>
<td>0.698</td>
</tr>
<tr>
<td>15</td>
<td>uart_tx_busy</td>
<td>8.428</td>
<td>0.446</td>
</tr>
<tr>
<td>10</td>
<td>n198_20</td>
<td>7.088</td>
<td>0.669</td>
</tr>
<tr>
<td>10</td>
<td>uart_rx_done_Z</td>
<td>9.265</td>
<td>0.667</td>
</tr>
<tr>
<td>10</td>
<td>tx_cnt[0]</td>
<td>7.461</td>
<td>0.458</td>
</tr>
<tr>
<td>9</td>
<td>n198_12</td>
<td>7.458</td>
<td>0.537</td>
</tr>
<tr>
<td>9</td>
<td>n97_7</td>
<td>7.709</td>
<td>0.513</td>
</tr>
<tr>
<td>9</td>
<td>BD_cnt[0]</td>
<td>7.450</td>
<td>0.449</td>
</tr>
<tr>
<td>9</td>
<td>tx_reg_6_18</td>
<td>8.044</td>
<td>0.422</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C28</td>
<td>77.78%</td>
</tr>
<tr>
<td>R27C29</td>
<td>69.44%</td>
</tr>
<tr>
<td>R30C25</td>
<td>69.44%</td>
</tr>
<tr>
<td>R29C27</td>
<td>68.06%</td>
</tr>
<tr>
<td>R29C28</td>
<td>68.06%</td>
</tr>
<tr>
<td>R26C29</td>
<td>66.67%</td>
</tr>
<tr>
<td>R29C26</td>
<td>63.89%</td>
</tr>
<tr>
<td>R29C25</td>
<td>56.94%</td>
</tr>
<tr>
<td>R26C28</td>
<td>55.56%</td>
</tr>
<tr>
<td>R30C26</td>
<td>55.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
