library IEEE;
use IEEE.std_logic_1164.all;

entity MUX8TO1 is
	port(
		ABC : in std_logic_vector; --with S2 being least-significant
		Y : out std_logic
	);

end entity;

architecture structural of MUX8TO1 is
	signal w0,w4,w5,w6,w7 : std_logic:='0'; --wires to connect component multiplexers
	signal w1,w2,w3 : std_logic:='1';
begin

	MUX : entity work.MUX8TO1 port map (w0,w1,w2,w3,w4,w5,w6,w7,ABC(0),ABC(1),ABC(2),Y;


end architecture;