///////////////////////////////////////////////////////////////////////////////
//
// IAR ANSI C/C++ Compiler V7.50.2.10312/W32 for ARM      05/Mar/2016  17:13:23
// Copyright 1999-2015 IAR Systems AB.
//
//    Cpu mode     =  thumb
//    Endian       =  little
//    Source file  =  
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\main.c
//    Command line =  
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\main.c
//        -D USE_HAL_DRIVER -D STM32F746xx -D USE_STM32746G_DISCO -D
//        USE_IOEXPANDER -D USE_USB_FS -lC
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
//        -lA
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List
//        -o
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\Obj
//        --no_unroll --debug --endian=little --cpu=Cortex-M7 -e --fpu=VFPv5_sp
//        --dlib_config "D:\Program Files (x86)\IAR Systems\Embedded Workbench
//        7.3\arm\INC\c\DLib_Config_Full.h" -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\CMSIS\Device\ST\STM32F7xx\Include\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\STM32F7xx_HAL_Driver\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\STM32746G-Discovery\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Drivers\BSP\Components\Common\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Log\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\Fonts\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Utilities\CPU\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Core\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_HOST_Library\Class\MSC\Inc\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\Third_Party\FatFs\src\drivers\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_Audio\Addons\PDM\
//        -I
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\..\..\..\..\..\..\Middlewares\ST\STM32_USB_Device_Library\Class\AUDIO\Inc\
//        -Oh --use_c++_inline --require_prototypes -I "D:\Program Files
//        (x86)\IAR Systems\Embedded Workbench 7.3\arm\CMSIS\Include\" -D
//        ARM_MATH_CM7 --relaxed_fp
//    List file    =  
//        H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\EWARM\STM32F7\List\main.s
//
///////////////////////////////////////////////////////////////////////////////

        RTMODEL "__SystemLibrary", "DLib"
        RTMODEL "__dlib_file_descriptor", "1"
        RTMODEL "__dlib_full_locale_support", "1"
        RTMODEL "__iar_require _Printf", ""
        AAPCS BASE,INTERWORK,VFP
        PRESERVE8
        REQUIRE8

        #define SHT_PROGBITS 0x1

        EXTERN AUDIO_Desc
        EXTERN AUDIO_InitApplication
        EXTERN AudioPlayerUpd
        EXTERN AudioUSBSend
        EXTERN Audio_MAL_Play
        EXTERN BSP_LED_Init
        EXTERN BSP_LED_Toggle
        EXTERN BSP_SDRAM_Init
        EXTERN Buffer1
        EXTERN Buffer2
        EXTERN Buffer3
        EXTERN CrssCor
        EXTERN EnergyError
        EXTERN EnergyNoiseCalc
        EXTERN FactorUpd
        EXTERN HAL_GPIO_Init
        EXTERN HAL_GPIO_WritePin
        EXTERN HAL_I2C_Init
        EXTERN HAL_Init
        EXTERN HAL_NVIC_DisableIRQ
        EXTERN HAL_NVIC_EnableIRQ
        EXTERN HAL_NVIC_SetPriority
        EXTERN HAL_PWREx_EnableOverDrive
        EXTERN HAL_RCCEx_GetPeriphCLKConfig
        EXTERN HAL_RCCEx_PeriphCLKConfig
        EXTERN HAL_RCC_ClockConfig
        EXTERN HAL_RCC_OscConfig
        EXTERN HAL_UART_Init
        EXTERN HAL_UART_Transmit_IT
        EXTERN MIC1TO6_Init
        EXTERN PDM2PCMSDO78
        EXTERN SPI4_stNipple
        EXTERN SPI4_stPosShft
        EXTERN STA321MP_Ini
        EXTERN USBD_AUDIO
        EXTERN USBD_AUDIO_Init_Microphone_Descriptor
        EXTERN USBD_AUDIO_RegisterInterface
        EXTERN USBD_AUDIO_fops
        EXTERN USBD_Init
        EXTERN USBD_RegisterClass
        EXTERN USBD_Start
        EXTERN WaveRec_idxTest
        EXTERN WaveRecord_flgIni
        EXTERN Window
        EXTERN arm_rfft_init_f32
        EXTERN cntStrt
        EXTERN hi2c2
        EXTERN idxFrmPDMMic8
        EXTERN sprintf

        PUBLIC BSP_AUDIO_OUT_ClockConfig
        PUBLIC BufferTest
        PUBLIC ButtonInit
        PUBLIC Command_index
        PUBLIC CrssCorVal14
        PUBLIC CrssCorVal25
        PUBLIC CrssCorVal63
        PUBLIC CrssCorVal78
        PUBLIC DFT_Init
        PUBLIC DeltaBuf1
        PUBLIC DeltaBuf1Old
        PUBLIC EXTI15_10_IRQHandler
        PUBLIC EXTI4_IRQHandler
        PUBLIC EXTI9_5_IRQHandler
        PUBLIC FacMic
        PUBLIC GPIO_INS
        PUBLIC HAL_I2C_MspInit
        PUBLIC HAL_I2S_TxCpltCallback
        PUBLIC HAL_UART_MspInit
        PUBLIC I2S2_idxTmp
        PUBLIC IS
        PUBLIC ISS
        PUBLIC MX_I2C2_Init
        PUBLIC Main_CoefMor
        PUBLIC `S1`
        PUBLIC `S2`
        PUBLIC `S3`
        PUBLIC `S4`
        PUBLIC SS1
        PUBLIC SS2
        PUBLIC SS3
        PUBLIC SS4
        PUBLIC StartPlay
        PUBLIC SumDelay
        PUBLIC Toggle_Leds
        PUBLIC USART3_Init
        PUBLIC WaveRec_idxSens1
        PUBLIC WaveRec_idxSens2
        PUBLIC WaveRec_idxSens3
        PUBLIC WaveRec_idxSens4
        PUBLIC WaveRec_idxSens5
        PUBLIC WaveRec_idxSens6
        PUBLIC aRxBuffer
        PUBLIC appli_state
        PUBLIC btnSW1
        PUBLIC btnSW2
        PUBLIC bufferSum
        PUBLIC buffer_switch
        PUBLIC cntBtnPress
        PUBLIC cntRisingEXTI
        PUBLIC cntTime200
        PUBLIC fir256Coff
        PUBLIC flg10ms
        PUBLIC flgDlyUpd
        PUBLIC flgS2
        PUBLIC flgS2Flt
        PUBLIC flgS2Ins
        PUBLIC flgS3
        PUBLIC flgS3Flt
        PUBLIC flgS3Ins
        PUBLIC flgS4
        PUBLIC flgS4Flt
        PUBLIC flgS4Ins
        PUBLIC flgSTAIni
        PUBLIC hUSBDDevice
        PUBLIC hUSBHost
        PUBLIC hspi4
        PUBLIC huart3
        PUBLIC idxDec
        PUBLIC idxLatency12
        PUBLIC idxLatency13
        PUBLIC idxLatency14
        PUBLIC idxLatency25
        PUBLIC idxLatency63
        PUBLIC idxLatency78
        PUBLIC idxSPI5DataBuf3
        PUBLIC main
        PUBLIC pI2CData
        PUBLIC pI2CRx
        PUBLIC pUARTBuf
        PUBLIC stDir
        PUBLIC stFrstFrmStore
        
          CFI Names cfiNames0
          CFI StackFrame CFA R13 DATA
          CFI Resource R0:32, R1:32, R2:32, R3:32, R4:32, R5:32, R6:32, R7:32
          CFI Resource R8:32, R9:32, R10:32, R11:32, R12:32, R13:32, R14:32
          CFI Resource D0:64, D1:64, D2:64, D3:64, D4:64, D5:64, D6:64, D7:64
          CFI Resource D8:64, D9:64, D10:64, D11:64, D12:64, D13:64, D14:64
          CFI Resource D15:64
          CFI EndNames cfiNames0
        
          CFI Common cfiCommon0 Using cfiNames0
          CFI CodeAlign 2
          CFI DataAlign 4
          CFI ReturnAddress R14 CODE
          CFI CFA R13+0
          CFI R0 Undefined
          CFI R1 Undefined
          CFI R2 Undefined
          CFI R3 Undefined
          CFI R4 SameValue
          CFI R5 SameValue
          CFI R6 SameValue
          CFI R7 SameValue
          CFI R8 SameValue
          CFI R9 SameValue
          CFI R10 SameValue
          CFI R11 SameValue
          CFI R12 Undefined
          CFI R14 SameValue
          CFI D0 Undefined
          CFI D1 Undefined
          CFI D2 Undefined
          CFI D3 Undefined
          CFI D4 Undefined
          CFI D5 Undefined
          CFI D6 Undefined
          CFI D7 Undefined
          CFI D8 SameValue
          CFI D9 SameValue
          CFI D10 SameValue
          CFI D11 SameValue
          CFI D12 SameValue
          CFI D13 SameValue
          CFI D14 SameValue
          CFI D15 SameValue
          CFI EndCommon cfiCommon0
        
// H:\PhanLeSon\ActivNoise\Microphone\F7\Mic_Array_Project\Mic_Array\Projects\STM32746G\Applications\Audio\Mic_Array\Src\main.c
//    1 /* Includes ------------------------------------------------------------------*/
//    2 #include "main.h"
//    3 #include "DSP.h"
//    4 //#include "waveplayer.h"
//    5 #include "waverecorder.h"
//    6 #include "stm32f7xx_hal_usart.h"
//    7 #include "pdm_filter.h"
//    8 #include "arm_math.h"
//    9 #include <stdio.h>
//   10 
//   11 
//   12 /* Private typedef -----------------------------------------------------------*/
//   13 /* Private define ------------------------------------------------------------*/
//   14 /* Private macro -------------------------------------------------------------*/
//   15 
//   16 
//   17 /* EXTERN VARIABLES ----------------------------------------------------------*/
//   18 //extern __IO AUDIO_IN_BufferTypeDef Buffer1, Buffer2, BufferCtlRecIn;
//   19 //AUDIO_IN_BufferTypeDef Buffer3;
//   20 
//   21 
//   22 
//   23 
//   24 extern Mic_Array_Data Buffer1,Buffer2,Buffer3;
//   25 
//   26 extern __IO uint8_t XferCplt;
//   27 extern __IO AUDIO_IN_BufferTypeDef BufferCtlRecIn;
//   28 extern DMA_HandleTypeDef     DmaHandle;
//   29 
//   30 extern SAI_HandleTypeDef         haudio_out_sai;
//   31 extern uint8_t WaveRecord_flgIni;
//   32 extern uint32_t EnergySound,EnergyError;
//   33 extern I2C_HandleTypeDef hi2c2;
//   34 extern __IO uint16_t cntStrt;
//   35 extern __IO int16_t SPI1_stNipple,I2S1_stNipple, I2S2_stNipple,SPI4_stNipple;
//   36 extern __IO   uint8_t I2S1_stPosShft,I2S2_stPosShft,SPI4_stPosShft;
//   37 extern USBD_AUDIO_ItfTypeDef  USBD_AUDIO_fops;
//   38 /* GLOBAL VARIABLE -----------------------------------------------------------*/

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   39 USBH_HandleTypeDef hUSBHost;
hUSBHost:
        DS8 696
//   40 USBD_HandleTypeDef hUSBDDevice;

        SECTION `.bss`:DATA:REORDER:NOROOT(0)
        DATA
//   41 AUDIO_ApplicationTypeDef appli_state = APPLICATION_IDLE;//APPLICATION_IDLE
appli_state:
        DS8 1
//   42 

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   43 UART_HandleTypeDef huart3;
huart3:
        DS8 112

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   44 SPI_HandleTypeDef hspi4;
hspi4:
        DS8 100
//   45 GPIO_InitTypeDef GPIO_INS;
//   46 Mic_Array_Coef_f FacMic;
//   47 	  
//   48 uint8_t  pI2CData[20]= {0,10,20,30,40,50,60,70,80,90,100,110,120,130,140,150,160,170,180,190};

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   49 uint8_t  pI2CRx[10];
pI2CRx:
        DS8 12

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   50 uint16_t BufferTest[2*AUDIO_OUT_BUFFER_SIZE];
BufferTest:
        DS8 4096

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   51 uint16_t bufferSum[AUDIO_OUT_BUFFER_SIZE];
bufferSum:
        DS8 2048
//   52 uint32_t CrssCorVal78,CrssCorVal14,CrssCorVal25,CrssCorVal63;
//   53 
//   54 __IO uint16_t  WaveRec_idxSens4,WaveRec_idxSens3,I2S2_idxTmp;
//   55 __IO uint16_t  WaveRec_idxSens1,WaveRec_idxSens2;
//   56 __IO uint16_t  WaveRec_idxSens5,WaveRec_idxSens6;
//   57 __IO uint16_t  idxSPI5DataBuf3;
//   58 __IO uint16_t  cntRisingEXTI;
//   59 __IO uint8_t   btnSW1,btnSW2;
//   60 __IO uint8_t   flgDlyUpd; 
//   61 __IO uint8_t   cntBtnPress;
//   62 
//   63 extern __IO uint16_t  WaveRec_idxTest;
//   64 extern __IO uint8_t  swtBufUSBOut;
//   65 
//   66 /* Buffer used for reception */
//   67 uint8_t aRxBuffer[1024];
//   68 uint8_t idxDec,stFrstFrmStore;
//   69 int16_t DeltaBuf1,DeltaBuf1Old;
//   70 int16_t idxLatency13,idxLatency12,idxLatency14,idxLatency25,idxLatency63,idxLatency78;
idxLatency13:
        DS8 2
idxLatency12:
        DS8 2

        SECTION `.bss`:DATA:REORDER:NOROOT(1)
        DATA
cntRisingEXTI:
        DS8 2

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
aRxBuffer:
        DS8 1024

        SECTION `.bss`:DATA:REORDER:NOROOT(0)
        DATA
idxDec:
        DS8 1

        SECTION `.bss`:DATA:REORDER:NOROOT(1)
        DATA
DeltaBuf1:
        DS8 2

        SECTION `.bss`:DATA:REORDER:NOROOT(1)
        DATA
DeltaBuf1Old:
        DS8 2
//   71 
//   72 __IO char flg10ms;

        SECTION `.bss`:DATA:REORDER:NOROOT(0)
        DATA
//   73 uint8_t flgSTAIni;
flgSTAIni:
        DS8 1
//   74 uint16_t cntTime200;
//   75 
//   76 uint8_t buffer_switch = 1;
//   77 uint8_t Command_index=1;
//   78 
//   79 float fir256Coff[DSP_NUMCOFFHANNIING];
//   80 //int16_t PreCalcBuff[129][256];
//   81 
//   82 
//   83 #if MAIN_CRSCORR
//   84 arm_rfft_instance_q15 RealFFT_Ins, RealIFFT_Ins;
//   85 #endif
//   86 

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   87 arm_cfft_radix4_instance_f32 SS1,SS2,SS3,SS4,ISS; 
SS1:
        DS8 20
SS2:
        DS8 20
SS3:
        DS8 20
SS4:
        DS8 20
ISS:
        DS8 20
//   88 arm_rfft_instance_f32 S1,S2,S3,S4,IS;
`S1`:
        DS8 24
`S2`:
        DS8 24
`S3`:
        DS8 24
`S4`:
        DS8 24
IS:
        DS8 24
//   89 
//   90 //arm_rfft_fast_instance_f32 S1,S2,S3,S4,IS;
//   91 
//   92 
//   93 #if (DEBUG)
//   94 uint8_t  pUARTBuf[128];

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
//   95 uint32_t Main_CoefMor;
Main_CoefMor:
        DS8 4

        SECTION `.data`:DATA:REORDER:NOROOT(2)
        DATA
flgDlyUpd:
        DC8 0
stFrstFrmStore:
        DC8 0
flg10ms:
        DC8 0
buffer_switch:
        DC8 1
//   96 uint8_t stDir,flgS2,flgS3,flgS4,flgS2Flt,flgS3Flt,flgS4Flt;
stDir:
        DC8 0
flgS2:
        DC8 0
flgS3:
        DC8 0
flgS4:
        DC8 0
flgS2Flt:
        DC8 0
flgS3Flt:
        DC8 0
flgS4Flt:
        DC8 0
//   97 uint8_t flgS2Ins,flgS3Ins,flgS4Ins;
flgS2Ins:
        DC8 0
flgS3Ins:
        DC8 0
flgS4Ins:
        DC8 0
WaveRec_idxSens4:
        DC8 0, 0
WaveRec_idxSens3:
        DC8 0, 0
I2S2_idxTmp:
        DC8 0, 0
WaveRec_idxSens1:
        DC8 0, 0
WaveRec_idxSens2:
        DC8 0, 0
WaveRec_idxSens5:
        DC8 0, 0
WaveRec_idxSens6:
        DC8 0, 0
idxSPI5DataBuf3:
        DC8 0, 0
idxLatency14:
        DC8 0, 0
idxLatency25:
        DC8 0, 0
idxLatency63:
        DC8 0, 0
idxLatency78:
        DC8 0, 0
cntTime200:
        DC8 0, 0
GPIO_INS:
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
FacMic:
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0
CrssCorVal78:
        DC8 0, 0, 0, 0
CrssCorVal14:
        DC8 0, 0, 0, 0
CrssCorVal25:
        DC8 0, 0, 0, 0
CrssCorVal63:
        DC8 0, 0, 0, 0
hUSBDDevice:
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
fir256Coff:
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
pUARTBuf:
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0

        SECTION `.data`:DATA:REORDER:NOROOT(2)
        DATA
pI2CData:
        DC8 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120, 130, 140, 150
        DC8 160, 170, 180, 190

        SECTION `.data`:DATA:REORDER:NOROOT(0)
        DATA
btnSW1:
        DC8 0
btnSW2:
        DC8 0
cntBtnPress:
        DC8 0
Command_index:
        DC8 1
//   98 #endif
//   99 
//  100 #if USB_STREAMING
//  101 extern __IO uint16_t idxFrmPDMMic8;
//  102 #endif
//  103 
//  104 
//  105 /* Private function prototypes -----------------------------------------------*/
//  106 static void SystemClock_Config(void);
//  107 static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id);
//  108 static void CPU_CACHE_Enable(void);
//  109 
//  110 
//  111 
//  112 
//  113 void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c);
//  114 void MX_I2C2_Init(void);
//  115 void USART3_Init(void);
//  116 void ReadSTASeq(uint8_t Addr, uint8_t *pBufOut,uint8_t Len );
//  117 void WriteSTAByte(uint8_t Addr, uint8_t *pBufIn, uint8_t len);
//  118 void SPI5_CallBack(SPI_HandleTypeDef *hspi);
//  119 uint8_t StartPlay(void);
//  120 
//  121 
//  122 /*--------------INLINE FUNCTION-----------------------------------------------*/
//  123 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock0 Using cfiCommon0
          CFI Function FFT_Update
        THUMB
//  124 inline static void FFT_Update(void)
//  125 {
FFT_Update:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
        LDR.W    R4,??DataTable23
//  126 
//  127       PDM2PCMSDO78();      
          CFI FunCall PDM2PCMSDO78
        BL       PDM2PCMSDO78
//  128       /* Hafl buffer is filled in by I2S data stream in */
//  129       if((flgDlyUpd==0))
        LDRB     R0,[R4, #+0]
        CMP      R0,#+0
        BNE.N    ??FFT_Update_0
//  130       {
//  131             
//  132             //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15); 
//  133             FactorUpd(&FacMic); 
        ADD      R0,R4,#+60
          CFI FunCall FactorUpd
        BL       FactorUpd
//  134             //STM_EVAL_LEDOn(LED3);
//  135             flgDlyUpd = 1; 
        MOVS     R0,#+1
        STRB     R0,[R4, #+0]
//  136 /*-------------------------------------------------------------------------------------------------------------
//  137 			  
//  138 	Sequence  Record Data                     Processing Data                 Player Data
//  139 			  
//  140 	1-------  Buffer1                         Buffer2                         Buffer3
//  141 			  
//  142 	2-------  Buffer3                         Buffer1                         Buffer2		  
//  143 			  
//  144 	3-------  Buffer2                         Buffer3                         Buffer1 
//  145  ---------------------------------------------------------------------------------------------------------------*/
//  146             /* Processing Data */
//  147 			switch (buffer_switch)
        LDRB     R0,[R4, #+3]
        CBZ.N    R0,??FFT_Update_1
        CMP      R0,#+2
        BEQ.N    ??FFT_Update_2
        BCC.N    ??FFT_Update_3
        B.N      ??FFT_Update_4
//  148 			{             
//  149 			    case BUF1_PLAY:
//  150 #if MAIN_CRSCORR
//  151                             for (uint16_t i=0; i<(_MAX_SS/_MAX_SS);i++)
//  152                             {
//  153                                 //uint16_t i=0;
//  154                                     arm_rfft_q15(&RealFFT_Ins,    (q15_t *)&buffer3[i*128],    (q15_t *)&bufferFFT[i*256]);
//  155                                     arm_rfft_q15(&RealFFT_Ins,    (q15_t *)&buffer3_1[i*128],   (q15_t *)&bufferFFT_1[i*256]);
//  156                             
//  157                                     arm_add_q15((q15_t *)&bufferFFT[i*256],    (q15_t *)&bufferFFT_1[i*256],    (q15_t *)&bufferFFTSum[i*256],2*128);
//  158                             
//  159                                     //for (uint16_t j=0; j<256;j++)
//  160                                     //{
//  161                                     //	  bufferFFTSum[i*256+j]<<=6;
//  162                                     //}
//  163                                     
//  164                                     arm_rfft_q15(&RealIFFT_Ins,    (q15_t *)&bufferFFTSum[i*256],    (q15_t *)&bufferSum[i*128]);
//  165                             }
//  166 #elif MAIN_FFT
//  167                     /* Summing in Buffer3 */
//  168                     Delay_Sum_FFT(&Buffer3,&FacMic,(int16_t *)bufferSum, 512);
//  169                     //FFT_SUM((int16_t *)buffer3, (int16_t * )buffer3_1,fbuffer, 1024);				 	   
//  170 #else
//  171                     idxLatency78 = CrssCor(Buffer3.bufMIC7+AUDIO_OUT_BUFFER_SIZE/4, Buffer3.bufMIC8+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal78);
??FFT_Update_1:
        LDR.W    R5,??DataTable23_1
        B.N      ??FFT_Update_5
//  172                     idxLatency14 = CrssCor(Buffer3.bufMIC1+AUDIO_OUT_BUFFER_SIZE/4, Buffer3.bufMIC4+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal14);
//  173                     idxLatency25 = CrssCor(Buffer3.bufMIC5+AUDIO_OUT_BUFFER_SIZE/4, Buffer3.bufMIC2+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal25);
//  174                     idxLatency63 = CrssCor(Buffer3.bufMIC6+AUDIO_OUT_BUFFER_SIZE/4, Buffer3.bufMIC3+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal63);
//  175                    
//  176 
//  177                     SumDelay(&Buffer3);
//  178 #endif
//  179 					
//  180 					break;
//  181 				case BUF2_PLAY:
//  182 
//  183 #if MAIN_CRSCORR
//  184                      for (uint16_t i=0; i<(_MAX_SS/128);i++)
//  185                      { 
//  186                         //uint16_t i=0;
//  187                         arm_rfft_q15(&RealFFT_Ins,(q15_t *)&buffer1[i*128],(q15_t *)&bufferFFT[i*256]);
//  188                         arm_rfft_q15(&RealFFT_Ins,(q15_t *)&buffer1_1[i*128],(q15_t *)&bufferFFT_1[i*256]);
//  189 
//  190                         arm_add_q15((q15_t *)&bufferFFT[i*256],    (q15_t *)&bufferFFT_1[i*256],    (q15_t *)&bufferFFTSum[i*256],
//  191                                         2*128);
//  192 
//  193                         //for (uint16_t j=0; j<256;j++)
//  194                         //{
//  195                         //	   bufferFFTSum[i*256+j]<<=6;
//  196                         //}
//  197 
//  198 
//  199                         arm_rfft_q15(&RealIFFT_Ins,(q15_t *)&bufferFFTSum[i*256],(q15_t *)&bufferSum[i*128]);
//  200                      }
//  201 #elif MAIN_FFT
//  202                     /* Summing in Buffer1 */	 
//  203                     Delay_Sum_FFT(&Buffer1, &FacMic,(int16_t * )bufferSum,512);
//  204                     //FFT_SUM((int16_t *)buffer1, (int16_t * )buffer1_1,fbuffer, 1024);
//  205 
//  206 #else
//  207                 
//  208                   //idxLatency13 = CrssCor(Buffer1.bufMIC1, Buffer1.bufMIC3, AUDIO_OUT_BUFFER_SIZE/2); 
//  209                   //idxLatency12 = CrssCor(Buffer1.bufMIC1, Buffer1.bufMIC2, AUDIO_OUT_BUFFER_SIZE/2);
//  210 		
//  211                   idxLatency78 = CrssCor(Buffer1.bufMIC7+AUDIO_OUT_BUFFER_SIZE/4, Buffer1.bufMIC8+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal78);	
??FFT_Update_3:
        LDR.W    R5,??DataTable23_2
        B.N      ??FFT_Update_5
//  212                   idxLatency14 = CrssCor(Buffer1.bufMIC1+AUDIO_OUT_BUFFER_SIZE/4, Buffer1.bufMIC4+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal14);
//  213                   idxLatency25 = CrssCor(Buffer1.bufMIC5+AUDIO_OUT_BUFFER_SIZE/4, Buffer1.bufMIC2+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal25);
//  214                   idxLatency63 = CrssCor(Buffer1.bufMIC6+AUDIO_OUT_BUFFER_SIZE/4, Buffer1.bufMIC3+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal63);
//  215 
//  216 
//  217 
//  218                   SumDelay(&Buffer1);
//  219 #endif
//  220 	    break;
//  221 					
//  222 	   case BUF3_PLAY:
//  223 #if MAIN_CRSCORR
//  224           for (uint16_t i=0; i<(_MAX_SS/128);i++)
//  225           {
//  226               arm_rfft_q15(&RealFFT_Ins,(q15_t *)&buffer2[i*128],(q15_t *)&bufferFFT[i*256]);
//  227               arm_rfft_q15(&RealFFT_Ins,(q15_t *)&buffer2_1[i*128],(q15_t *)&bufferFFT_1[i*256]);
//  228 
//  229               arm_add_q15((q15_t *)&bufferFFT[i*256],    (q15_t *)&bufferFFT_1[i*256],	(q15_t *)&bufferFFTSum[i*256],
//  230                                  2*128);
//  231 
//  232               //for (uint16_t j=0; j<256;j++)
//  233               //{
//  234               //   bufferFFTSum[i*256+j]<<=6;
//  235               //}
//  236 
//  237 
//  238               arm_rfft_q15(&RealIFFT_Ins,(q15_t *)&bufferFFTSum[i*256],(q15_t *)&bufferSum[i*128]);
//  239           }
//  240 #elif MAIN_FFT
//  241         /* Summing in Buffer2 */
//  242         Delay_Sum_FFT(&Buffer2,&FacMic, (int16_t * )bufferSum, 512);
//  243         //FFT_SUM((int16_t *)buffer2, (int16_t * )buffer2_1,fbuffer, 1024);				
//  244 #else
//  245 
//  246           //idxLatency13 = CrssCor(Buffer2.bufMIC1, Buffer2.bufMIC3, AUDIO_OUT_BUFFER_SIZE/2); 
//  247           //idxLatency12 = CrssCor(Buffer2.bufMIC1, Buffer2.bufMIC2, AUDIO_OUT_BUFFER_SIZE/2);
//  248 
//  249           idxLatency78 = CrssCor(Buffer2.bufMIC7+AUDIO_OUT_BUFFER_SIZE/4, Buffer2.bufMIC8+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal78);
??FFT_Update_2:
        LDR.W    R5,??DataTable23_3
??FFT_Update_5:
        ADD      R1,R5,#+29184
        ADD      R0,R5,#+25088
        ADD      R3,R4,#+84
        MOV      R2,#+512
        ADDS     R1,R1,#+140
        ADDS     R0,R0,#+120
          CFI FunCall CrssCor
        BL       CrssCor
        STRH     R0,[R4, #+36]
//  250           idxLatency14 = CrssCor(Buffer2.bufMIC1+AUDIO_OUT_BUFFER_SIZE/4, Buffer2.bufMIC4+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal14);
        ADD      R1,R5,#+12800
        ADD      R3,R4,#+88
        MOV      R2,#+512
        ADDS     R1,R1,#+60
        ADD      R0,R5,#+512
          CFI FunCall CrssCor
        BL       CrssCor
        STRH     R0,[R4, #+30]
//  251           idxLatency25 = CrssCor(Buffer2.bufMIC5+AUDIO_OUT_BUFFER_SIZE/4, Buffer2.bufMIC2+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal25);
        ADD      R1,R5,#+4608
        ADD      R0,R5,#+16896
        ADD      R3,R4,#+92
        MOV      R2,#+512
        ADDS     R1,R1,#+20
        ADDS     R0,R0,#+80
          CFI FunCall CrssCor
        BL       CrssCor
        STRH     R0,[R4, #+32]
//  252           idxLatency63 = CrssCor(Buffer2.bufMIC6+AUDIO_OUT_BUFFER_SIZE/4, Buffer2.bufMIC3+AUDIO_OUT_BUFFER_SIZE/4, AUDIO_OUT_BUFFER_SIZE/2,&CrssCorVal63);
        ADD      R1,R5,#+8704
        ADD      R0,R5,#+20992
        ADD      R3,R4,#+96
        MOV      R2,#+512
        ADDS     R1,R1,#+40
        ADDS     R0,R0,#+100
          CFI FunCall CrssCor
        BL       CrssCor
        STRH     R0,[R4, #+34]
//  253 
//  254           SumDelay(&Buffer2);
        MOV      R0,R5
          CFI FunCall SumDelay
        BL       SumDelay
//  255 #endif
//  256 					break;
//  257 					
//  258 				default:
//  259 					break;
//  260                
//  261 			}
//  262 			AudioPlayerUpd();
??FFT_Update_4:
        POP      {R0,R4,R5,LR}
          CFI R4 SameValue
          CFI R5 SameValue
          CFI R14 SameValue
          CFI CFA R13+0
          CFI FunCall AudioPlayerUpd
        B.W      AudioPlayerUpd
          CFI R4 Frame(CFA, -12)
          CFI R5 Frame(CFA, -8)
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+16
//  263 	       //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
//  264 	  }
//  265 	  
//  266 
//  267 }
??FFT_Update_0:
        POP      {R0,R4,R5,PC}    ;; return
          CFI EndBlock cfiBlock0
//  268 
//  269 
//  270 inline static void Audio_Play_Out(void)
//  271 {
//  272 
//  273 /*-------------------------------------------------------------------------------------------------------------
//  274 			  
//  275 	Sequence  Record Data                     Processing Data                 Player Data
//  276 			  
//  277 	1-------  Buffer1                         Buffer2                          Buffer3
//  278 			  
//  279 	2-------  Buffer3                         Buffer1                           Buffer2		  
//  280 			  
//  281 	3-------  Buffer2                         Buffer3                           Buffer1 
//  282  ---------------------------------------------------------------------------------------------------------------*/
//  283     switch (buffer_switch)
//  284     {
//  285       case BUF1_PLAY:
//  286         /* Play data from buffer1 */
//  287 	    Audio_MAL_Play((uint32_t)&Buffer3.bufMIC3[idxFrmPDMMic8*AUDIO_CHANNELS*(AUDIO_SAMPLING_FREQUENCY/1000)] , 2*AUDIO_CHANNELS*(AUDIO_SAMPLING_FREQUENCY/1000));
//  288 
//  289         break;
//  290       case BUF2_PLAY:
//  291         /* Play data from buffer2 */
//  292 	    Audio_MAL_Play((uint32_t)&Buffer1.bufMIC3[idxFrmPDMMic8*AUDIO_CHANNELS*(AUDIO_SAMPLING_FREQUENCY/1000)], 2*AUDIO_CHANNELS*(AUDIO_SAMPLING_FREQUENCY/1000));
//  293         
//  294         break;
//  295       case BUF3_PLAY:
//  296         /* Play data from buffer1 */
//  297         Audio_MAL_Play((uint32_t)&Buffer2.bufMIC3[idxFrmPDMMic8*AUDIO_CHANNELS*(AUDIO_SAMPLING_FREQUENCY/1000)] ,2*AUDIO_CHANNELS*(AUDIO_SAMPLING_FREQUENCY/1000));
//  298 
//  299         break;
//  300       default:
//  301         break;
//  302     }
//  303     
//  304 #if USB_STREAMING
//  305     AudioUSBSend(idxFrmPDMMic8);
//  306 #endif
//  307 
//  308 	/* if player is finished for curent buffer                                  */ 
//  309 	if (++idxFrmPDMMic8 == AUDIO_OUT_BUFFER_SIZE/(AUDIO_SAMPLING_FREQUENCY/1000))
//  310 	{
//  311 	       RESET_IDX
//  312 		   //MIC7Rec();
//  313 		   //MIC8Rec();
//  314            WaveRec_idxTest=0;
//  315            idxFrmPDMMic8=0;
//  316             switch (buffer_switch)
//  317             {
//  318                 case BUF1_PLAY:
//  319                       /* set flag for switch buffer */		  
//  320                   buffer_switch = BUF3_PLAY;
//  321                   break;
//  322                 case BUF2_PLAY:
//  323                   /* set flag for switch buffer */
//  324                   buffer_switch = BUF1_PLAY;        
//  325                   break;
//  326                 case BUF3_PLAY:
//  327                   /* set flag for switch buffer */		  
//  328                   buffer_switch = BUF2_PLAY;
//  329                   break;
//  330                 default:
//  331                   break;
//  332             }
//  333           if (cntStrt<100) cntStrt++;
//  334 
//  335 		 /* Tongle status to switch the USB audio buffer out */
//  336 
//  337 	}			   
//  338 }
//  339 
//  340 
//  341 /* Private functions ---------------------------------------------------------*/
//  342 
//  343 /**
//  344   * @brief  Main program
//  345   * @param  None
//  346   * @retval None
//  347   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock1 Using cfiCommon0
          CFI Function main
        THUMB
//  348 int main(void)
//  349 {
main:
        PUSH     {R4-R11,LR}
          CFI R14 Frame(CFA, -4)
          CFI R11 Frame(CFA, -8)
          CFI R10 Frame(CFA, -12)
          CFI R9 Frame(CFA, -16)
          CFI R8 Frame(CFA, -20)
          CFI R7 Frame(CFA, -24)
          CFI R6 Frame(CFA, -28)
          CFI R5 Frame(CFA, -32)
          CFI R4 Frame(CFA, -36)
          CFI CFA R13+36
        SUB      SP,SP,#+132
          CFI CFA R13+168
//  350   /* Enable the CPU Cache */
//  351   CPU_CACHE_Enable();
        DSB      
        ISB      
        LDR.W    R1,??DataTable23_4  ;; 0xe000ef50
        MOVS     R0,#+0
        STR      R0,[R1, #+0]
        LDR.W    R0,??DataTable23_5  ;; 0xe000ed14
        LDR      R2,[R0, #+0]
        ORR      R2,R2,#0x20000
        STR      R2,[R0, #+0]
        DSB      
        ISB      
        MOVS     R2,#+0
        STR      R2,[R0, #+112]
        DSB      
        LDR      R2,[R0, #+108]
        UBFX     R3,R2,#+13,#+15
??main_0:
        MOVW     R5,#+16352
        UBFX     R4,R2,#+3,#+10
        AND      R5,R5,R3, LSL #+5
??main_1:
        ORR      R6,R5,R4, LSL #+30
        STR      R6,[R1, #+16]
        MOV      R6,R4
        SUBS     R4,R6,#+1
        CMP      R6,#+0
        BNE.N    ??main_1
        MOV      R4,R3
        SUBS     R3,R4,#+1
        CMP      R4,#+0
        BNE.N    ??main_0
        DSB      
        LDR      R1,[R0, #+0]
        ORR      R1,R1,#0x10000
        STR      R1,[R0, #+0]
        DSB      
        ISB      
//  352   
//  353   /* STM32F7xx HAL library initialization:
//  354        - Configure the Flash ART accelerator on ITCM interface
//  355        - Configure the Systick to generate an interrupt each 1 msec
//  356        - Set NVIC Group Priority to 4
//  357        - Global MSP (MCU Support Package) initialization
//  358      */   
//  359   HAL_Init();
          CFI FunCall HAL_Init
        BL       HAL_Init
//  360   
//  361   /* Configure the system clock to 216 MHz */
//  362   //Test_SystemClock_Config(); 
//  363   SystemClock_Config();
          CFI FunCall SystemClock_Config
        BL       SystemClock_Config
//  364   BSP_AUDIO_OUT_ClockConfig(AUDIO_FREQ, NULL);
        MOV      R0,SP
        LDR.W    R5,??DataTable23_6  ;; 0x40023830
          CFI FunCall HAL_RCCEx_GetPeriphCLKConfig
        BL       HAL_RCCEx_GetPeriphCLKConfig
        MOV      R0,#+1048576
        LDR.W    R4,??DataTable23
        STR      R0,[SP, #+0]
        MOV      R0,#+4194304
        STR      R0,[SP, #+64]
        MOV      R0,#+344
        STR      R0,[SP, #+4]
        MOVS     R0,#+7
        STR      R0,[SP, #+12]
        MOVS     R0,#+1
        STR      R0,[SP, #+36]
        MOV      R0,SP
          CFI FunCall HAL_RCCEx_PeriphCLKConfig
        BL       HAL_RCCEx_PeriphCLKConfig
//  365   
//  366   /* Initialize the SDRAM */
//  367   BSP_SDRAM_Init();
          CFI FunCall BSP_SDRAM_Init
        BL       BSP_SDRAM_Init
//  368 
//  369   BSP_LED_Init(LED1);
        MOVS     R0,#+0
        LDR.W    R6,??DataTable23_7
          CFI FunCall BSP_LED_Init
        BL       BSP_LED_Init
//  370   BSP_LED_Init(LED2);
        MOVS     R0,#+1
        ADDW     R11,R4,#+2711
          CFI FunCall BSP_LED_Init
        BL       BSP_LED_Init
//  371 
//  372   /* Button Initialization */
//  373   ButtonInit();
          CFI FunCall ButtonInit
        BL       ButtonInit
//  374   //BSP_PB_Init(BUTTON_KEY,BUTTON_MODE_EXTI);
//  375 
//  376   
//  377   /* Init TS module */
//  378   //BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
//  379    DFT_Init();	
          CFI FunCall DFT_Init
        BL       DFT_Init
//  380 
//  381     /* ---------PA4: LCCKO-------------*/
//  382     __GPIOA_CLK_ENABLE();
        LDR      R0,[R5, #+0]
//  383     GPIO_INS.Pin = GPIO_PIN_4;
//  384     GPIO_INS.Mode =GPIO_MODE_IT_RISING;
//  385     GPIO_INS.Pull =GPIO_NOPULL;
//  386     GPIO_INS.Speed =GPIO_SPEED_HIGH;
//  387     HAL_GPIO_Init(GPIOA,&GPIO_INS);
        ADD      R1,R4,#+40
        ORR      R0,R0,#0x1
        STR      R0,[R5, #+0]
        LDR      R0,[R5, #+0]
        AND      R0,R0,#0x1
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
        MOVS     R0,#+16
        STR      R0,[R4, #+40]
        LDR.W    R0,??DataTable23_8  ;; 0x10110000
        STR      R0,[R4, #+44]
        MOVS     R0,#+0
        STR      R0,[R4, #+48]
        MOVS     R0,#+3
        STR      R0,[R4, #+52]
        LDR.W    R0,??DataTable23_9  ;; 0x40020000
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  388 
//  389     /* Enable and set Button EXTI Interrupt to the lowest priority */
//  390     HAL_NVIC_SetPriority((IRQn_Type)EXTI4_IRQn, INTERRUPT_PRI_EXT_LRCK, 0);
        MOVS     R2,#+0
        MOVS     R1,#+6
        MOVS     R0,#+10
          CFI FunCall HAL_NVIC_SetPriority
        BL       HAL_NVIC_SetPriority
//  391     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI4_IRQn);
        MOVS     R0,#+10
          CFI FunCall HAL_NVIC_EnableIRQ
        BL       HAL_NVIC_EnableIRQ
//  392     /*-----------------------*/
//  393 
//  394     /*---------PE3: POWER DOWN-----------------*/
//  395     __GPIOE_CLK_ENABLE();
        LDR      R0,[R5, #+0]
//  396     GPIO_INS.Pin = GPIO_PIN_3;
//  397     GPIO_INS.Mode = GPIO_MODE_OUTPUT_PP;
//  398     GPIO_INS.Pull = GPIO_PULLUP;
//  399     GPIO_INS.Speed = GPIO_SPEED_HIGH;
//  400 
//  401     HAL_GPIO_Init(GPIOE, &GPIO_INS);
        ADD      R1,R4,#+40
        ORR      R0,R0,#0x10
        STR      R0,[R5, #+0]
        LDR      R0,[R5, #+0]
        LDR.W    R5,??DataTable23_10  ;; 0x40021000
        AND      R0,R0,#0x10
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
        MOVS     R0,#+8
        STR      R0,[R4, #+40]
        MOVS     R0,#+1
        STR      R0,[R4, #+44]
        STR      R0,[R4, #+48]
        MOVS     R0,#+3
        STR      R0,[R4, #+52]
        MOV      R0,R5
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  402   
//  403     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
        MOVS     R2,#+0
        MOVS     R1,#+8
        MOV      R0,R5
        ADD      R5,SP,#+16
          CFI FunCall HAL_GPIO_WritePin
        BL       HAL_GPIO_WritePin
//  404 
//  405     /*----------------------------------------*/
//  406 
//  407 #if (DEBUG)  
//  408     /* UART for debug */
//  409     USART3_Init();
          CFI FunCall USART3_Init
        BL       USART3_Init
//  410 #endif
//  411 
//  412 					  
//  413 
//  414     /*----------------------------------------*/
//  415     MX_I2C2_Init(); //for STA321MP
          CFI FunCall MX_I2C2_Init
        BL       MX_I2C2_Init
//  416     STA321MP_Ini();
          CFI FunCall STA321MP_Ini
        BL       STA321MP_Ini
//  417     BSP_LED_Toggle(LED1);
        MOVS     R0,#+0
          CFI FunCall BSP_LED_Toggle
        BL       BSP_LED_Toggle
//  418     /* Init Audio Application */
//  419 #ifdef CS43L22_PLAY
//  420     AUDIO_InitApplication();
//  421 #endif
//  422     AUDIO_InitApplication();
          CFI FunCall AUDIO_InitApplication
        BL       AUDIO_InitApplication
//  423     BSP_LED_Toggle(LED2);
        MOVS     R0,#+1
          CFI FunCall BSP_LED_Toggle
        BL       BSP_LED_Toggle
//  424 
//  425     buffer_switch = BUF3_PLAY;		 /* record data to buffer1 */
        MOVS     R0,#+2
        STRB     R0,[R4, #+3]
//  426     MIC1TO6_Init();
          CFI FunCall MIC1TO6_Init
        BL       MIC1TO6_Init
//  427 
//  428 #if (USB_STREAMING)	
//  429 	/* Initialize USB descriptor basing on channels number and sampling frequency */
//  430 	USBD_AUDIO_Init_Microphone_Descriptor(&hUSBDDevice, 2*AUDIO_SAMPLING_FREQUENCY, AUDIO_CHANNELS);
        MOVS     R2,#+2
        MOV      R1,#+32000
        ADD      R0,R4,#+100
          CFI FunCall USBD_AUDIO_Init_Microphone_Descriptor
        BL       USBD_AUDIO_Init_Microphone_Descriptor
//  431 	/* Init Device Library */
//  432 	USBD_Init(&hUSBDDevice, &AUDIO_Desc, 0);
        MOVS     R2,#+0
        LDR.W    R1,??DataTable23_11
        ADD      R0,R4,#+100
          CFI FunCall USBD_Init
        BL       USBD_Init
//  433 	/* Add Supported Class */
//  434 	USBD_RegisterClass(&hUSBDDevice, &USBD_AUDIO);
        LDR.W    R1,??DataTable23_12
        ADD      R0,R4,#+100
          CFI FunCall USBD_RegisterClass
        BL       USBD_RegisterClass
//  435 	/* Add Interface callbacks for AUDIO Class */  
//  436 	USBD_AUDIO_RegisterInterface(&hUSBDDevice, &USBD_AUDIO_fops);
        LDR.W    R1,??DataTable23_13
        ADD      R0,R4,#+100
          CFI FunCall USBD_AUDIO_RegisterInterface
        BL       USBD_AUDIO_RegisterInterface
//  437 	/* Start Device Process */
//  438 	USBD_Start(&hUSBDDevice);
        ADD      R0,R4,#+100
          CFI FunCall USBD_Start
        BL       USBD_Start
//  439 
//  440 	/* Init Host Library */
//  441 	//test GIT //USBH_Init(&hUSBHost, USBH_UserProcess, 0);
//  442 
//  443 	/* Add Supported Class */
//  444 	//test GIT //USBH_RegisterClass(&hUSBHost, USBH_MSC_CLASS);
//  445 	
//  446 	/* Start Host Process */
//  447 	//test GIT //USBH_Start(&hUSBHost); 					  
//  448 #endif 
//  449 
//  450     Window(fir256Coff);
        ADD      R0,R4,#+648
          CFI FunCall Window
        BL       Window
//  451 	EnergyNoiseCalc(AUDIO_OUT_BUFFER_SIZE/2);
        MOV      R0,#+512
          CFI FunCall EnergyNoiseCalc
        BL       EnergyNoiseCalc
//  452 
//  453     //Precalculation(Coef,PreCalcBuff);
//  454     StartPlay();
          CFI FunCall StartPlay
        BL       StartPlay
        ADD      R0,SP,#+16
        STR      R0,[SP, #+12]
        ADDW     R0,R4,#+2696
        STR      R0,[SP, #+8]
        B.N      ??main_2
//  455     while (1)
//  456     {
//  457 
//  458 
//  459                     /* This calculation happens once time in power cycles */
//  460                     /* After 5 times of full frame recieved interrupt */
//  461                if ((cntStrt>=5))
//  462                {
//  463 		      if ((WaveRecord_flgIni<200))
//  464 		      {
//  465                           for(char i=0;i<16;i++)
//  466                           {
//  467                               if (ValBit(SPI4_stNipple,i)!=0) 
//  468                               {
//  469                                   SPI4_stPosShft = MAX(SPI4_stPosShft,i+1);
//  470                              }
//  471                           }
//  472 		          WaveRecord_flgIni++;			
//  473 		      }   
//  474 		 }
//  475 	
//  476 		/* USB Host Background task */
//  477 		//USBH_Process(&hUSBHost);
//  478 
//  479 		/* AUDIO Menu Process */
//  480 		//AUDIO_MenuProcess();
//  481 		
//  482 		FFT_Update(); 
//  483 
//  484 		if (flg10ms==1)
//  485 		{
//  486 		    flg10ms=0;		   		      
//  487 	         cntTime200++;
//  488 	         if (cntTime200==40)
//  489 	         {
//  490 	 
//  491 #if (DEBUG)
//  492                    uint32_t tmpSNR63,tmpSNR14,tmpSNR78,tmpSNR25;
//  493                    tmpSNR78 = (uint32_t)(CrssCorVal78/EnergyError);
//  494                    tmpSNR25 = (uint32_t)(CrssCorVal25/EnergyError);
//  495 				   tmpSNR14 = (uint32_t)(CrssCorVal14/EnergyError);
//  496 				   tmpSNR63 = (uint32_t)(CrssCorVal63/EnergyError);
//  497                     //if (tmpSNR>10)
//  498                     {
//  499                         int16_t test[5];
//  500                         static uint8_t flagNotMin;
//  501                         test[0] = 0;
//  502 						if (CrssCorVal63/EnergyError>10)						
//  503                             test[1]= idxLatency63;
//  504 						else
//  505 							test[1] = 0;
//  506 
//  507 						if (CrssCorVal14/EnergyError>10)
//  508                             test[2]= idxLatency14;
//  509 						else
//  510 							test[2] =0;
//  511 
//  512 						if (CrssCorVal25/EnergyError > 10)
//  513                             test[3]= idxLatency25;
//  514 						else
//  515 							test[3] = 0;
//  516 
//  517                         if (CrssCorVal78/EnergyError>10)
//  518 						    test[4]= idxLatency78;                        
//  519 						else
//  520 							test[4]= 2;
//  521 
//  522 						if (((tmpSNR63>10))||((tmpSNR14>10))||((tmpSNR25>10))||((tmpSNR78>10)))
//  523                         {
??main_3:
        MOVS     R0,#+0
??main_4:
        STRB     R0,[R4, #+13]
        LDRB     R0,[R4, #+13]
//  524                              sprintf((char *)pUARTBuf,"%d:%d:%d:%d",idxLatency63,idxLatency14,idxLatency25,idxLatency78);
//  525                              flagNotMin=0 ;
//  526                              
//  527                               if (test[3]>0)
//  528                               {
//  529                                       sprintf((char *)(pUARTBuf+15),"Close Mic 5\r\n"); 
//  530 									  flagNotMin=1;
//  531                               }
//  532                               else if (test[3]<0)
//  533                               {
//  534                                     sprintf((char *)(pUARTBuf+15),"Clsoe Mic 2\r\n");
//  535 									flagNotMin=1;
//  536 
//  537                               }
//  538                               else
//  539                               {
//  540                                    
//  541                               }	
//  542 
//  543 						
//  544 				                if (test[2]>0)
//  545 		                  	    {
//  546 		                  	       if((CrssCorVal14>CrssCorVal25)||(flagNotMin==0))
//  547 		                  	       {
//  548 		                             sprintf((char *)(pUARTBuf+15),"Clsoe Mic 4\r\n");
//  549 									 flagNotMin=2;
//  550 		                  	       }
//  551 		                  	    }
//  552 		                        else if (test[2]<0)
//  553 		                        {
//  554 		                            if((CrssCorVal14>CrssCorVal25)||(flagNotMin==0))
//  555 		                            {
//  556 		                              sprintf((char *)(pUARTBuf+15),"Clsoe Mic 1\r\n");                             
//  557 									  flagNotMin=2;
//  558 		                            }
//  559 		                        }
//  560 		                        else
//  561 		                        {
//  562 
//  563 		                        }
//  564 
//  565 						   
//  566 		                        if (test[1]>0)
//  567 		                  	    {
//  568 		                  	       if((((CrssCorVal63>CrssCorVal25)&&(flagNotMin==1))||(flagNotMin==0))||((CrssCorVal63>CrssCorVal14)&&(flagNotMin==2)))
//  569 		                  	       {
//  570 								     sprintf((char *)(pUARTBuf+15),"Clsoe Mic 3\r\n");
//  571 								     flagNotMin=3;
//  572 		                  	       }
//  573 		                  	    }
//  574 		                        else if (test[1]<0)
//  575 		                        {
//  576 		                             if((((CrssCorVal63>CrssCorVal25)&&(flagNotMin==1))||(flagNotMin==0))||((CrssCorVal63>CrssCorVal14)&&(flagNotMin==2)))
//  577 		                             {
//  578 		                               sprintf((char *)(pUARTBuf+15),"Clsoe Mic 6\r\n"); 
//  579 									   flagNotMin=3;
//  580 		                             }
//  581 		                        }
//  582 		                        else
//  583 		                        {
//  584 
//  585 		                        }
//  586 
//  587 
//  588 	                            if ((test[4]>3))
//  589 	                            {
//  590 	                                if ((flagNotMin==0))                                     
//  591 	                                    sprintf((char *)(pUARTBuf+15),"Clsoe Mic 7\r\n");
//  592 								    else if ((flagNotMin==1))
//  593 										if (CrssCorVal78>CrssCorVal25)
//  594 											sprintf((char *)(pUARTBuf+15),"Clsoe Mic 7\r\n");
//  595 								    else if ((flagNotMin==2))
//  596 										if (CrssCorVal78>CrssCorVal14)
//  597 											sprintf((char *)(pUARTBuf+15),"Clsoe Mic 7\r\n");	
//  598 								    else if ((flagNotMin==3))
//  599 										if (CrssCorVal78>CrssCorVal63)
//  600 											sprintf((char *)(pUARTBuf+15),"Clsoe Mic 7\r\n");
//  601 									else
//  602 										;
//  603 									
//  604 	                            }
//  605 	                            else if (test<=0)
//  606 	                            {
//  607 	                                if ((flagNotMin==0))                                     
//  608 	                                    sprintf((char *)(pUARTBuf+15),"Clsoe Mic 8\r\n");
//  609 								    else if ((flagNotMin==1))
//  610 										if (CrssCorVal78>CrssCorVal25)
//  611 											sprintf((char *)(pUARTBuf+15),"Clsoe Mic 8\r\n");
//  612 								    else if ((flagNotMin==2))
//  613 										if (CrssCorVal78>CrssCorVal14)
//  614 											sprintf((char *)(pUARTBuf+15),"Clsoe Mic 8\r\n");	
//  615 								    else if ((flagNotMin==3))
//  616 										if (CrssCorVal78>CrssCorVal63)
//  617 											sprintf((char *)(pUARTBuf+15),"Clsoe Mic 8\r\n");
//  618 									else
//  619 										;
//  620 									
//  621 	                            }                          
//  622 	                            else
//  623 	                            {
//  624 	                            }
//  625 
//  626 
//  627 			  //if (flagNotMin==0) sprintf((char *)(pUARTBuf+15),"----------- \r\n");
//  628 									
//  629                           //HAL_UART_Transmit_IT(&huart3,pUARTBuf,15);
//  630                           SrvB_Debound(&flgS2Ins,&flgS2Flt, flgS2,2);
//  631                           SrvB_Debound(&flgS3Ins,&flgS3Flt, flgS3,2);
//  632                           SrvB_Debound(&flgS4Ins,&flgS4Flt, flgS4,2);
//  633 
//  634                           stDir = (flgS2Flt<<2)|(flgS3Flt<<1)|(flgS4Flt); 
//  635                          
//  636                            sprintf((char *)pUARTBuf,"%d:%d:%d:%d",tmpSNR63,tmpSNR14,tmpSNR25,tmpSNR78);
        MOV      R3,R9
        MOV      R2,R10
        CMP      R0,#+3
        IT       CS 
        STRBCS   R1,[R4, #+10]
        LDRB     R1,[R4, #+9]
        LDRB     R0,[R4, #+8]
        STR      R7,[SP, #+4]
        STR      R8,[SP, #+0]
        LSLS     R1,R1,#+1
        ORR      R0,R1,R0, LSL #+2
        LDRB     R1,[R4, #+10]
        ORRS     R0,R1,R0
        ADR.W    R1,?_0
        STRB     R0,[R4, #+4]
        LDR      R0,[SP, #+8]
          CFI FunCall sprintf
        BL       sprintf
//  637                            HAL_UART_Transmit_IT(&huart3,pUARTBuf,15+15+15);		
        LDR      R1,[SP, #+8]
        MOVS     R2,#+45
        LDR.W    R0,??DataTable23_14
          CFI FunCall HAL_UART_Transmit_IT
        BL       HAL_UART_Transmit_IT
//  638                          }
//  639                     }//if(SNR)
//  640 
//  641 #endif
//  642 	   	            cntTime200=0;
??main_5:
        MOVS     R0,#+0
        STRH     R0,[R4, #+38]
??main_2:
        LDR.W    R0,??DataTable23_15
        LDRH     R0,[R0, #+0]
        CMP      R0,#+5
        BLT.N    ??main_6
        LDR.W    R0,??DataTable23_16
        LDRB     R0,[R0, #+0]
        CMP      R0,#+200
        BGE.N    ??main_6
        MOVS     R1,#+0
??main_7:
        LDR.W    R2,??DataTable23_17
        LDRSH    R2,[R2, #+0]
        ASRS     R2,R2,R1
        LSLS     R2,R2,#+31
        BPL.N    ??main_8
        LDRB     R3,[R6, #+0]
        ADDS     R2,R1,#+1
        CMP      R2,R3
        IT       LT 
        LDRBLT   R2,[R6, #+0]
        STRB     R2,[R6, #+0]
??main_8:
        ADDS     R1,R1,#+1
        CMP      R1,#+16
        BLT.N    ??main_7
        ADDS     R0,R0,#+1
        LDR.W    R1,??DataTable23_16
        STRB     R0,[R1, #+0]
??main_6:
          CFI FunCall FFT_Update
        BL       FFT_Update
        LDRB     R0,[R4, #+2]
        CMP      R0,#+1
        BNE.N    ??main_2
        MOVS     R0,#+0
        STRB     R0,[R4, #+2]
        LDRH     R0,[R4, #+38]
        ADDS     R0,R0,#+1
        STRH     R0,[R4, #+38]
        UXTH     R0,R0
        CMP      R0,#+40
        BNE.N    ??main_2
        LDR      R12,[R4, #+96]
        LDR      R2,[R4, #+88]
        LDR.W    R0,??DataTable23_18
        LDR      R1,[R4, #+92]
        LDR      R3,[R0, #+0]
        LDR      R0,[R4, #+84]
        UDIV     R10,R12,R3
        UDIV     R2,R2,R3
        MOV      R9,R2
        UDIV     R1,R1,R3
        MOV      R8,R1
        UDIV     R0,R0,R3
        MOVS     R3,#+0
        CMP      R10,#+11
        STRH     R3,[SP, #+16]
        MOV      R7,R0
        IT       CS 
        LDRHCS   R3,[R4, #+34]
        CMP      R2,#+11
        STRH     R3,[R5, #+2]
        ITE      CS 
        LDRHCS   R2,[R4, #+30]
        MOVCC    R2,#+0
        CMP      R1,#+11
        STRH     R2,[R5, #+4]
        ITE      CS 
        LDRHCS   R1,[R4, #+32]
        MOVCC    R1,#+0
        CMP      R0,#+11
        STRH     R1,[R5, #+6]
        ITE      CS 
        LDRHCS   R0,[R4, #+36]
        MOVCC    R0,#+2
        CMP      R10,#+11
        STRH     R0,[R5, #+8]
        IT       CC 
        CMPCC    R9,#+11
        BCS.N    ??main_9
        CMP      R8,#+11
        IT       CC 
        CMPCC    R7,#+11
        BCC.N    ??main_5
??main_9:
        LDRSH    R0,[R4, #+36]
        LDRSH    R3,[R4, #+30]
        LDRSH    R2,[R4, #+34]
        ADR.W    R1,?_0
        STR      R0,[SP, #+4]
        LDRSH    R0,[R4, #+32]
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+8]
          CFI FunCall sprintf
        BL       sprintf
        LDRSH    R1,[R5, #+6]
        MOVS     R0,#+0
        CMP      R1,#+1
        IT       GE 
        ADRGE.W  R1,?_1
        BGE.N    ??main_10
        CMP      R1,#+0
        BPL.N    ??main_11
        ADR.W    R1,?_2
??main_10:
        MOV      R0,R11
          CFI FunCall sprintf
        BL       sprintf
        MOVS     R0,#+1
??main_11:
        LDRSH    R1,[R5, #+4]
        CMP      R1,#+1
        BLT.N    ??main_12
        LDR      R1,[R4, #+92]
        LDR      R2,[R4, #+88]
        CMP      R1,R2
        BCC.N    ??main_13
        CBNZ.N   R0,??main_14
??main_13:
        ADR.W    R1,?_3
        B.N      ??main_15
??main_12:
        CMP      R1,#+0
        BPL.N    ??main_14
        LDR      R1,[R4, #+92]
        LDR      R2,[R4, #+88]
        CMP      R1,R2
        BCC.N    ??main_16
        CBNZ.N   R0,??main_14
??main_16:
        ADR.W    R1,?_4
??main_15:
        MOV      R0,R11
          CFI FunCall sprintf
        BL       sprintf
        MOVS     R0,#+2
??main_14:
        LDRSH    R1,[R5, #+2]
        CMP      R1,#+1
        BLT.N    ??main_17
        LDR      R1,[R4, #+96]
        LDR      R2,[R4, #+92]
        CMP      R2,R1
        BCS.N    ??main_18
        CMP      R0,#+1
        BEQ.N    ??main_19
??main_18:
        CBZ.N    R0,??main_19
        LDR      R2,[R4, #+88]
        CMP      R2,R1
        BCS.N    ??main_20
        CMP      R0,#+2
        BNE.N    ??main_20
??main_19:
        ADR.W    R1,?_5
        B.N      ??main_21
??main_17:
        CMP      R1,#+0
        BPL.N    ??main_20
        LDR      R1,[R4, #+96]
        LDR      R2,[R4, #+92]
        CMP      R2,R1
        BCS.N    ??main_22
        CMP      R0,#+1
        BEQ.N    ??main_23
??main_22:
        CBZ.N    R0,??main_23
        LDR      R2,[R4, #+88]
        CMP      R2,R1
        BCS.N    ??main_20
        CMP      R0,#+2
        BNE.N    ??main_20
??main_23:
        ADR.W    R1,?_6
??main_21:
        MOV      R0,R11
          CFI FunCall sprintf
        BL       sprintf
        MOVS     R0,#+3
??main_20:
        LDRSH    R1,[R5, #+8]
        CMP      R1,#+4
        BLT.N    ??main_24
        CBNZ.N   R0,??main_25
        ADR.W    R1,?_7
        B.N      ??main_26
??main_25:
        CMP      R0,#+1
        BNE.N    ??main_27
        LDR      R0,[R4, #+92]
        LDR      R1,[R4, #+84]
        CMP      R0,R1
        BCS.N    ??main_27
        ADR.W    R1,?_7
        B.N      ??main_26
??main_24:
        LDR      R1,[SP, #+12]
        CBNZ.N   R1,??main_27
        CBZ.N    R0,??main_28
        CMP      R0,#+1
        BNE.N    ??main_27
        LDR      R0,[R4, #+92]
        LDR      R1,[R4, #+84]
        CMP      R0,R1
        BCS.N    ??main_27
??main_28:
        ADR.W    R1,?_8
??main_26:
        MOV      R0,R11
          CFI FunCall sprintf
        BL       sprintf
??main_27:
        LDRB     R0,[R4, #+5]
        LDRB     R1,[R4, #+8]
        CMP      R0,R1
        BEQ.N    ??main_29
        LDRB     R1,[R4, #+11]
        CMP      R1,#+255
        BEQ.N    ??main_30
        ADDS     R1,R1,#+1
        B.N      ??main_30
??main_29:
        MOVS     R1,#+0
??main_30:
        STRB     R1,[R4, #+11]
        LDRB     R1,[R4, #+11]
        CMP      R1,#+3
        IT       CS 
        STRBCS   R0,[R4, #+8]
        LDRB     R0,[R4, #+6]
        LDRB     R1,[R4, #+9]
        CMP      R0,R1
        BEQ.N    ??main_31
        LDRB     R1,[R4, #+12]
        CMP      R1,#+255
        BEQ.N    ??main_32
        ADDS     R1,R1,#+1
        B.N      ??main_32
??main_31:
        MOVS     R1,#+0
??main_32:
        STRB     R1,[R4, #+12]
        LDRB     R1,[R4, #+12]
        CMP      R1,#+3
        IT       CS 
        STRBCS   R0,[R4, #+9]
        LDRB     R1,[R4, #+7]
        LDRB     R0,[R4, #+10]
        CMP      R1,R0
        BEQ.W    ??main_3
        LDRB     R0,[R4, #+13]
        CMP      R0,#+255
        BEQ.W    ??main_4
        ADDS     R0,R0,#+1
        B.N      ??main_4
//  643         } //(cntTime200==40)
//  644       }//if (flg10ms==1)	
//  645   }
//  646 }
          CFI EndBlock cfiBlock1

        SECTION `.bss`:DATA:REORDER:NOROOT(0)
        DATA
        DS8 1
//  647 
//  648 /**
//  649   * @brief  Toggle Leds.
//  650   * @param  None
//  651   * @retval None
//  652   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock2 Using cfiCommon0
          CFI Function Toggle_Leds
          CFI NoCalls
        THUMB
//  653 void Toggle_Leds(void)
//  654 {
//  655   static uint32_t ticks = 0;
//  656 
//  657   if (ticks++ > 200)
Toggle_Leds:
        LDR.W    R0,??DataTable23_19
        LDR      R1,[R0, #+0]
        ADDS     R2,R1,#+1
        CMP      R1,#+201
        IT       CS 
        MOVCS    R2,#+0
//  658   {
//  659     //BSP_LED_Toggle(LED1);
//  660     ticks = 0;
        STR      R2,[R0, #+0]
//  661   }
//  662 }
        BX       LR               ;; return
          CFI EndBlock cfiBlock2

        SECTION `.bss`:DATA:REORDER:NOROOT(2)
        DATA
??ticks:
        DS8 4
//  663 
//  664 
//  665 /**
//  666   * @brief  User Process
//  667   * @param  phost: Host Handle
//  668   * @param  id: Host Library user message ID
//  669   * @retval None
//  670   */
//  671 static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
//  672 {
//  673   switch(id)
//  674   { 
//  675   case HOST_USER_SELECT_CONFIGURATION:
//  676     break;
//  677     
//  678   case HOST_USER_DISCONNECTION:
//  679     appli_state = APPLICATION_DISCONNECT;
//  680     break;
//  681 
//  682   case HOST_USER_CLASS_ACTIVE:
//  683     appli_state = APPLICATION_READY;
//  684     break;
//  685  
//  686   case HOST_USER_CONNECTION:
//  687     appli_state = APPLICATION_START;
//  688     break;
//  689    
//  690   default:
//  691     break; 
//  692   }
//  693 }
//  694 
//  695 /**
//  696   * @brief  System Clock Configuration
//  697   *         The system Clock is configured as follow : 
//  698   *            System Clock source            = PLL (HSE)
//  699   *            SYSCLK(Hz)                     = 216000000
//  700   *            HCLK(Hz)                       = 216000000
//  701   *            AHB Prescaler                  = 1
//  702   *            APB1 Prescaler                 = 4
//  703   *            APB2 Prescaler                 = 2
//  704   *            HSE Frequency(Hz)              = 25000000
//  705   *            PLL_M                          = 25
//  706   *            PLL_N                          = 432
//  707   *            PLL_P                          = 2
//  708   *            PLL_Q                          = 9
//  709   *            VDD(V)                         = 3.3
//  710   *            Main regulator output voltage  = Scale1 mode
//  711   *            Flash Latency(WS)              = 7
//  712   * @param  None
//  713   * @retval None
//  714   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock3 Using cfiCommon0
          CFI Function SystemClock_Config
        THUMB
//  715 static void SystemClock_Config(void)
//  716 {
SystemClock_Config:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        SUB      SP,SP,#+200
          CFI CFA R13+208
//  717   RCC_ClkInitTypeDef RCC_ClkInitStruct;
//  718   RCC_OscInitTypeDef RCC_OscInitStruct;
//  719   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;
//  720   HAL_StatusTypeDef ret = HAL_OK;
//  721 
//  722   /* Enable HSE Oscillator and activate PLL with HSE as source */
//  723   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
        MOVS     R0,#+1
        STR      R0,[SP, #+152]
//  724   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
        MOV      R0,#+65536
        STR      R0,[SP, #+156]
//  725   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
        MOVS     R0,#+2
        STR      R0,[SP, #+176]
//  726   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
//  727   RCC_OscInitStruct.PLL.PLLM = 25;
        MOVS     R0,#+25
        STR      R0,[SP, #+184]
//  728   RCC_OscInitStruct.PLL.PLLN = 432;  
        MOV      R0,#+432
        STR      R0,[SP, #+188]
//  729   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
        MOVS     R0,#+2
        STR      R0,[SP, #+192]
//  730   RCC_OscInitStruct.PLL.PLLQ = 9;
        MOVS     R0,#+9
        MOV      R4,#+4194304
        STR      R0,[SP, #+196]
        STR      R4,[SP, #+180]
//  731 
//  732   ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
        ADD      R0,SP,#+152
          CFI FunCall HAL_RCC_OscConfig
        BL       HAL_RCC_OscConfig
//  733   if(ret != HAL_OK)
//  734   {
//  735     //while(1) { ; }
//  736   }
//  737 
//  738   /* Activate the OverDrive to reach the 216 MHz Frequency */
//  739   ret = HAL_PWREx_EnableOverDrive();
          CFI FunCall HAL_PWREx_EnableOverDrive
        BL       HAL_PWREx_EnableOverDrive
//  740   if(ret != HAL_OK)
//  741   {
//  742     //while(1) { ; }
//  743   }
//  744 
//  745   /* Select PLLSAI output as USB clock source */
//  746   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48 ;
        MOV      R0,#+2097152
        STR      R0,[SP, #+20]
//  747   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
        MOV      R0,#+134217728
        STR      R0,[SP, #+144]
//  748 
//  749   
//  750   PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
        MOVS     R0,#+192
        STR      R0,[SP, #+40]
//  751   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 4; 
        MOVS     R0,#+4
        STR      R0,[SP, #+44]
//  752   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
        MOVS     R0,#+1
        STR      R0,[SP, #+52]
//  753   PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
        MOVS     R0,#+2
        STR      R0,[SP, #+48]
//  754 
//  755 
//  756   ret = HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
        ADD      R0,SP,#+20
          CFI FunCall HAL_RCCEx_PeriphCLKConfig
        BL       HAL_RCCEx_PeriphCLKConfig
//  757   
//  758   if(ret != HAL_OK)
//  759   {
//  760     //while(1) { ; }
//  761   }
//  762   
//  763   /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
//  764   RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
        MOVS     R0,#+15
//  765   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
//  766   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
//  767   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
//  768   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
//  769 
//  770   ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
        MOVS     R1,#+7
        STR      R0,[SP, #+0]
        MOVS     R0,#+2
        STR      R0,[SP, #+4]
        MOVS     R0,#+128
        STR      R0,[SP, #+8]
        MOV      R0,#+5120
        STR      R0,[SP, #+12]
        MOV      R0,#+4096
        STR      R0,[SP, #+16]
        MOV      R0,SP
          CFI FunCall HAL_RCC_ClockConfig
        BL       HAL_RCC_ClockConfig
//  771   if(ret != HAL_OK)
//  772   {
//  773     //while(1) { ; }
//  774   }
//  775   
//  776  //sop1hc 344/7 = 49.142 MHz
//  777   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_I2S;
        LDR.W    R0,??DataTable23_20  ;; 0x100001
//  778   PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
        STR      R4,[SP, #+84]
        STR      R0,[SP, #+20]
//  779   PeriphClkInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
        MOVS     R0,#+0
        STR      R0,[SP, #+72]
//  780   PeriphClkInitStruct.PLLI2S.PLLI2SP = 8;
        MOVS     R0,#+8
        STR      R0,[SP, #+36]
//  781   PeriphClkInitStruct.PLLI2S.PLLI2SN = 344;//244
        MOV      R0,#+344
        STR      R0,[SP, #+24]
//  782   PeriphClkInitStruct.PLLI2S.PLLI2SQ = 7;
        MOVS     R0,#+7
        STR      R0,[SP, #+32]
//  783   PeriphClkInitStruct.PLLI2S.PLLI2SR = 7;
        STR      R0,[SP, #+28]
//  784   PeriphClkInitStruct.PLLI2SDivQ = 1;
        MOVS     R0,#+1
        STR      R0,[SP, #+56]
//  785   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);	
        ADD      R0,SP,#+20
          CFI FunCall HAL_RCCEx_PeriphCLKConfig
        BL       HAL_RCCEx_PeriphCLKConfig
//  786 }
        ADD      SP,SP,#+200
          CFI CFA R13+8
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock3
//  787 
//  788 /**
//  789   * @brief  Clock Config.
//  790   * @param  hsai: might be required to set audio peripheral predivider if any.
//  791   * @param  AudioFreq: Audio frequency used to play the audio stream.
//  792   * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
//  793   *         Being __weak it can be overwritten by the application     
//  794   * @retval None
//  795   */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock4 Using cfiCommon0
          CFI Function BSP_AUDIO_OUT_ClockConfig
        THUMB
//  796 void BSP_AUDIO_OUT_ClockConfig(uint32_t AudioFreq, void *Params)
//  797 {
BSP_AUDIO_OUT_ClockConfig:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        SUB      SP,SP,#+136
          CFI CFA R13+144
        MOV      R4,R0
//  798   RCC_PeriphCLKInitTypeDef RCC_ExCLKInitStruct;
//  799 
//  800   HAL_RCCEx_GetPeriphCLKConfig(&RCC_ExCLKInitStruct);
        MOV      R0,SP
          CFI FunCall HAL_RCCEx_GetPeriphCLKConfig
        BL       HAL_RCCEx_GetPeriphCLKConfig
//  801   
//  802   /* Set the PLL configuration according to the audio frequency */
//  803   if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
        MOVW     R0,#+11025
        CMP      R4,R0
        ITTTT    NE 
        MOVWNE   R0,#+22050
        CMPNE    R4,R0
        MOVWNE   R0,#+44100
        CMPNE    R4,R0
        BNE.N    ??BSP_AUDIO_OUT_ClockConfig_0
//  804   {
//  805     /* Configure PLLSAI prescalers */
//  806     /* PLLI2S_VCO: VCO_429M
//  807     SAI_CLK(first level) = PLLI2S_VCO/PLLSAIQ = 429/2 = 214.5 Mhz
//  808     SAI_CLK_x = SAI_CLK(first level)/PLLI2SDivQ = 214.5/19 = 11.289 Mhz */
//  809     RCC_ExCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
        MOV      R0,#+1048576
        STR      R0,[SP, #+0]
//  810     RCC_ExCLKInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
        MOV      R0,#+4194304
        STR      R0,[SP, #+64]
//  811     RCC_ExCLKInitStruct.PLLI2S.PLLI2SP = 8;
        MOVS     R0,#+8
        STR      R0,[SP, #+16]
//  812     RCC_ExCLKInitStruct.PLLI2S.PLLI2SN = 429;
        MOVW     R0,#+429
        STR      R0,[SP, #+4]
//  813     RCC_ExCLKInitStruct.PLLI2S.PLLI2SQ = 2;
        MOVS     R0,#+2
        STR      R0,[SP, #+12]
//  814     RCC_ExCLKInitStruct.PLLI2SDivQ = 19;
        MOVS     R0,#+19
        B.N      ??BSP_AUDIO_OUT_ClockConfig_1
//  815     HAL_RCCEx_PeriphCLKConfig(&RCC_ExCLKInitStruct);
//  816   }
//  817   else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_48K), AUDIO_FREQUENCY_96K */
//  818   {
//  819     /* SAI clock config
//  820     PLLI2S_VCO: VCO_344M
//  821     SAI_CLK(first level) = PLLI2S_VCO/PLLSAIQ = 344/7 = 49.142 Mhz
//  822     SAI_CLK_x = SAI_CLK(first level)/PLLI2SDivQ = 49.142/1 = 49.142 Mhz */
//  823     RCC_ExCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
??BSP_AUDIO_OUT_ClockConfig_0:
        MOV      R0,#+1048576
        STR      R0,[SP, #+0]
//  824     RCC_ExCLKInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
        MOV      R0,#+4194304
        STR      R0,[SP, #+64]
//  825 	//RCC_ExCLKInitStruct.I2sClockSelection = RCC_I2SCLKSOURCE_PLLI2S;
//  826 //    RCC_ExCLKInitStruct.PLLI2S.PLLI2SP = 8;
//  827     RCC_ExCLKInitStruct.PLLI2S.PLLI2SN = 344;//244
        MOV      R0,#+344
        STR      R0,[SP, #+4]
//  828     RCC_ExCLKInitStruct.PLLI2S.PLLI2SQ = 7;
        MOVS     R0,#+7
        STR      R0,[SP, #+12]
//  829 	//RCC_ExCLKInitStruct.PLLI2S.PLLI2SR = 1;
//  830     RCC_ExCLKInitStruct.PLLI2SDivQ = 1;
        MOVS     R0,#+1
??BSP_AUDIO_OUT_ClockConfig_1:
        STR      R0,[SP, #+36]
//  831     HAL_RCCEx_PeriphCLKConfig(&RCC_ExCLKInitStruct);
        MOV      R0,SP
          CFI FunCall HAL_RCCEx_PeriphCLKConfig
        BL       HAL_RCCEx_PeriphCLKConfig
//  832   }
//  833   
//  834 }
        ADD      SP,SP,#+136
          CFI CFA R13+8
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock4
//  835 
//  836 
//  837 
//  838 #ifdef  USE_FULL_ASSERT
//  839 /**
//  840   * @brief  Reports the name of the source file and the source line number
//  841   *         where the assert_param error has occurred.
//  842   * @param  file: pointer to the source file name
//  843   * @param  line: assert_param error line source number
//  844   * @retval None
//  845   */
//  846 void assert_failed(uint8_t* file, uint32_t line)
//  847 { 
//  848   /* User can add his own implementation to report the file name and line number,
//  849      ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
//  850 
//  851   /* Infinite loop */
//  852   while (1)
//  853   {
//  854   }
//  855 }
//  856 #endif
//  857 
//  858 /**
//  859   * @brief  CPU L1-Cache enable.
//  860   * @param  None
//  861   * @retval None
//  862   */
//  863 static void CPU_CACHE_Enable(void)
//  864 {
//  865   /* Enable I-Cache */
//  866   SCB_EnableICache();
//  867 
//  868   /* Enable D-Cache */
//  869   SCB_EnableDCache();
//  870 }
//  871 
//  872 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock5 Using cfiCommon0
          CFI Function HAL_I2C_MspInit
        THUMB
//  873 void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
//  874 {
HAL_I2C_MspInit:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        SUB      SP,SP,#+24
          CFI CFA R13+32
//  875 
//  876   GPIO_InitTypeDef GPIO_InitStruct;
//  877     
//  878   if(hi2c->Instance==I2C1)
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable23_21  ;; 0x40005400
        CMP      R0,R1
        BNE.N    ??HAL_I2C_MspInit_0
//  879   {
//  880 	/* USER CODE BEGIN I2C1_MspInit 0 */
//  881 
//  882 	/*##-1- Configure the I2C clock source. The clock is derived from the SYSCLK #*/
//  883 	//RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
//  884 	//RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
//  885 	//HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
//  886 
//  887 	/*##-2- Enable peripherals and GPIO Clocks #################################*/
//  888 	/* Enable GPIO TX/RX clock */
//  889 	__HAL_RCC_GPIOB_CLK_ENABLE();
        LDR.W    R4,??DataTable23_6  ;; 0x40023830
//  890 
//  891 	/**I2C1 GPIO Configuration	
//  892 	PB6	  ------> I2C1_SCL (PB6)
//  893 	PB7	  ------> I2C1_SDA (PB7) 
//  894 	*/
//  895 	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
//  896 	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
//  897 	GPIO_InitStruct.Pull = GPIO_PULLUP;
//  898 	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
//  899 	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
//  900 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
        ADD      R1,SP,#+4
        LDR      R0,[R4, #+0]
        ORR      R0,R0,#0x2
        STR      R0,[R4, #+0]
        LDR      R0,[R4, #+0]
        AND      R0,R0,#0x2
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
        MOVS     R0,#+192
        STR      R0,[SP, #+4]
        MOVS     R0,#+18
        STR      R0,[SP, #+8]
        MOVS     R0,#+1
        STR      R0,[SP, #+12]
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
        MOVS     R0,#+4
        STR      R0,[SP, #+20]
        LDR.W    R0,??DataTable23_22  ;; 0x40020400
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  901 
//  902 	/* Peripheral clock enable */
//  903 	__HAL_RCC_I2C1_CLK_ENABLE();
        LDR      R0,[R4, #+16]
//  904 	/* Peripheral interrupt init*/
//  905 	HAL_NVIC_SetPriority(I2C1_EV_IRQn, 3, 0);
        MOVS     R2,#+0
        MOVS     R1,#+3
        ORR      R0,R0,#0x200000
        STR      R0,[R4, #+16]
        LDR      R0,[R4, #+16]
        AND      R0,R0,#0x200000
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
        MOVS     R0,#+31
          CFI FunCall HAL_NVIC_SetPriority
        BL       HAL_NVIC_SetPriority
//  906 	HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
        MOVS     R0,#+31
          CFI FunCall HAL_NVIC_EnableIRQ
        BL       HAL_NVIC_EnableIRQ
//  907 
//  908   }
//  909   else if(hi2c->Instance==I2C2)
//  910   {
//  911   /* USER CODE BEGIN I2C2_MspInit 0 */
//  912 
//  913   /* USER CODE END I2C2_MspInit 0 */
//  914   
//  915     /**I2C2 GPIO Configuration    
//  916     PB10     ------> I2C2_SCL
//  917     PB11     ------> I2C2_SDA 
//  918     */
//  919     __HAL_RCC_GPIOB_CLK_ENABLE();
//  920     
//  921     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
//  922     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
//  923     GPIO_InitStruct.Pull = GPIO_NOPULL;
//  924     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
//  925     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
//  926     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
//  927 
//  928     /* Peripheral clock enable */
//  929     __HAL_RCC_I2C2_CLK_ENABLE();
//  930     /* Peripheral interrupt init*/
//  931     //HAL_NVIC_SetPriority(I2C2_EV_IRQn, 3, 1);
//  932     //HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
//  933   }
//  934 
//  935 }
        ADD      SP,SP,#+24
          CFI CFA R13+8
        POP      {R4,PC}
          CFI CFA R13+32
??HAL_I2C_MspInit_0:
        LDR.W    R1,??DataTable23_23  ;; 0x40005800
        CMP      R0,R1
        BNE.N    ??HAL_I2C_MspInit_1
        LDR.W    R4,??DataTable23_6  ;; 0x40023830
        ADD      R1,SP,#+4
        LDR      R0,[R4, #+0]
        ORR      R0,R0,#0x2
        STR      R0,[R4, #+0]
        LDR      R0,[R4, #+0]
        AND      R0,R0,#0x2
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
        MOV      R0,#+3072
        STR      R0,[SP, #+4]
        MOVS     R0,#+18
        STR      R0,[SP, #+8]
        MOVS     R0,#+0
        STR      R0,[SP, #+12]
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
        MOVS     R0,#+4
        STR      R0,[SP, #+20]
        LDR.W    R0,??DataTable23_22  ;; 0x40020400
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
        LDR      R0,[R4, #+16]
        ORR      R0,R0,#0x400000
        STR      R0,[R4, #+16]
        LDR      R0,[R4, #+16]
        AND      R0,R0,#0x400000
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
??HAL_I2C_MspInit_1:
        ADD      SP,SP,#+24
          CFI CFA R13+8
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock5
//  936 
//  937 /*---------------------------------------------------*/
//  938 /*   UART                                            */
//  939 /* UART4 init function */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock6 Using cfiCommon0
          CFI Function USART3_Init
        THUMB
//  940 void USART3_Init(void)
//  941 {
//  942 
//  943   huart3.Instance = USART3;
USART3_Init:
        LDR.W    R0,??DataTable23_14
        LDR.W    R1,??DataTable23_24  ;; 0x40004800
        STR      R1,[R0, #+0]
//  944   huart3.Init.BaudRate = 115200;
        MOV      R1,#+115200
        STR      R1,[R0, #+4]
//  945   huart3.Init.WordLength = UART_WORDLENGTH_8B;
        MOVS     R1,#+0
        STR      R1,[R0, #+8]
//  946   huart3.Init.StopBits = UART_STOPBITS_1;
        STR      R1,[R0, #+12]
//  947   huart3.Init.Parity = UART_PARITY_NONE;
        STR      R1,[R0, #+16]
//  948   huart3.Init.Mode = UART_MODE_TX_RX;
        MOVS     R1,#+12
        STR      R1,[R0, #+20]
//  949   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
        MOVS     R1,#+0
        STR      R1,[R0, #+24]
//  950   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
        STR      R1,[R0, #+28]
//  951   huart3.Init.OneBitSampling = UART_ONEBIT_SAMPLING_DISABLED ;
        STR      R1,[R0, #+32]
//  952   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        STR      R1,[R0, #+36]
//  953   HAL_UART_Init(&huart3);
          CFI FunCall HAL_UART_Init
        B.W      HAL_UART_Init
//  954 
//  955   //HAL_NVIC_SetPriority(USART3_IRQn, 1, 1);
//  956   //HAL_NVIC_EnableIRQ(USART3_IRQn);
//  957 
//  958 }
          CFI EndBlock cfiBlock6
//  959 
//  960 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock7 Using cfiCommon0
          CFI Function HAL_UART_MspInit
        THUMB
//  961 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
//  962 {
//  963 
//  964   GPIO_InitTypeDef GPIO_InitStruct;
//  965   if(huart->Instance==USART3)
HAL_UART_MspInit:
        LDR      R0,[R0, #+0]
        LDR.W    R1,??DataTable23_24  ;; 0x40004800
        CMP      R0,R1
        BEQ.N    ??HAL_UART_MspInit_0
        BX       LR
//  966   {
//  967 
//  968 
//  969   /* USER CODE END UART4_MspInit 0 */
//  970     /* Peripheral clock enable */
//  971     __USART3_CLK_ENABLE();
??HAL_UART_MspInit_0:
        PUSH     {LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+4
        LDR.N    R0,??DataTable23_6  ;; 0x40023830
        SUB      SP,SP,#+28
          CFI CFA R13+32
        LDR      R1,[R0, #+16]
        ORR      R1,R1,#0x40000
        STR      R1,[R0, #+16]
        LDR      R1,[R0, #+16]
        AND      R1,R1,#0x40000
        STR      R1,[SP, #+0]
        LDR      R1,[SP, #+0]
//  972     __GPIOC_CLK_ENABLE();
        LDR      R1,[R0, #+0]
        ORR      R1,R1,#0x4
        STR      R1,[R0, #+0]
        LDR      R0,[R0, #+0]
//  973   
//  974     /**UART4 GPIO Configuration    
//  975     PC10     ------> USART3_TX
//  976     PC11     ------> USART3_RX
//  977     */
//  978     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
//  979     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
//  980     GPIO_InitStruct.Pull = GPIO_PULLUP;
//  981     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
//  982     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
//  983     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
        ADD      R1,SP,#+4
        AND      R0,R0,#0x4
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
        MOV      R0,#+3072
        STR      R0,[SP, #+4]
        MOVS     R0,#+2
        STR      R0,[SP, #+8]
        MOVS     R0,#+1
        STR      R0,[SP, #+12]
        MOVS     R0,#+3
        STR      R0,[SP, #+16]
        MOVS     R0,#+7
        STR      R0,[SP, #+20]
        LDR.W    R0,??DataTable23_25  ;; 0x40020800
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
//  984 
//  985     /* NVIC for USART */
//  986     HAL_NVIC_SetPriority(USART3_IRQn, 7, 1);
        MOVS     R2,#+1
        MOVS     R1,#+7
        MOVS     R0,#+39
          CFI FunCall HAL_NVIC_SetPriority
        BL       HAL_NVIC_SetPriority
//  987     HAL_NVIC_EnableIRQ(USART3_IRQn);
        MOVS     R0,#+39
          CFI FunCall HAL_NVIC_EnableIRQ
        BL       HAL_NVIC_EnableIRQ
//  988 
//  989   }
//  990 
//  991 }
        ADD      SP,SP,#+28
          CFI CFA R13+4
        POP      {PC}             ;; return
          CFI EndBlock cfiBlock7
//  992 
//  993 
//  994 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock8 Using cfiCommon0
          CFI Function EXTI4_IRQHandler
        THUMB
//  995 void EXTI4_IRQHandler(void)
//  996 {
EXTI4_IRQHandler:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
//  997     /* EXTI line interrupt detected */
//  998   if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
        LDR.N    R4,??DataTable23_26  ;; 0x40013c14
        LDR      R0,[R4, #+0]
        LSLS     R0,R0,#+27
        BPL.N    ??EXTI4_IRQHandler_0
//  999   {
// 1000     
// 1001      if (cntRisingEXTI==20)
        LDR.N    R0,??DataTable23_27
        LDRH     R1,[R0, #+0]
        CMP      R1,#+20
        BNE.N    ??EXTI4_IRQHandler_1
// 1002      {
// 1003     	/*--------------Enable read PCM data --------------------*/   
// 1004         //flgDlyUpd = 1;  
// 1005         //__HAL_SPI_ENABLE_IT(&hspi5, (SPI_IT_RXNE| SPI_IT_ERR));
// 1006 		//__HAL_UNLOCK(&hspi5);
// 1007         //__HAL_SPI_ENABLE(&hspi5);
// 1008         cntRisingEXTI=0;
        MOVS     R1,#+0
        STRH     R1,[R0, #+0]
// 1009 
// 1010         /*Disable external interrupt */
// 1011         HAL_NVIC_DisableIRQ((IRQn_Type)(EXTI4_IRQn));
        MOVS     R0,#+10
          CFI FunCall HAL_NVIC_DisableIRQ
        BL       HAL_NVIC_DisableIRQ
        B.N      ??EXTI4_IRQHandler_2
// 1012         //HAL_GPIO_DeInit(GPIOB,GPIO_PIN_4);
// 1013      }
// 1014      else
// 1015      {
// 1016         cntRisingEXTI++;
??EXTI4_IRQHandler_1:
        LDRH     R1,[R0, #+0]
        ADDS     R1,R1,#+1
        STRH     R1,[R0, #+0]
// 1017         //__HAL_SPI_DISABLE(&hspi5);
// 1018      }
// 1019      
// 1020       __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
??EXTI4_IRQHandler_2:
        MOVS     R0,#+16
        STR      R0,[R4, #+0]
// 1021 
// 1022   }
// 1023 }
??EXTI4_IRQHandler_0:
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock8
// 1024               

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock9 Using cfiCommon0
          CFI Function EXTI15_10_IRQHandler
          CFI NoCalls
        THUMB
// 1025 void EXTI15_10_IRQHandler(void)
// 1026 {
// 1027 
// 1028 }
EXTI15_10_IRQHandler:
        BX       LR               ;; return
          CFI EndBlock cfiBlock9
// 1029 
// 1030 /* Events for Button Press */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock10 Using cfiCommon0
          CFI Function EXTI9_5_IRQHandler
        THUMB
// 1031 void EXTI9_5_IRQHandler(void)
// 1032 {
EXTI9_5_IRQHandler:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
// 1033 
// 1034   /* EXTI line interrupt detected */
// 1035   if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET)
        LDR.N    R4,??DataTable23_26  ;; 0x40013c14
        LDR      R0,[R4, #+0]
        LSLS     R0,R0,#+23
        BPL.N    ??EXTI9_5_IRQHandler_0
// 1036   {
// 1037 	  btnSW2 = 1;
        LDR.N    R0,??DataTable23_28
        MOVS     R1,#+1
        STRB     R1,[R0, #+1]
// 1038 	  if ((++cntBtnPress)==8) cntBtnPress=0;
        LDRB     R1,[R0, #+2]
        ADDS     R1,R1,#+1
        STRB     R1,[R0, #+2]
        UXTB     R1,R1
        CMP      R1,#+8
        ITT      EQ 
        MOVEQ    R1,#+0
        STRBEQ   R1,[R0, #+2]
// 1039 	  BSP_LED_Toggle(LED2);
        MOVS     R0,#+1
          CFI FunCall BSP_LED_Toggle
        BL       BSP_LED_Toggle
// 1040 	  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
        MOV      R0,#+256
        STR      R0,[R4, #+0]
// 1041 
// 1042   }
// 1043 
// 1044 
// 1045   /* EXTI line interrupt detected */
// 1046   if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_9) != RESET)
??EXTI9_5_IRQHandler_0:
        LDR      R0,[R4, #+0]
        LSLS     R0,R0,#+22
        BPL.N    ??EXTI9_5_IRQHandler_1
// 1047   {
// 1048 		btnSW1 = 1;
        LDR.N    R0,??DataTable23_28
        MOVS     R1,#+1
        STRB     R1,[R0, #+0]
// 1049 		Command_index^=0x01;
        LDRB     R1,[R0, #+3]
        EOR      R1,R1,#0x1
        STRB     R1,[R0, #+3]
// 1050 		BSP_LED_Toggle(LED1);
        MOVS     R0,#+0
          CFI FunCall BSP_LED_Toggle
        BL       BSP_LED_Toggle
// 1051 
// 1052 	   __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9);
        MOV      R0,#+512
        STR      R0,[R4, #+0]
// 1053   }
// 1054 
// 1055 }
??EXTI9_5_IRQHandler_1:
        POP      {R4,PC}          ;; return
          CFI EndBlock cfiBlock10
// 1056 
// 1057 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock11 Using cfiCommon0
          CFI Function DFT_Init
        THUMB
// 1058 void DFT_Init(void)
// 1059 {
DFT_Init:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        SUB      SP,SP,#+8
          CFI CFA R13+16
// 1060 #if MAIN_CRSCORR
// 1061 		arm_rfft_init_q15(&RealFFT_Ins,(uint32_t)128,(uint32_t)0,(uint32_t)1);
// 1062 		arm_rfft_init_q15(&RealIFFT_Ins,(uint32_t)128,(uint32_t)1,(uint32_t)1);
// 1063 #endif  
// 1064 		/* Initialize the CFFT/CIFFT module */	
// 1065 		arm_rfft_init_f32(&S1,&SS1, 512,  0, 1); 
        MOVS     R0,#+1
        LDR.N    R4,??DataTable23_29
        STR      R0,[SP, #+0]
        MOVS     R3,#+0
        MOV      R2,#+512
        MOV      R1,R4
        ADD      R0,R4,#+100
          CFI FunCall arm_rfft_init_f32
        BL       arm_rfft_init_f32
// 1066 		arm_rfft_init_f32(&S2,&SS2, 512,  0, 1); 
        MOVS     R0,#+1
        MOVS     R3,#+0
        STR      R0,[SP, #+0]
        MOV      R2,#+512
        ADD      R1,R4,#+20
        ADD      R0,R4,#+124
          CFI FunCall arm_rfft_init_f32
        BL       arm_rfft_init_f32
// 1067 		arm_rfft_init_f32(&S3,&SS3, 512,  0, 1); 
        MOVS     R0,#+1
        MOVS     R3,#+0
        STR      R0,[SP, #+0]
        MOV      R2,#+512
        ADD      R1,R4,#+40
        ADD      R0,R4,#+148
          CFI FunCall arm_rfft_init_f32
        BL       arm_rfft_init_f32
// 1068 		arm_rfft_init_f32(&S4,&SS4, 512,  0, 1);
        MOVS     R0,#+1
        MOVS     R3,#+0
        STR      R0,[SP, #+0]
        MOV      R2,#+512
        ADD      R1,R4,#+60
        ADD      R0,R4,#+172
          CFI FunCall arm_rfft_init_f32
        BL       arm_rfft_init_f32
// 1069 		arm_rfft_init_f32(&IS,&ISS, 512,  1, 1);
        MOVS     R0,#+1
        MOVS     R3,#+1
        STR      R0,[SP, #+0]
        MOV      R2,#+512
        ADD      R1,R4,#+80
        ADD      R0,R4,#+196
          CFI FunCall arm_rfft_init_f32
        BL       arm_rfft_init_f32
// 1070 
// 1071 		//arm_rfft_fast_init_f32(&S1, 512);
// 1072                 //arm_rfft_fast_init_f32(&S2, 512);
// 1073 		//arm_rfft_fast_init_f32(&S3, 512);
// 1074 		//arm_rfft_fast_init_f32(&S4, 512);
// 1075 		//arm_rfft_fast_init_f32(&IS, 512);
// 1076 }
        POP      {R0,R1,R4,PC}    ;; return
          CFI EndBlock cfiBlock11
// 1077 
// 1078 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock12 Using cfiCommon0
          CFI Function SumDelay
          CFI NoCalls
        THUMB
// 1079 void SumDelay(Mic_Array_Data *BufferIn)
// 1080 {
SumDelay:
        PUSH     {R4-R11,LR}
          CFI R14 Frame(CFA, -4)
          CFI R11 Frame(CFA, -8)
          CFI R10 Frame(CFA, -12)
          CFI R9 Frame(CFA, -16)
          CFI R8 Frame(CFA, -20)
          CFI R7 Frame(CFA, -24)
          CFI R6 Frame(CFA, -28)
          CFI R5 Frame(CFA, -32)
          CFI R4 Frame(CFA, -36)
          CFI CFA R13+36
// 1081            //if (idxLatency12>idxLatency13)
// 1082            // {
// 1083            //     if (idxLatency13 > idxLatency14)
// 1084            //     {
// 1085            //         /* MIC2 --> MIC3 --> MIC4 */
// 1086            //     }
// 1087            //             else if (idxLatency14 > idxLatency12)
// 1088            //             {
// 1089            //        /* MIC4-->MIC2-->MIC3  */
// 1090            //            }
// 1091            //             else
// 1092            //             {
// 1093            //       /* MIC2-->MIC4-->MIC3  */
// 1094            //             }
// 1095            // }
// 1096            //else // idxLatency13>idxLatency12
// 1097            //     {
// 1098            //    if (idxLatency12 > idxLatency14)
// 1099            //    {
// 1100            //        //MIC3 --> MIC2 --> MIC4 
// 1101            //    }
// 1102            //        else if (idxLatency14 > idxLatency13)
// 1103            //        {
// 1104            //        //MIC4 --> MIC3 --> MIC2
// 1105            //        }
// 1106            //        else
// 1107            //        {
// 1108            //        //MIC3 --> MIC4 --> MIC2
// 1109 	   //	   }
// 1110 	   //}
// 1111 
// 1112 	
// 1113 	for(uint16_t i=0;i<AUDIO_OUT_BUFFER_SIZE;i++)
        MOVS     R1,#+0
        LDR.N    R3,??DataTable23_30
        ADD      R4,R3,#+2048
        LDR.W    R8,??DataTable23
        LDRSH    R2,[R4, #+2]
        MOV      R9,R0
        LDRSH    R4,[R4, R1]
        LDRSH    R6,[R8, #+30]
        MOVW     R12,#+8232
        MOVW     LR,#+4116
        RSBS     R2,R2,#+0
        RSBS     R4,R4,#+0
        RSBS     R6,R6,#+0
// 1114 	{
// 1115 
// 1116 		 if (i%2==0)
??SumDelay_0:
        ADD      R5,R1,R1, LSR #+31
        ASRS     R5,R5,#+1
        SUBS     R5,R1,R5, LSL #+1
        BNE.N    ??SumDelay_1
// 1117 		 {
// 1118                     bufferSum[i] = (uint16_t)(BufferIn->bufMIC1[i]*FacMic.facMIC1 + 
// 1119                     BufferIn->bufMIC2[(((i-idxLatency12)>0)?(i-idxLatency12):0)]*FacMic.facMIC2 + 
// 1120                     BufferIn->bufMIC3[(((i-idxLatency13)>0)?(i-idxLatency13):0)]*FacMic.facMIC3 + 
// 1121                     BufferIn->bufMIC4[(((i-idxLatency14)>0)?(i-idxLatency14):0)]*FacMic.facMIC4); 		
        CMP      R2,#+1
        ITE      GE 
        MOVGE    R10,R2
        MOVLT    R10,#+0
        CMP      R4,#+1
        ADD      R10,R0,R10, LSL #+1
        IT       GE 
        MOVGE    R5,R4
        CMP      R6,#+1
        ADD      R5,R0,R5, LSL #+1
        ITE      GE 
        MOVGE    R7,R6
        MOVLT    R7,#+0
        LDRSH    R11,[R9, #+0]
        LDRSH    R10,[LR, R10]
        VLDR     S1,[R8, #+60]
        LDRSH    R5,[R12, R5]
        VLDR     S2,[R8, #+64]
        VMOV     S0,R11
        VCVT.F32.S32 S0,S0
        VMUL.F32 S0,S0,S1
        VMOV     S1,R10
        VCVT.F32.S32 S1,S1
        VMLA.F32 S0,S1,S2
        VMOV     S1,R5
        ADD      R5,R0,R7, LSL #+1
        MOVW     R7,#+12348
        VCVT.F32.S32 S1,S1
        VLDR     S2,[R8, #+68]
        LDRSH    R5,[R7, R5]
        VMLA.F32 S0,S1,S2
        VLDR     S2,[R8, #+72]
        VMOV     S1,R5
        VCVT.F32.S32 S1,S1
        VMLA.F32 S0,S1,S2
        VCVT.S32.F32 S0,S0
        VMOV     R5,S0
        B.N      ??SumDelay_2
// 1122 		 }
// 1123 		 else
// 1124 		 {
// 1125                      bufferSum[i] = (uint16_t)(BufferIn->bufMIC3[i]);
??SumDelay_1:
        LDRH     R5,[R12, R9]
// 1126 		 }
// 1127 	}
??SumDelay_2:
        ADDS     R1,R1,#+1
        ADDS     R6,R6,#+1
        ADDS     R4,R4,#+1
        ADDS     R2,R2,#+1
        CMP      R1,#+1024
        STRH     R5,[R3], #+2
        ADD      R9,R9,#+2
        BLT.N    ??SumDelay_0
// 1128 }
        POP      {R4-R11,PC}      ;; return
          CFI EndBlock cfiBlock12
// 1129 
// 1130 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock13 Using cfiCommon0
          CFI Function ButtonInit
        THUMB
// 1131 void ButtonInit(void)
// 1132 {
// 1133     /* PI8: SW2 */
// 1134 	/* PI9: SW1 */
// 1135 	 /* ----------------------*/
// 1136 	 __GPIOB_CLK_ENABLE();
ButtonInit:
        LDR.N    R0,??DataTable23_6  ;; 0x40023830
        PUSH     {R7,LR}
          CFI R14 Frame(CFA, -4)
          CFI CFA R13+8
        LDR      R1,[R0, #+0]
        ORR      R1,R1,#0x2
        STR      R1,[R0, #+0]
        LDR      R0,[R0, #+0]
// 1137 	GPIO_INS.Pin = GPIO_PIN_8|GPIO_PIN_9;
        MOV      R1,#+768
        AND      R0,R0,#0x2
        STR      R0,[SP, #+0]
        LDR      R0,[SP, #+0]
        LDR.N    R0,??DataTable23
        STR      R1,[R0, #+40]
// 1138 	GPIO_INS.Mode =GPIO_MODE_IT_RISING;
        LDR.N    R1,??DataTable23_8  ;; 0x10110000
        STR      R1,[R0, #+44]
// 1139 	GPIO_INS.Pull =GPIO_NOPULL;
        MOVS     R1,#+0
        STR      R1,[R0, #+48]
// 1140 	GPIO_INS.Speed =GPIO_SPEED_HIGH;
        MOVS     R1,#+3
        STR      R1,[R0, #+52]
// 1141 	HAL_GPIO_Init(GPIOI,&GPIO_INS);
        ADD      R1,R0,#+40
        LDR.N    R0,??DataTable23_31  ;; 0x40022000
          CFI FunCall HAL_GPIO_Init
        BL       HAL_GPIO_Init
// 1142 	
// 1143 	/* Enable and set Button EXTI Interrupt to the lowest priority */
// 1144 	HAL_NVIC_SetPriority((IRQn_Type)EXTI9_5_IRQn, 0x0F, 0x00);
        MOVS     R2,#+0
        MOVS     R1,#+15
        MOVS     R0,#+23
          CFI FunCall HAL_NVIC_SetPriority
        BL       HAL_NVIC_SetPriority
// 1145 	HAL_NVIC_EnableIRQ((IRQn_Type)EXTI9_5_IRQn);
        MOVS     R0,#+23
        POP      {R1,LR}
          CFI R14 SameValue
          CFI CFA R13+0
          CFI FunCall HAL_NVIC_EnableIRQ
        B.W      HAL_NVIC_EnableIRQ
// 1146 	/*-----------------------*/
// 1147 
// 1148 }
          CFI EndBlock cfiBlock13
// 1149 
// 1150 
// 1151 /* I2C2 init function */

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock14 Using cfiCommon0
          CFI Function MX_I2C2_Init
        THUMB
// 1152 void MX_I2C2_Init(void)
// 1153 {
// 1154    __HAL_I2C_DISABLE(&hi2c2);
MX_I2C2_Init:
        LDR.N    R0,??DataTable23_32
        LDR      R1,[R0, #+0]
        LDR      R2,[R1, #+0]
        LSRS     R2,R2,#+1
        LSLS     R2,R2,#+1
        STR      R2,[R1, #+0]
// 1155   hi2c2.Instance = I2C2;
        LDR.N    R1,??DataTable23_23  ;; 0x40005800
        STR      R1,[R0, #+0]
// 1156   hi2c2.Init.Timing =0x00A0689A ;//I2C_TIMING  0x00303D5D 0x00A0689A
        LDR.N    R1,??DataTable23_33  ;; 0xa0689a
        STR      R1,[R0, #+4]
// 1157   hi2c2.Init.OwnAddress1 = 0;
        MOVS     R1,#+0
        STR      R1,[R0, #+8]
// 1158   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
        MOVS     R1,#+1
        STR      R1,[R0, #+12]
// 1159   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
        MOVS     R1,#+0
        STR      R1,[R0, #+16]
// 1160   hi2c2.Init.OwnAddress2 = 0;
        STR      R1,[R0, #+20]
// 1161   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
        STR      R1,[R0, #+24]
// 1162   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
        STR      R1,[R0, #+28]
// 1163   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
        STR      R1,[R0, #+32]
// 1164   HAL_I2C_Init(&hi2c2);
          CFI FunCall HAL_I2C_Init
        B.W      HAL_I2C_Init
// 1165 
// 1166     /**Configure Analogue filter 
// 1167     */
// 1168   //HAL_I2CEx_AnalogFilter_Config(&hi2c2, I2C_ANALOGFILTER_ENABLE);
// 1169 
// 1170 }
          CFI EndBlock cfiBlock14
// 1171 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock15 Using cfiCommon0
          CFI Function HAL_I2S_TxCpltCallback
        THUMB
// 1172  void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
// 1173 {  
HAL_I2S_TxCpltCallback:
        PUSH     {R3-R5,LR}
          CFI R14 Frame(CFA, -4)
          CFI R5 Frame(CFA, -8)
          CFI R4 Frame(CFA, -12)
          CFI CFA R13+16
// 1174   Audio_Play_Out();  
        LDR.N    R5,??DataTable23
        LDR.N    R4,??DataTable23_34
        LDRB     R0,[R5, #+3]
        CBZ.N    R0,??HAL_I2S_TxCpltCallback_0
        CMP      R0,#+2
        BEQ.N    ??HAL_I2S_TxCpltCallback_1
        BCC.N    ??HAL_I2S_TxCpltCallback_2
        B.N      ??HAL_I2S_TxCpltCallback_3
??HAL_I2S_TxCpltCallback_1:
        MOVS     R1,#+64
        LDR.N    R0,??DataTable23_3
        B.N      ??HAL_I2S_TxCpltCallback_4
??HAL_I2S_TxCpltCallback_2:
        MOVS     R1,#+64
        LDR.N    R0,??DataTable23_2
        B.N      ??HAL_I2S_TxCpltCallback_4
??HAL_I2S_TxCpltCallback_0:
        MOVS     R1,#+64
        LDR.N    R0,??DataTable23_1
??HAL_I2S_TxCpltCallback_4:
        LDRH     R2,[R4, #+0]
        ADD      R0,R0,R2, LSL #+6
        ADD      R0,R0,#+8192
        ADDS     R0,R0,#+40
          CFI FunCall Audio_MAL_Play
        BL       Audio_MAL_Play
??HAL_I2S_TxCpltCallback_3:
        LDRH     R0,[R4, #+0]
          CFI FunCall AudioUSBSend
        BL       AudioUSBSend
        LDRH     R0,[R4, #+0]
        ADDS     R0,R0,#+1
        STRH     R0,[R4, #+0]
        UXTH     R0,R0
        CMP      R0,#+64
        BNE.N    ??HAL_I2S_TxCpltCallback_5
        MOVS     R0,#+0
        LDR.N    R1,??DataTable23_35
        STRH     R0,[R5, #+20]
        STRH     R0,[R5, #+22]
        STRH     R0,[R5, #+28]
        STRH     R0,[R5, #+16]
        STRH     R0,[R5, #+14]
        STRH     R0,[R5, #+18]
        STRH     R0,[R5, #+24]
        STRH     R0,[R5, #+26]
        STRB     R0,[R5, #+0]
        STRH     R0,[R1, #+0]
        STRH     R0,[R4, #+0]
        LDRB     R0,[R5, #+3]
        CBZ.N    R0,??HAL_I2S_TxCpltCallback_6
        CMP      R0,#+2
        BEQ.N    ??HAL_I2S_TxCpltCallback_7
        BCC.N    ??HAL_I2S_TxCpltCallback_8
        B.N      ??HAL_I2S_TxCpltCallback_9
??HAL_I2S_TxCpltCallback_7:
        MOVS     R0,#+1
        B.N      ??HAL_I2S_TxCpltCallback_10
??HAL_I2S_TxCpltCallback_8:
        MOVS     R0,#+0
        B.N      ??HAL_I2S_TxCpltCallback_10
??HAL_I2S_TxCpltCallback_6:
        MOVS     R0,#+2
??HAL_I2S_TxCpltCallback_10:
        STRB     R0,[R5, #+3]
??HAL_I2S_TxCpltCallback_9:
        LDR.N    R0,??DataTable23_15
        LDRH     R1,[R0, #+0]
        CMP      R1,#+100
        BGE.N    ??HAL_I2S_TxCpltCallback_5
        LDRH     R1,[R0, #+0]
        ADDS     R1,R1,#+1
        STRH     R1,[R0, #+0]
// 1175 }
??HAL_I2S_TxCpltCallback_5:
        POP      {R0,R4,R5,PC}    ;; return
          CFI EndBlock cfiBlock15
// 1176 

        SECTION `.text`:CODE:NOROOT(1)
          CFI Block cfiBlock16 Using cfiCommon0
          CFI Function StartPlay
        THUMB
// 1177  uint8_t StartPlay(void)
// 1178  {
StartPlay:
        PUSH     {R4,LR}
          CFI R14 Frame(CFA, -4)
          CFI R4 Frame(CFA, -8)
          CFI CFA R13+8
        MOVW     R0,#+1023
        LDR.N    R4,??DataTable23
// 1179 	while (1)
// 1180 	{
// 1181 		 /* there is data in the buffer */	
// 1182 		 if((WaveRec_idxSens1>=(AUDIO_OUT_BUFFER_SIZE-1))&&(stFrstFrmStore<3))
??StartPlay_0:
        LDRH     R1,[R4, #+20]
        CMP      R1,R0
        BLT.N    ??StartPlay_0
        LDRB     R1,[R4, #+1]
        CMP      R1,#+3
        BGE.N    ??StartPlay_0
// 1183 		 {
// 1184 			 RESET_IDX
        MOVS     R2,#+0
// 1185 			 /* this is just run 1 time after 1st frame of I2S data full */
// 1186 			 if ((stFrstFrmStore<3))
// 1187 			 {
// 1188                              stFrstFrmStore++;
        ADDS     R1,R1,#+1
        STRH     R2,[R4, #+20]
        STRH     R2,[R4, #+22]
        STRH     R2,[R4, #+28]
        STRH     R2,[R4, #+16]
        STRH     R2,[R4, #+14]
        STRH     R2,[R4, #+18]
        STRH     R2,[R4, #+24]
        STRH     R2,[R4, #+26]
        STRB     R2,[R4, #+0]
// 1189              
// 1190                              buffer_switch = BUF2_PLAY; /* record data to buffer3 */
        MOVS     R2,#+1
        STRB     R1,[R4, #+1]
// 1191              
// 1192                              if (stFrstFrmStore==2)
        UXTB     R1,R1
        CMP      R1,#+2
        STRB     R2,[R4, #+3]
        BNE.N    ??StartPlay_0
// 1193                              {
// 1194                                  
// 1195          
// 1196                                  /*------------------------PLAYER------------------------------------------*/
// 1197                                  Audio_MAL_Play((uint32_t)Buffer1.bufMIC1,2*AUDIO_CHANNELS*(AUDIO_SAMPLING_FREQUENCY/1000));
        MOVS     R1,#+64
        LDR.N    R0,??DataTable23_2
          CFI FunCall Audio_MAL_Play
        BL       Audio_MAL_Play
// 1198                                  /*------------------------------------------------------------------------*/				 
// 1199                                  buffer_switch = BUF1_PLAY;
        MOVS     R0,#+0
        STRB     R0,[R4, #+3]
// 1200 								 uint16_t tdelay=100;
// 1201 								 while(tdelay--);
// 1202                                  //StartRecMic7_8();
// 1203                                  return 0;		 
        POP      {R4,PC}          ;; return
// 1204                              }				 
// 1205                      
// 1206 			 }
// 1207 		 
// 1208 		 }
// 1209 	}
// 1210  }
          CFI EndBlock cfiBlock16

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23:
        DC32     flgDlyUpd

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_1:
        DC32     Buffer3

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_2:
        DC32     Buffer1

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_3:
        DC32     Buffer2

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_4:
        DC32     0xe000ef50

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_5:
        DC32     0xe000ed14

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_6:
        DC32     0x40023830

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_7:
        DC32     SPI4_stPosShft

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_8:
        DC32     0x10110000

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_9:
        DC32     0x40020000

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_10:
        DC32     0x40021000

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_11:
        DC32     AUDIO_Desc

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_12:
        DC32     USBD_AUDIO

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_13:
        DC32     USBD_AUDIO_fops

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_14:
        DC32     huart3

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_15:
        DC32     cntStrt

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_16:
        DC32     WaveRecord_flgIni

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_17:
        DC32     SPI4_stNipple

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_18:
        DC32     EnergyError

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_19:
        DC32     ??ticks

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_20:
        DC32     0x100001

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_21:
        DC32     0x40005400

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_22:
        DC32     0x40020400

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_23:
        DC32     0x40005800

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_24:
        DC32     0x40004800

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_25:
        DC32     0x40020800

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_26:
        DC32     0x40013c14

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_27:
        DC32     cntRisingEXTI

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_28:
        DC32     btnSW1

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_29:
        DC32     SS1

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_30:
        DC32     bufferSum

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_31:
        DC32     0x40022000

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_32:
        DC32     hi2c2

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_33:
        DC32     0xa0689a

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_34:
        DC32     idxFrmPDMMic8

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
??DataTable23_35:
        DC32     WaveRec_idxTest

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_0:
        DC8 "%d:%d:%d:%d"

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_1:
        DC8 "Close Mic 5\015\012"
        DC8 0, 0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_2:
        DC8 "Clsoe Mic 2\015\012"
        DC8 0, 0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_3:
        DC8 "Clsoe Mic 4\015\012"
        DC8 0, 0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_4:
        DC8 "Clsoe Mic 1\015\012"
        DC8 0, 0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_5:
        DC8 "Clsoe Mic 3\015\012"
        DC8 0, 0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_6:
        DC8 "Clsoe Mic 6\015\012"
        DC8 0, 0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_7:
        DC8 "Clsoe Mic 7\015\012"
        DC8 0, 0

        SECTION `.text`:CODE:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
?_8:
        DC8 "Clsoe Mic 8\015\012"
        DC8 0, 0

        SECTION `.iar_vfe_header`:DATA:NOALLOC:NOROOT(2)
        SECTION_TYPE SHT_PROGBITS, 0
        DATA
        DC32 0

        SECTION __DLIB_PERTHREAD:DATA:REORDER:NOROOT(0)
        SECTION_TYPE SHT_PROGBITS, 0

        SECTION __DLIB_PERTHREAD_init:DATA:REORDER:NOROOT(0)
        SECTION_TYPE SHT_PROGBITS, 0

        END
// 1211 /*****************************END OF FILE**************************************/
// 
// 8 330 bytes in section .bss
// 2 848 bytes in section .data
// 2 878 bytes in section .text
// 
//  2 878 bytes of CODE memory
// 11 178 bytes of DATA memory
//
//Errors: none
//Warnings: 1
