
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2024.2-SP1.2 <build 187561>)
| Date         : Tue Feb 10 19:42:36 2026
| Design       : Tieta_Feiteng_1001_top
| Device       : PGC7KD
| Speed Grade  : -6
| Package      : MBG400
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                 
************************************************************************************************************************************************
                                                                                          Clock   Non-clock                                     
 Clock                    Period       Waveform            Type                           Loads       Loads  Sources                            
------------------------------------------------------------------------------------------------------------------------------------------------
 i_CLK_PAL_IN_25M         40.0000      {0.0000 20.0000}    Declared                           0           2  {i_CLK_PAL_IN_25M}                 
   clk_50m                20.0000      {0.0000 10.0000}    Generated (i_CLK_PAL_IN_25M)    1837           0  {pll_inst/u_pll_e2/goppll/CLKOUT0} 
   clk_25m                40.0000      {0.0000 10.0000}    Generated (i_CLK_PAL_IN_25M)       2           0  {pll_inst/u_pll_e2/goppll/CLKOUT1} 
================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                    50.0000 MHz     88.6446 MHz        20.0000        11.2810          8.719
 clk_25m                    25.0000 MHz    690.6077 MHz        40.0000         1.4480         38.552
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      8.719       0.000              0           5926
 clk_25m                clk_25m                     38.552       0.000              0              1
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.394       0.000              0           5926
 clk_25m                clk_25m                      0.878       0.000              0              1
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     14.036       0.000              0           1789
 clk_50m                clk_25m                     16.094       0.000              0              2
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.804       0.000              0           1789
 clk_50m                clk_25m                      1.490       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0           1837
 clk_25m                                             9.380       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     13.121       0.000              0           5926
 clk_25m                clk_25m                     39.054       0.000              0              1
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.256       0.000              0           5926
 clk_25m                clk_25m                      0.520       0.000              0              1
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.401       0.000              0           1789
 clk_50m                clk_25m                     17.601       0.000              0              2
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.500       0.000              0           1789
 clk_50m                clk_25m                      1.011       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.530       0.000              0           1837
 clk_25m                                             9.530       0.000              0              2
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : count[27]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.334
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407       8.136         ntclkbufg_0      
 CLMS_15_97/CLK                                                            r       count[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_15_97/Q0                     tco                   0.372       8.508 f       count[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.614       9.122         count[0]         
 CLMS_15_85/Y2                     td                    0.622       9.744 r       N760_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.158       9.902         _N364            
 CLMS_15_85/Y3                     td                    0.594      10.496 r       N758_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.374      10.870         _N310            
 CLMS_15_91/Y1                     td                    0.241      11.111 f       N760_mux9/gateop/Z
                                   net (fanout=1)        0.410      11.521         _N378            
 CLMS_15_97/Y3                     td                    0.256      11.777 f       N760_mux13/gateop_perm/Z
                                   net (fanout=1)        0.640      12.417         _N386            
 CLMS_15_91/Y2                     td                    0.350      12.767 f       N768_mux18/gateop_perm/Z
                                   net (fanout=1)        0.826      13.593         _N516            
 CLMA_21_102/Y3                    td                    0.573      14.166 r       N760_mux23/gateop_perm/Z
                                   net (fanout=1)        0.545      14.711         _N406            
 CLMS_15_109/Y3                    td                    0.545      15.256 f       N760_mux27_2/gateop_perm/Z
                                   net (fanout=3)        0.975      16.231         _N414            
 CLMS_21_97/Y0                     td                    0.257      16.488 f       N721_mux5_1/gateop_perm/Z
                                   net (fanout=27)       0.832      17.320         _N10297          
                                   td                    0.569      17.889 r       count[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.889         _N1780           
 CLMA_15_84/COUT                   td                    0.087      17.976 r       count[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.976         _N1782           
                                   td                    0.087      18.063 r       count[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.063         _N1784           
 CLMA_15_90/COUT                   td                    0.087      18.150 r       count[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.150         _N1786           
                                   td                    0.087      18.237 r       count[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.237         _N1788           
 CLMA_15_96/COUT                   td                    0.087      18.324 r       count[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.324         _N1790           
                                   td                    0.087      18.411 r       count[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.411         _N1792           
 CLMA_15_102/COUT                  td                    0.087      18.498 r       count[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.498         _N1794           
                                   td                    0.087      18.585 r       count[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.585         _N1796           
 CLMA_15_108/COUT                  td                    0.087      18.672 r       count[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.672         _N1798           
                                   td                    0.087      18.759 r       count[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.759         _N1800           
 CLMA_15_114/COUT                  td                    0.087      18.846 r       count[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.846         _N1802           
                                   td                    0.087      18.933 r       count[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.933         _N1804           
                                                                           r       count[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  18.933         Logic Levels: 14 
                                                                                   Logic: 5.423ns(50.227%), Route: 5.374ns(49.773%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      24.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.322      26.334         ntclkbufg_0      
 CLMA_15_120/CLK                                                           r       count[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         1.753      28.087                          
 clock uncertainty                                      -0.150      27.937                          

 Setup time                                             -0.285      27.652                          

 Data required time                                                 27.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.652                          
 Data arrival time                                                  18.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.719                          
====================================================================================================

====================================================================================================

Startpoint  : count[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : count[26]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.334
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407       8.136         ntclkbufg_0      
 CLMS_15_97/CLK                                                            r       count[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_15_97/Q0                     tco                   0.372       8.508 f       count[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.614       9.122         count[0]         
 CLMS_15_85/Y2                     td                    0.622       9.744 r       N760_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.158       9.902         _N364            
 CLMS_15_85/Y3                     td                    0.594      10.496 r       N758_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.374      10.870         _N310            
 CLMS_15_91/Y1                     td                    0.241      11.111 f       N760_mux9/gateop/Z
                                   net (fanout=1)        0.410      11.521         _N378            
 CLMS_15_97/Y3                     td                    0.256      11.777 f       N760_mux13/gateop_perm/Z
                                   net (fanout=1)        0.640      12.417         _N386            
 CLMS_15_91/Y2                     td                    0.350      12.767 f       N768_mux18/gateop_perm/Z
                                   net (fanout=1)        0.826      13.593         _N516            
 CLMA_21_102/Y3                    td                    0.573      14.166 r       N760_mux23/gateop_perm/Z
                                   net (fanout=1)        0.545      14.711         _N406            
 CLMS_15_109/Y3                    td                    0.545      15.256 f       N760_mux27_2/gateop_perm/Z
                                   net (fanout=3)        0.975      16.231         _N414            
 CLMS_21_97/Y0                     td                    0.257      16.488 f       N721_mux5_1/gateop_perm/Z
                                   net (fanout=27)       0.832      17.320         _N10297          
                                   td                    0.569      17.889 r       count[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.889         _N1780           
 CLMA_15_84/COUT                   td                    0.087      17.976 r       count[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.976         _N1782           
                                   td                    0.087      18.063 r       count[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.063         _N1784           
 CLMA_15_90/COUT                   td                    0.087      18.150 r       count[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.150         _N1786           
                                   td                    0.087      18.237 r       count[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.237         _N1788           
 CLMA_15_96/COUT                   td                    0.087      18.324 r       count[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.324         _N1790           
                                   td                    0.087      18.411 r       count[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.411         _N1792           
 CLMA_15_102/COUT                  td                    0.087      18.498 r       count[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.498         _N1794           
                                   td                    0.087      18.585 r       count[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.585         _N1796           
 CLMA_15_108/COUT                  td                    0.087      18.672 r       count[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.672         _N1798           
                                   td                    0.087      18.759 r       count[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.759         _N1800           
 CLMA_15_114/COUT                  td                    0.087      18.846 r       count[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.846         _N1802           
 CLMA_15_120/CIN                                                           r       count[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.846         Logic Levels: 14 
                                                                                   Logic: 5.336ns(49.823%), Route: 5.374ns(50.177%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      24.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.322      26.334         ntclkbufg_0      
 CLMA_15_120/CLK                                                           r       count[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.753      28.087                          
 clock uncertainty                                      -0.150      27.937                          

 Setup time                                             -0.285      27.652                          

 Data required time                                                 27.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.652                          
 Data arrival time                                                  18.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.806                          
====================================================================================================

====================================================================================================

Startpoint  : count[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : count[24]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.335
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407       8.136         ntclkbufg_0      
 CLMS_15_97/CLK                                                            r       count[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_15_97/Q0                     tco                   0.372       8.508 f       count[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.614       9.122         count[0]         
 CLMS_15_85/Y2                     td                    0.622       9.744 r       N760_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.158       9.902         _N364            
 CLMS_15_85/Y3                     td                    0.594      10.496 r       N758_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.374      10.870         _N310            
 CLMS_15_91/Y1                     td                    0.241      11.111 f       N760_mux9/gateop/Z
                                   net (fanout=1)        0.410      11.521         _N378            
 CLMS_15_97/Y3                     td                    0.256      11.777 f       N760_mux13/gateop_perm/Z
                                   net (fanout=1)        0.640      12.417         _N386            
 CLMS_15_91/Y2                     td                    0.350      12.767 f       N768_mux18/gateop_perm/Z
                                   net (fanout=1)        0.826      13.593         _N516            
 CLMA_21_102/Y3                    td                    0.573      14.166 r       N760_mux23/gateop_perm/Z
                                   net (fanout=1)        0.545      14.711         _N406            
 CLMS_15_109/Y3                    td                    0.545      15.256 f       N760_mux27_2/gateop_perm/Z
                                   net (fanout=3)        0.975      16.231         _N414            
 CLMS_21_97/Y0                     td                    0.257      16.488 f       N721_mux5_1/gateop_perm/Z
                                   net (fanout=27)       0.832      17.320         _N10297          
                                   td                    0.569      17.889 r       count[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.889         _N1780           
 CLMA_15_84/COUT                   td                    0.087      17.976 r       count[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.976         _N1782           
                                   td                    0.087      18.063 r       count[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.063         _N1784           
 CLMA_15_90/COUT                   td                    0.087      18.150 r       count[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.150         _N1786           
                                   td                    0.087      18.237 r       count[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.237         _N1788           
 CLMA_15_96/COUT                   td                    0.087      18.324 r       count[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.324         _N1790           
                                   td                    0.087      18.411 r       count[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.411         _N1792           
 CLMA_15_102/COUT                  td                    0.087      18.498 r       count[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.498         _N1794           
                                   td                    0.087      18.585 r       count[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.585         _N1796           
 CLMA_15_108/COUT                  td                    0.087      18.672 r       count[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.672         _N1798           
                                   td                    0.087      18.759 r       count[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.759         _N1800           
                                                                           r       count[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.759         Logic Levels: 13 
                                                                                   Logic: 5.249ns(49.412%), Route: 5.374ns(50.588%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      24.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.323      26.335         ntclkbufg_0      
 CLMA_15_114/CLK                                                           r       count[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.753      28.088                          
 clock uncertainty                                      -0.150      27.938                          

 Setup time                                             -0.285      27.653                          

 Data required time                                                 27.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.653                          
 Data arrival time                                                  18.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.894                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[368]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[364]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.143
  Launch Clock Delay      :  6.345
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300       4.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.333       6.345         ntclkbufg_0      
 CLMA_39_216/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[368]/opit_0_inv/CLK

 CLMA_39_216/Q2                    tco                   0.338       6.683 f       inst_scpld_to_mcpld_s2p/po[368]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.844         scpld_to_mcpld_s2p_data[368]
 CLMS_39_217/M2                                                            f       scpld_to_mcpld_data_filter[364]/opit_0_inv/D

 Data arrival time                                                   6.844         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.735%), Route: 0.161ns(32.265%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.414       8.143         ntclkbufg_0      
 CLMS_39_217/CLK                                                           r       scpld_to_mcpld_data_filter[364]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.390                          
 clock uncertainty                                       0.000       6.390                          

 Hold time                                               0.060       6.450                          

 Data required time                                                  6.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.450                          
 Data arrival time                                                   6.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[72]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[68]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.134
  Launch Clock Delay      :  6.337
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300       4.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.325       6.337         ntclkbufg_0      
 CLMA_21_156/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[72]/opit_0_inv/CLK

 CLMA_21_156/Q2                    tco                   0.338       6.675 f       inst_scpld_to_mcpld_s2p/po[72]/opit_0_inv/Q
                                   net (fanout=1)        0.161       6.836         scpld_to_mcpld_s2p_data[72]
 CLMS_21_157/M1                                                            f       scpld_to_mcpld_data_filter[68]/opit_0_inv/D

 Data arrival time                                                   6.836         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.735%), Route: 0.161ns(32.265%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.405       8.134         ntclkbufg_0      
 CLMS_21_157/CLK                                                           r       scpld_to_mcpld_data_filter[68]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.381                          
 clock uncertainty                                       0.000       6.381                          

 Hold time                                               0.060       6.441                          

 Data required time                                                  6.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.441                          
 Data arrival time                                                   6.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po_r[375]/opit_0_inv_L5Q_perm/CLK
Endpoint    : inst_scpld_to_mcpld_s2p/po[375]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.140
  Launch Clock Delay      :  6.343
  Clock Pessimism Removal :  -1.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300       4.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.331       6.343         ntclkbufg_0      
 CLMS_51_204/CLK                                                           r       inst_scpld_to_mcpld_s2p/po_r[375]/opit_0_inv_L5Q_perm/CLK

 CLMS_51_204/Q2                    tco                   0.338       6.681 f       inst_scpld_to_mcpld_s2p/po_r[375]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.165       6.846         inst_scpld_to_mcpld_s2p/po_r [375]
 CLMS_51_205/M2                                                            f       inst_scpld_to_mcpld_s2p/po[375]/opit_0_inv/D

 Data arrival time                                                   6.846         Logic Levels: 0  
                                                                                   Logic: 0.338ns(67.197%), Route: 0.165ns(32.803%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.411       8.140         ntclkbufg_0      
 CLMS_51_205/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[375]/opit_0_inv/CLK
 clock pessimism                                        -1.753       6.387                          
 clock uncertainty                                       0.000       6.387                          

 Hold time                                               0.060       6.447                          

 Data required time                                                  6.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.447                          
 Data arrival time                                                   6.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.148
  Clock Pessimism Removal :  1.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810       7.375         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354       7.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419       8.148         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.372       8.520 f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.869       9.389         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   9.389         Logic Levels: 0  
                                                                                   Logic: 0.372ns(29.976%), Route: 0.869ns(70.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      44.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.112 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.746         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.012 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338      46.350         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.797      48.147                          
 clock uncertainty                                      -0.150      47.997                          

 Setup time                                             -0.056      47.941                          

 Data required time                                                 47.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.941                          
 Data arrival time                                                   9.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.552                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.148
  Launch Clock Delay      :  6.350
  Clock Pessimism Removal :  -1.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300       4.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344       5.112 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634       5.746         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266       6.012 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338       6.350         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.336       6.686 r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.544       7.230         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   7.230         Logic Levels: 0  
                                                                                   Logic: 0.336ns(38.182%), Route: 0.544ns(61.818%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810       7.375         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354       7.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419       8.148         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.797       6.351                          
 clock uncertainty                                       0.000       6.351                          

 Hold time                                               0.001       6.352                          

 Data required time                                                  6.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.352                          
 Data arrival time                                                   7.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_sel/opit_0/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407       8.136         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.373       8.509 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      2.567      11.076         pon_reset_n      
 CLMA_21_48/Y1                     td                    0.227      11.303 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=54)       0.972      12.275         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_15_25/Y3                     td                    0.573      12.848 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N305/gateop_perm/Z
                                   net (fanout=2)        0.509      13.357         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N305
 CLMS_21_25/RS                                                             r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_sel/opit_0/RS

 Data arrival time                                                  13.357         Logic Levels: 2  
                                                                                   Logic: 1.173ns(22.467%), Route: 4.048ns(77.533%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      24.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.338      26.350         ntclkbufg_0      
 CLMS_21_25/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_sel/opit_0/CLK
 clock pessimism                                         1.717      28.067                          
 clock uncertainty                                      -0.150      27.917                          

 Recovery time                                          -0.524      27.393                          

 Data required time                                                 27.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.393                          
 Data arrival time                                                  13.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.036                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_sel/opit_0/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407       8.136         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.373       8.509 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      2.567      11.076         pon_reset_n      
 CLMA_21_48/Y1                     td                    0.227      11.303 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=54)       1.137      12.440         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_15_31/Y2                     td                    0.243      12.683 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N311/gateop_perm/Z
                                   net (fanout=2)        0.451      13.134         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N311
 CLMA_15_30/RS                                                             r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_sel/opit_0/RS

 Data arrival time                                                  13.134         Logic Levels: 2  
                                                                                   Logic: 0.843ns(16.867%), Route: 4.155ns(83.133%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      24.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.338      26.350         ntclkbufg_0      
 CLMA_15_30/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_sel/opit_0/CLK
 clock pessimism                                         1.717      28.067                          
 clock uncertainty                                      -0.150      27.917                          

 Recovery time                                          -0.524      27.393                          

 Data required time                                                 27.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.393                          
 Data arrival time                                                  13.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.259                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce/opit_0/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407       8.136         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.373       8.509 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      2.567      11.076         pon_reset_n      
 CLMA_21_48/Y1                     td                    0.227      11.303 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=54)       0.972      12.275         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_15_31/Y3                     td                    0.364      12.639 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310_1/gateop_perm/Z
                                   net (fanout=4)        0.323      12.962         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310
 CLMS_15_31/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce/opit_0/RS

 Data arrival time                                                  12.962         Logic Levels: 2  
                                                                                   Logic: 0.964ns(19.975%), Route: 3.862ns(80.025%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      20.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      21.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      21.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      24.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      24.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      24.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      25.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      25.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      26.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.338      26.350         ntclkbufg_0      
 CLMS_15_31/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce/opit_0/CLK
 clock pessimism                                         1.717      28.067                          
 clock uncertainty                                      -0.150      27.917                          

 Recovery time                                          -0.623      27.294                          

 Data required time                                                 27.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.294                          
 Data arrival time                                                  12.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.332                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : counts[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.137
  Launch Clock Delay      :  6.338
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300       4.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.326       6.338         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.336       6.674 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.393       7.067         pon_reset_n      
 CLMA_87_90/RSCO                   td                    0.157       7.224 f       singal_p0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.224         ntR43            
 CLMA_87_96/RSCI                                                           f       counts[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.224         Logic Levels: 1  
                                                                                   Logic: 0.493ns(55.643%), Route: 0.393ns(44.357%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.408       8.137         ntclkbufg_0      
 CLMA_87_96/CLK                                                            r       counts[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.717       6.420                          
 clock uncertainty                                       0.000       6.420                          

 Removal time                                            0.000       6.420                          

 Data required time                                                  6.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.420                          
 Data arrival time                                                   7.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.804                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : db_inst_prsnt/mInst[0].nxt_s1[0]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.137
  Launch Clock Delay      :  6.338
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300       4.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.326       6.338         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.336       6.674 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.393       7.067         pon_reset_n      
 CLMS_87_91/RSCO                   td                    0.157       7.224 f       singal_p1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.224         ntR144           
 CLMS_87_97/RSCI                                                           f       db_inst_prsnt/mInst[0].nxt_s1[0]/opit_0_inv/RS

 Data arrival time                                                   7.224         Logic Levels: 1  
                                                                                   Logic: 0.493ns(55.643%), Route: 0.393ns(44.357%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.408       8.137         ntclkbufg_0      
 CLMS_87_97/CLK                                                            r       db_inst_prsnt/mInst[0].nxt_s1[0]/opit_0_inv/CLK
 clock pessimism                                        -1.717       6.420                          
 clock uncertainty                                       0.000       6.420                          

 Removal time                                            0.000       6.420                          

 Data required time                                                  6.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.420                          
 Data arrival time                                                   7.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.804                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.137
  Launch Clock Delay      :  6.338
  Clock Pessimism Removal :  -1.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937       0.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110       1.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324       1.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300       4.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055       4.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       4.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344       5.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634       5.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266       6.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.326       6.338         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.336       6.674 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.393       7.067         pon_reset_n      
 CLMA_87_90/RSCO                   td                    0.157       7.224 f       singal_p0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.224         ntR43            
 CLMA_87_96/RSCI                                                           f       pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]/opit_0_inv/RS

 Data arrival time                                                   7.224         Logic Levels: 1  
                                                                                   Logic: 0.493ns(55.643%), Route: 0.393ns(44.357%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.408       8.137         ntclkbufg_0      
 CLMA_87_96/CLK                                                            r       pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -1.717       6.420                          
 clock uncertainty                                       0.000       6.420                          

 Removal time                                            0.000       6.420                          

 Data required time                                                  6.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.420                          
 Data arrival time                                                   7.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.804                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      21.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      21.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388      21.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307      26.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      26.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      26.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461      26.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810      27.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354      27.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407      28.136         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.373      28.509 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      2.310      30.819         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  30.819         Logic Levels: 0  
                                                                                   Logic: 0.373ns(13.902%), Route: 2.310ns(86.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      44.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.112 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.746         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.012 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338      46.350         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.336      47.686                          
 clock uncertainty                                      -0.150      47.536                          

 Recovery time                                          -0.623      46.913                          

 Data required time                                                 46.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.913                          
 Data arrival time                                                  30.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.094                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.350
  Launch Clock Delay      :  8.136
  Clock Pessimism Removal :  1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      21.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      21.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      21.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388      21.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307      26.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      26.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      26.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461      26.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810      27.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354      27.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407      28.136         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.373      28.509 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      2.310      30.819         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  30.819         Logic Levels: 0  
                                                                                   Logic: 0.373ns(13.902%), Route: 2.310ns(86.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      44.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.344      45.112 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.634      45.746         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.266      46.012 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.338      46.350         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                         1.336      47.686                          
 clock uncertainty                                      -0.150      47.536                          

 Recovery time                                          -0.623      46.913                          

 Data required time                                                 46.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.913                          
 Data arrival time                                                  30.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.094                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.474  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.148
  Launch Clock Delay      :  6.338
  Clock Pessimism Removal :  -1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      44.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      45.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      45.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      46.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.326      46.338         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.336      46.674 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      1.554      48.228         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  48.228         Logic Levels: 0  
                                                                                   Logic: 0.336ns(17.778%), Route: 1.554ns(82.222%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      41.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      41.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      41.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388      41.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307      46.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      46.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      46.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461      46.565 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810      47.375         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354      47.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419      48.148         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.336      46.812                          
 clock uncertainty                                       0.150      46.962                          

 Removal time                                           -0.224      46.738                          

 Data required time                                                 46.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.738                          
 Data arrival time                                                  48.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.490                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.474  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.148
  Launch Clock Delay      :  6.338
  Clock Pessimism Removal :  -1.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.937      40.979 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.979         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.110      41.089 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      41.089         ntioldly_24      
 IOL_70_244/Y                      td                    0.324      41.413 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        3.300      44.713         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.055      44.768 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      44.768         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.344      45.112 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.634      45.746         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.266      46.012 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.326      46.338         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.336      46.674 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      1.554      48.228         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  48.228         Logic Levels: 0  
                                                                                   Logic: 0.336ns(17.778%), Route: 1.554ns(82.222%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150      41.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144      41.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      41.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388      41.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307      46.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073      46.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      46.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.461      46.565 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.810      47.375         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.354      47.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.419      48.148         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                        -1.336      46.812                          
 clock uncertainty                                       0.150      46.962                          

 Removal time                                           -0.224      46.738                          

 Data required time                                                 46.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.738                          
 Data arrival time                                                  48.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.490                          
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_D1_VP_0V9_EN (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.407       8.136         ntclkbufg_0      
 CLMS_33_79/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK

 CLMS_33_79/Q0                     tco                   0.372       8.508 f       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       1.951      10.459         pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r
 CLMS_87_37/Y3                     td                    0.256      10.715 f       pwrseq_slave_inst/N216/gateop_perm/Z
                                   net (fanout=2)        2.006      12.721         nt_o_PAL_CPU0_D1_VP_0V9_EN
 IOL_10_91/DQ                      td                    0.451      13.172 f       o_PAL_CPU0_D1_VP_0V9_EN_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.172         o_PAL_CPU0_D1_VP_0V9_EN_obuf/ntO
 IOBD_0_90/PAD                     td                    4.117      17.289 f       o_PAL_CPU0_D1_VP_0V9_EN_obuf/opit_0/O
                                   net (fanout=1)        0.045      17.334         o_PAL_CPU0_D1_VP_0V9_EN
 B9                                                                        f       o_PAL_CPU0_D1_VP_0V9_EN (port)

 Data arrival time                                                  17.334         Logic Levels: 3  
                                                                                   Logic: 5.196ns(56.491%), Route: 4.002ns(43.509%)
====================================================================================================

====================================================================================================

Startpoint  : genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21/CLK
Endpoint    : o_PAL_FAN0_PWM_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.419       8.148         ntclkbufg_0      
 CLMS_63_19/CLK                                                            r       genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21/CLK

 CLMS_63_19/Q1                     tco                   0.374       8.522 f       genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.664       9.186         genblk1[1].fan_pwm_tach_m/w_cnt_pwm [6]
 CLMS_57_13/Y1                     td                    0.299       9.485 f       genblk1[1].fan_pwm_tach_m/N11_mux3_2/gateop_perm/Z
                                   net (fanout=3)        4.486      13.971         genblk1[1].fan_pwm_tach_m/N11
 IOL_130_242/DQ                    td                    0.451      14.422 f       o_PAL_FAN0_PWM_R_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.422         o_PAL_FAN0_PWM_R_obuf/ntO
 IOBS_128_246/PAD                  td                    2.518      16.940 f       o_PAL_FAN0_PWM_R_obuf/opit_0/O
                                   net (fanout=1)        0.067      17.007         o_PAL_FAN0_PWM_R 
 T18                                                                       f       o_PAL_FAN0_PWM_R (port)

 Data arrival time                                                  17.007         Logic Levels: 3  
                                                                                   Logic: 3.642ns(41.111%), Route: 5.217ns(58.889%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_PLL_P1V8_EN_R (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    1.150       1.192 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.192         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.144       1.336 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       1.336         ntioldly_24      
 IOL_70_244/Y                      td                    0.388       1.724 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        4.307       6.031         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.073       6.104 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       6.104         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.461       6.565 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.810       7.375         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.354       7.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.408       8.137         ntclkbufg_0      
 CLMS_33_73/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/CLK

 CLMS_33_73/Q0                     tco                   0.372       8.509 f       pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=31)       1.714      10.223         pwrseq_slave_inst/reg_cpu0_ddr_vdd_en_r
 CLMS_15_139/Y1                    td                    0.241      10.464 f       pwrseq_slave_inst/N194/gateop_perm/Z
                                   net (fanout=2)        1.537      12.001         nt_o_PAL_CPU0_PLL_P1V8_EN_R
 IOL_10_224/DQ                     td                    0.451      12.452 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.452         o_PAL_CPU0_PLL_P1V8_EN_R_obuf/ntO
 IOBS_0_223/PAD                    td                    4.117      16.569 f       o_PAL_CPU0_PLL_P1V8_EN_R_obuf/opit_0/O
                                   net (fanout=1)        0.078      16.647         o_PAL_CPU0_PLL_P1V8_EN_R
 A20                                                                       f       o_PAL_CPU0_PLL_P1V8_EN_R (port)

 Data arrival time                                                  16.647         Logic Levels: 3  
                                                                                   Logic: 5.181ns(60.881%), Route: 3.329ns(39.119%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.937       0.979 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.979         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.110       1.089 r       gopIOLDLYS_176/IDLY_OUT
                                   net (fanout=1)        0.000       1.089         ntioldly_174     
 IOL_112_9/Y                       td                    0.324       1.413 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.372       1.785         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMA_111_12/M0                                                            r       db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D

 Data arrival time                                                   1.785         Logic Levels: 3  
                                                                                   Logic: 1.371ns(76.807%), Route: 0.414ns(23.193%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_D1_VPH_1V8_PG (port)
Endpoint    : db_inst_cpu_rail/cnt[41][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       i_PAL_CPU1_D1_VPH_1V8_PG (port)
                                   net (fanout=1)        0.059       0.059         i_PAL_CPU1_D1_VPH_1V8_PG
 IOBS_37_0/DIN                     td                    0.844       0.903 f       i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.903         i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/ntD
 IOLDLYS_39_9/Z                    td                    0.115       1.018 f       gopIOLDLYS_130/IDLY_OUT
                                   net (fanout=1)        0.000       1.018         ntioldly_128     
 IOL_40_9/Y                        td                    0.324       1.342 f       i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.467       1.809         nt_i_PAL_CPU1_D1_VPH_1V8_PG
 CLMS_39_13/C3                                                             f       db_inst_cpu_rail/cnt[41][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.809         Logic Levels: 3  
                                                                                   Logic: 1.283ns(70.923%), Route: 0.526ns(29.077%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_DROOP (port)
Endpoint    : db_inst_cpu_rail/mInst[11].nxt_s1[11]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N4                                                      0.000       0.000 r       i_PAL_PGD_P12V_DROOP (port)
                                   net (fanout=1)        0.040       0.040         i_PAL_PGD_P12V_DROOP
 IOBS_103_0/DIN                    td                    0.937       0.977 r       i_PAL_PGD_P12V_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.977         i_PAL_PGD_P12V_DROOP_ibuf/ntD
 IOLDLYS_105_9/Z                   td                    0.110       1.087 r       gopIOLDLYS_175/IDLY_OUT
                                   net (fanout=1)        0.000       1.087         ntioldly_173     
 IOL_106_9/Y                       td                    0.324       1.411 r       i_PAL_PGD_P12V_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.525       1.936         nt_i_PAL_PGD_P12V_DROOP
 CLMS_105_13/M3                                                            r       db_inst_cpu_rail/mInst[11].nxt_s1[11]/opit_0_inv/D

 Data arrival time                                                   1.936         Logic Levels: 3  
                                                                                   Logic: 1.371ns(70.816%), Route: 0.565ns(29.184%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_117_103/CLK        Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_117_103/CLK        Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_117_103/CLK        Edge_Detect_u3/r_signal_d/opit_0_inv/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 29.380      30.000          0.620           Low Pulse Width   CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : count[27]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.042
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMS_15_97/CLK                                                            r       count[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_15_97/Q0                     tco                   0.220       4.927 f       count[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.384       5.311         count[0]         
 CLMS_15_85/Y2                     td                    0.369       5.680 r       N760_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.084       5.764         _N364            
 CLMS_15_85/Y3                     td                    0.322       6.086 f       N758_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.261       6.347         _N310            
 CLMS_15_91/Y1                     td                    0.143       6.490 f       N760_mux9/gateop/Z
                                   net (fanout=1)        0.256       6.746         _N378            
 CLMS_15_97/Y3                     td                    0.151       6.897 f       N760_mux13/gateop_perm/Z
                                   net (fanout=1)        0.400       7.297         _N386            
 CLMS_15_91/Y2                     td                    0.207       7.504 f       N768_mux18/gateop_perm/Z
                                   net (fanout=1)        0.516       8.020         _N516            
 CLMA_21_102/Y3                    td                    0.318       8.338 f       N760_mux23/gateop_perm/Z
                                   net (fanout=1)        0.361       8.699         _N406            
 CLMS_15_109/Y3                    td                    0.322       9.021 f       N760_mux27_2/gateop_perm/Z
                                   net (fanout=3)        0.611       9.632         _N414            
 CLMS_21_97/Y0                     td                    0.152       9.784 f       N721_mux5_1/gateop_perm/Z
                                   net (fanout=27)       0.519      10.303         _N10297          
                                   td                    0.337      10.640 r       count[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.640         _N1780           
 CLMA_15_84/COUT                   td                    0.051      10.691 r       count[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.691         _N1782           
                                   td                    0.051      10.742 r       count[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.742         _N1784           
 CLMA_15_90/COUT                   td                    0.051      10.793 r       count[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.793         _N1786           
                                   td                    0.051      10.844 r       count[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.844         _N1788           
 CLMA_15_96/COUT                   td                    0.051      10.895 r       count[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.895         _N1790           
                                   td                    0.051      10.946 r       count[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.946         _N1792           
 CLMA_15_102/COUT                  td                    0.051      10.997 r       count[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.997         _N1794           
                                   td                    0.051      11.048 r       count[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.048         _N1796           
 CLMA_15_108/COUT                  td                    0.051      11.099 r       count[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.099         _N1798           
                                   td                    0.051      11.150 r       count[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.150         _N1800           
 CLMA_15_114/COUT                  td                    0.051      11.201 r       count[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.201         _N1802           
                                   td                    0.051      11.252 r       count[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.252         _N1804           
                                                                           r       count[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.252         Logic Levels: 14 
                                                                                   Logic: 3.153ns(48.174%), Route: 3.392ns(51.826%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      22.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.202      24.042         ntclkbufg_0      
 CLMA_15_120/CLK                                                           r       count[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.650      24.692                          
 clock uncertainty                                      -0.150      24.542                          

 Setup time                                             -0.169      24.373                          

 Data required time                                                 24.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.373                          
 Data arrival time                                                  11.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.121                          
====================================================================================================

====================================================================================================

Startpoint  : count[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : count[26]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.042
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMS_15_97/CLK                                                            r       count[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_15_97/Q0                     tco                   0.220       4.927 f       count[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.384       5.311         count[0]         
 CLMS_15_85/Y2                     td                    0.369       5.680 r       N760_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.084       5.764         _N364            
 CLMS_15_85/Y3                     td                    0.322       6.086 f       N758_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.261       6.347         _N310            
 CLMS_15_91/Y1                     td                    0.143       6.490 f       N760_mux9/gateop/Z
                                   net (fanout=1)        0.256       6.746         _N378            
 CLMS_15_97/Y3                     td                    0.151       6.897 f       N760_mux13/gateop_perm/Z
                                   net (fanout=1)        0.400       7.297         _N386            
 CLMS_15_91/Y2                     td                    0.207       7.504 f       N768_mux18/gateop_perm/Z
                                   net (fanout=1)        0.516       8.020         _N516            
 CLMA_21_102/Y3                    td                    0.318       8.338 f       N760_mux23/gateop_perm/Z
                                   net (fanout=1)        0.361       8.699         _N406            
 CLMS_15_109/Y3                    td                    0.322       9.021 f       N760_mux27_2/gateop_perm/Z
                                   net (fanout=3)        0.611       9.632         _N414            
 CLMS_21_97/Y0                     td                    0.152       9.784 f       N721_mux5_1/gateop_perm/Z
                                   net (fanout=27)       0.519      10.303         _N10297          
                                   td                    0.337      10.640 r       count[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.640         _N1780           
 CLMA_15_84/COUT                   td                    0.051      10.691 r       count[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.691         _N1782           
                                   td                    0.051      10.742 r       count[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.742         _N1784           
 CLMA_15_90/COUT                   td                    0.051      10.793 r       count[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.793         _N1786           
                                   td                    0.051      10.844 r       count[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.844         _N1788           
 CLMA_15_96/COUT                   td                    0.051      10.895 r       count[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.895         _N1790           
                                   td                    0.051      10.946 r       count[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.946         _N1792           
 CLMA_15_102/COUT                  td                    0.051      10.997 r       count[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.997         _N1794           
                                   td                    0.051      11.048 r       count[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.048         _N1796           
 CLMA_15_108/COUT                  td                    0.051      11.099 r       count[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.099         _N1798           
                                   td                    0.051      11.150 r       count[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.150         _N1800           
 CLMA_15_114/COUT                  td                    0.051      11.201 r       count[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.201         _N1802           
 CLMA_15_120/CIN                                                           r       count[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.201         Logic Levels: 14 
                                                                                   Logic: 3.102ns(47.767%), Route: 3.392ns(52.233%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      22.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.202      24.042         ntclkbufg_0      
 CLMA_15_120/CLK                                                           r       count[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650      24.692                          
 clock uncertainty                                      -0.150      24.542                          

 Setup time                                             -0.169      24.373                          

 Data required time                                                 24.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.373                          
 Data arrival time                                                  11.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.172                          
====================================================================================================

====================================================================================================

Startpoint  : count[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : count[24]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.043
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMS_15_97/CLK                                                            r       count[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_15_97/Q0                     tco                   0.220       4.927 f       count[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=5)        0.384       5.311         count[0]         
 CLMS_15_85/Y2                     td                    0.369       5.680 r       N760_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.084       5.764         _N364            
 CLMS_15_85/Y3                     td                    0.322       6.086 f       N758_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.261       6.347         _N310            
 CLMS_15_91/Y1                     td                    0.143       6.490 f       N760_mux9/gateop/Z
                                   net (fanout=1)        0.256       6.746         _N378            
 CLMS_15_97/Y3                     td                    0.151       6.897 f       N760_mux13/gateop_perm/Z
                                   net (fanout=1)        0.400       7.297         _N386            
 CLMS_15_91/Y2                     td                    0.207       7.504 f       N768_mux18/gateop_perm/Z
                                   net (fanout=1)        0.516       8.020         _N516            
 CLMA_21_102/Y3                    td                    0.318       8.338 f       N760_mux23/gateop_perm/Z
                                   net (fanout=1)        0.361       8.699         _N406            
 CLMS_15_109/Y3                    td                    0.322       9.021 f       N760_mux27_2/gateop_perm/Z
                                   net (fanout=3)        0.611       9.632         _N414            
 CLMS_21_97/Y0                     td                    0.152       9.784 f       N721_mux5_1/gateop_perm/Z
                                   net (fanout=27)       0.519      10.303         _N10297          
                                   td                    0.337      10.640 r       count[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.640         _N1780           
 CLMA_15_84/COUT                   td                    0.051      10.691 r       count[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.691         _N1782           
                                   td                    0.051      10.742 r       count[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.742         _N1784           
 CLMA_15_90/COUT                   td                    0.051      10.793 r       count[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.793         _N1786           
                                   td                    0.051      10.844 r       count[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.844         _N1788           
 CLMA_15_96/COUT                   td                    0.051      10.895 r       count[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.895         _N1790           
                                   td                    0.051      10.946 r       count[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.946         _N1792           
 CLMA_15_102/COUT                  td                    0.051      10.997 r       count[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.997         _N1794           
                                   td                    0.051      11.048 r       count[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.048         _N1796           
 CLMA_15_108/COUT                  td                    0.051      11.099 r       count[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.099         _N1798           
                                   td                    0.051      11.150 r       count[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.150         _N1800           
                                                                           r       count[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.150         Logic Levels: 13 
                                                                                   Logic: 3.051ns(47.354%), Route: 3.392ns(52.646%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      22.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.203      24.043         ntclkbufg_0      
 CLMA_15_114/CLK                                                           r       count[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650      24.693                          
 clock uncertainty                                      -0.150      24.543                          

 Setup time                                             -0.169      24.374                          

 Data required time                                                 24.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.374                          
 Data arrival time                                                  11.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.224                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[72]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[68]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.706
  Launch Clock Delay      :  4.045
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979       2.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.205       4.045         ntclkbufg_0      
 CLMA_21_156/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[72]/opit_0_inv/CLK

 CLMA_21_156/Q2                    tco                   0.202       4.247 r       inst_scpld_to_mcpld_s2p/po[72]/opit_0_inv/Q
                                   net (fanout=1)        0.069       4.316         scpld_to_mcpld_s2p_data[72]
 CLMS_21_157/M1                                                            r       scpld_to_mcpld_data_filter[68]/opit_0_inv/D

 Data arrival time                                                   4.316         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.539%), Route: 0.069ns(25.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.232       4.706         ntclkbufg_0      
 CLMS_21_157/CLK                                                           r       scpld_to_mcpld_data_filter[68]/opit_0_inv/CLK
 clock pessimism                                        -0.650       4.056                          
 clock uncertainty                                       0.000       4.056                          

 Hold time                                               0.004       4.060                          

 Data required time                                                  4.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.060                          
 Data arrival time                                                   4.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : inst_scpld_to_mcpld_s2p/po[368]/opit_0_inv/CLK
Endpoint    : scpld_to_mcpld_data_filter[364]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  4.051
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979       2.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.211       4.051         ntclkbufg_0      
 CLMA_39_216/CLK                                                           r       inst_scpld_to_mcpld_s2p/po[368]/opit_0_inv/CLK

 CLMA_39_216/Q2                    tco                   0.202       4.253 r       inst_scpld_to_mcpld_s2p/po[368]/opit_0_inv/Q
                                   net (fanout=1)        0.069       4.322         scpld_to_mcpld_s2p_data[368]
 CLMS_39_217/M2                                                            r       scpld_to_mcpld_data_filter[364]/opit_0_inv/D

 Data arrival time                                                   4.322         Logic Levels: 0  
                                                                                   Logic: 0.202ns(74.539%), Route: 0.069ns(25.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.238       4.712         ntclkbufg_0      
 CLMS_39_217/CLK                                                           r       scpld_to_mcpld_data_filter[364]/opit_0_inv/CLK
 clock pessimism                                        -0.650       4.062                          
 clock uncertainty                                       0.000       4.062                          

 Hold time                                               0.003       4.065                          

 Data required time                                                  4.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.065                          
 Data arrival time                                                   4.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : db_inst_psu/mInst[0].nxt_s1[0]/opit_0_inv/CLK
Endpoint    : db_inst_psu/mInst[0].nxt[0]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979       2.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.206       4.046         ntclkbufg_0      
 CLMA_87_150/CLK                                                           r       db_inst_psu/mInst[0].nxt_s1[0]/opit_0_inv/CLK

 CLMA_87_150/Q2                    tco                   0.202       4.248 r       db_inst_psu/mInst[0].nxt_s1[0]/opit_0_inv/Q
                                   net (fanout=5)        0.072       4.320         db_inst_psu/nxt_s1 [0]
 CLMS_87_151/M1                                                            r       db_inst_psu/mInst[0].nxt[0]/opit_0_inv/D

 Data arrival time                                                   4.320         Logic Levels: 0  
                                                                                   Logic: 0.202ns(73.723%), Route: 0.072ns(26.277%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMS_87_151/CLK                                                           r       db_inst_psu/mInst[0].nxt[0]/opit_0_inv/CLK
 clock pessimism                                        -0.650       4.057                          
 clock uncertainty                                       0.000       4.057                          

 Hold time                                               0.004       4.061                          

 Data required time                                                  4.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.061                          
 Data arrival time                                                   4.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.717
  Clock Pessimism Removal :  0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507       4.253         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221       4.474 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243       4.717         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.220       4.937 f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.543       5.480         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   5.480         Logic Levels: 0  
                                                                                   Logic: 0.220ns(28.834%), Route: 0.543ns(71.166%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      42.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.227 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.659         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.840 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216      44.056         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.661      44.717                          
 clock uncertainty                                      -0.150      44.567                          

 Setup time                                             -0.033      44.534                          

 Data required time                                                 44.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.534                          
 Data arrival time                                                   5.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        39.054                          
====================================================================================================

====================================================================================================

Startpoint  : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.717
  Launch Clock Delay      :  4.056
  Clock Pessimism Removal :  -0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979       2.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234       3.227 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432       3.659         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181       3.840 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216       4.056         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK

 CLMS_57_13/Q0                     tco                   0.200       4.256 r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/Q
                                   net (fanout=1)        0.323       4.579         r_pwm_D_fan_pre_limit[0] [4]
 CLMS_57_13/M2                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/D

 Data arrival time                                                   4.579         Logic Levels: 0  
                                                                                   Logic: 0.200ns(38.241%), Route: 0.323ns(61.759%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507       4.253         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221       4.474 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243       4.717         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.661       4.056                          
 clock uncertainty                                       0.000       4.056                          

 Hold time                                               0.003       4.059                          

 Data required time                                                  4.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.059                          
 Data arrival time                                                   4.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.520                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_sel/opit_0/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.221       4.928 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      1.636       6.564         pon_reset_n      
 CLMA_21_48/Y1                     td                    0.135       6.699 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=54)       0.520       7.219         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_15_25/Y3                     td                    0.340       7.559 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N305/gateop_perm/Z
                                   net (fanout=2)        0.270       7.829         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N305
 CLMS_21_25/RS                                                             r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_sel/opit_0/RS

 Data arrival time                                                   7.829         Logic Levels: 2  
                                                                                   Logic: 0.696ns(22.293%), Route: 2.426ns(77.707%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      22.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.216      24.056         ntclkbufg_0      
 CLMS_21_25/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_scl_q_sel/opit_0/CLK
 clock pessimism                                         0.634      24.690                          
 clock uncertainty                                      -0.150      24.540                          

 Recovery time                                          -0.310      24.230                          

 Data required time                                                 24.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.230                          
 Data arrival time                                                   7.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.401                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce/opit_0/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.221       4.928 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      1.636       6.564         pon_reset_n      
 CLMA_21_48/Y1                     td                    0.135       6.699 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=54)       0.520       7.219         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_15_31/Y3                     td                    0.216       7.435 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310_1/gateop_perm/Z
                                   net (fanout=4)        0.201       7.636         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310
 CLMS_15_31/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce/opit_0/RS

 Data arrival time                                                   7.636         Logic Levels: 2  
                                                                                   Logic: 0.572ns(19.529%), Route: 2.357ns(80.471%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      22.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.216      24.056         ntclkbufg_0      
 CLMS_15_31/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce/opit_0/CLK
 clock pessimism                                         0.634      24.690                          
 clock uncertainty                                      -0.150      24.540                          

 Recovery time                                          -0.369      24.171                          

 Data required time                                                 24.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.171                          
 Data arrival time                                                   7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.535                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce_1/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.221       4.928 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      1.636       6.564         pon_reset_n      
 CLMA_21_48/Y1                     td                    0.135       6.699 r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N0_1/gateop_perm/Z
                                   net (fanout=54)       0.520       7.219         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/w_rst
 CLMS_15_31/Y3                     td                    0.216       7.435 f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310_1/gateop_perm/Z
                                   net (fanout=4)        0.201       7.636         bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/N310
 CLMS_15_31/RS                                                             f       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce_1/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.636         Logic Levels: 2  
                                                                                   Logic: 0.572ns(19.529%), Route: 2.357ns(80.471%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      20.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      20.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      20.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      22.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      22.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      22.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      23.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      23.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      23.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.216      24.056         ntclkbufg_0      
 CLMS_15_31/CLK                                                            r       bmc_cpld_i2c_ram_u0/i2c_slave_bmc_u0/i2c_slave_basic0_u0/r_sampledData_sda_q_ce_1/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.634      24.690                          
 clock uncertainty                                      -0.150      24.540                          

 Recovery time                                          -0.369      24.171                          

 Data required time                                                 24.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.171                          
 Data arrival time                                                   7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.535                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : counts[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  -0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979       2.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.206       4.046         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.200       4.246 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.235       4.481         pon_reset_n      
 CLMA_87_90/RSCO                   td                    0.093       4.574 f       singal_p0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.574         ntR43            
 CLMA_87_96/RSCI                                                           f       counts[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.574         Logic Levels: 1  
                                                                                   Logic: 0.293ns(55.492%), Route: 0.235ns(44.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.234       4.708         ntclkbufg_0      
 CLMA_87_96/CLK                                                            r       counts[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.634       4.074                          
 clock uncertainty                                       0.000       4.074                          

 Removal time                                            0.000       4.074                          

 Data required time                                                  4.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.074                          
 Data arrival time                                                   4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : db_inst_prsnt/mInst[0].nxt_s1[0]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  -0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979       2.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.206       4.046         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.200       4.246 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.235       4.481         pon_reset_n      
 CLMS_87_91/RSCO                   td                    0.093       4.574 f       singal_p1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.574         ntR144           
 CLMS_87_97/RSCI                                                           f       db_inst_prsnt/mInst[0].nxt_s1[0]/opit_0_inv/RS

 Data arrival time                                                   4.574         Logic Levels: 1  
                                                                                   Logic: 0.293ns(55.492%), Route: 0.235ns(44.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.234       4.708         ntclkbufg_0      
 CLMS_87_97/CLK                                                            r       db_inst_prsnt/mInst[0].nxt_s1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.634       4.074                          
 clock uncertainty                                       0.000       4.074                          

 Removal time                                            0.000       4.074                          

 Data required time                                                  4.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.074                          
 Data arrival time                                                   4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]/opit_0_inv/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  -0.634

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639       0.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075       0.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221       0.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979       2.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037       2.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       2.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234       3.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432       3.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181       3.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.206       4.046         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.200       4.246 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.235       4.481         pon_reset_n      
 CLMA_87_90/RSCO                   td                    0.093       4.574 f       singal_p0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.574         ntR43            
 CLMA_87_96/RSCI                                                           f       pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]/opit_0_inv/RS

 Data arrival time                                                   4.574         Logic Levels: 1  
                                                                                   Logic: 0.293ns(55.492%), Route: 0.235ns(44.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.234       4.708         ntclkbufg_0      
 CLMA_87_96/CLK                                                            r       pwrseq_master_inst/edge_detect_ne_inst/signal_in_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.634       4.074                          
 clock uncertainty                                       0.000       4.074                          

 Removal time                                            0.000       4.074                          

 Data required time                                                  4.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.074                          
 Data arrival time                                                   4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      20.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      20.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243      21.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318      23.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      23.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288      23.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507      24.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221      24.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233      24.707         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.221      24.928 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      1.473      26.401         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  26.401         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.046%), Route: 1.473ns(86.954%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      42.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.227 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.659         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.840 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216      44.056         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.465      44.521                          
 clock uncertainty                                      -0.150      44.371                          

 Recovery time                                          -0.369      44.002                          

 Data required time                                                 44.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.002                          
 Data arrival time                                                  26.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.601                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.707
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 K19                                                     0.000      20.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      20.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      20.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      20.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      20.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243      21.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318      23.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      23.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      23.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288      23.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507      24.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221      24.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233      24.707         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.221      24.928 f       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      1.473      26.401         pon_reset_n      
 CLMS_57_13/RS                                                             f       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  26.401         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.046%), Route: 1.473ns(86.954%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      42.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.234      43.227 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.432      43.659         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.181      43.840 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.216      44.056         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                         0.465      44.521                          
 clock uncertainty                                      -0.150      44.371                          

 Recovery time                                          -0.369      44.002                          

 Data required time                                                 44.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.002                          
 Data arrival time                                                  26.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.601                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.717
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      42.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      43.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      43.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      43.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.206      44.046         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.200      44.246 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.951      45.197         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/RS

 Data arrival time                                                  45.197         Logic Levels: 0  
                                                                                   Logic: 0.200ns(17.376%), Route: 0.951ns(82.624%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      40.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      40.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      40.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243      41.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318      43.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      43.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      43.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288      43.746 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507      44.253         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221      44.474 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243      44.717         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.465      44.252                          
 clock uncertainty                                       0.150      44.402                          

 Removal time                                           -0.216      44.186                          

 Data required time                                                 44.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.186                          
 Data arrival time                                                  45.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.011                          
====================================================================================================

====================================================================================================

Startpoint  : pon_reset_inst/reset1_reg[2]/opit_0/CLK
Endpoint    : r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.717
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.639      40.681 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.681         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.075      40.756 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      40.756         ntioldly_24      
 IOL_70_244/Y                      td                    0.221      40.977 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        1.979      42.956         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.037      42.993 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      42.993         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.234      43.227 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.432      43.659         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.181      43.840 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.206      44.046         ntclkbufg_0      
 CLMA_99_90/CLK                                                            r       pon_reset_inst/reset1_reg[2]/opit_0/CLK

 CLMA_99_90/Q3                     tco                   0.200      44.246 r       pon_reset_inst/reset1_reg[2]/opit_0/Q
                                   net (fanout=766)      0.951      45.197         pon_reset_n      
 CLMS_57_13/RS                                                             r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/RS

 Data arrival time                                                  45.197         Logic Levels: 0  
                                                                                   Logic: 0.200ns(17.376%), Route: 0.951ns(82.624%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 K19                                                     0.000      40.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042      40.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720      40.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090      40.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000      40.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243      41.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318      43.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045      43.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000      43.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOS                   td                    0.288      43.746 r       pll_inst/u_pll_e2/goppll/CLKOUT1
                                   net (fanout=1)        0.507      44.253         clk_25m          
 USCMDC_79_153/CLK_OUT             td                    0.221      44.474 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.243      44.717         ntclkbufg_1      
 CLMS_57_13/CLK                                                            r       r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 clock pessimism                                        -0.465      44.252                          
 clock uncertainty                                       0.150      44.402                          

 Removal time                                           -0.216      44.186                          

 Data required time                                                 44.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.186                          
 Data arrival time                                                  45.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.011                          
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_D1_VP_0V9_EN (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMS_33_79/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK

 CLMS_33_79/Q0                     tco                   0.220       4.927 f       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       1.251       6.178         pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r
 CLMS_87_37/Y3                     td                    0.151       6.329 f       pwrseq_slave_inst/N216/gateop_perm/Z
                                   net (fanout=2)        1.285       7.614         nt_o_PAL_CPU0_D1_VP_0V9_EN
 IOL_10_91/DQ                      td                    0.282       7.896 f       o_PAL_CPU0_D1_VP_0V9_EN_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.896         o_PAL_CPU0_D1_VP_0V9_EN_obuf/ntO
 IOBD_0_90/PAD                     td                    2.577      10.473 f       o_PAL_CPU0_D1_VP_0V9_EN_obuf/opit_0/O
                                   net (fanout=1)        0.045      10.518         o_PAL_CPU0_D1_VP_0V9_EN
 B9                                                                        f       o_PAL_CPU0_D1_VP_0V9_EN (port)

 Data arrival time                                                  10.518         Logic Levels: 3  
                                                                                   Logic: 3.230ns(55.584%), Route: 2.581ns(44.416%)
====================================================================================================

====================================================================================================

Startpoint  : genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21/CLK
Endpoint    : o_PAL_FAN0_PWM_R (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.243       4.717         ntclkbufg_0      
 CLMS_63_19/CLK                                                            r       genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21/CLK

 CLMS_63_19/Q1                     tco                   0.221       4.938 f       genblk1[1].fan_pwm_tach_m/fan_pwm_cnt_u0/r_cnt_result[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.416       5.354         genblk1[1].fan_pwm_tach_m/w_cnt_pwm [6]
 CLMS_57_13/Y1                     td                    0.176       5.530 f       genblk1[1].fan_pwm_tach_m/N11_mux3_2/gateop_perm/Z
                                   net (fanout=3)        2.883       8.413         genblk1[1].fan_pwm_tach_m/N11
 IOL_130_242/DQ                    td                    0.282       8.695 f       o_PAL_FAN0_PWM_R_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.695         o_PAL_FAN0_PWM_R_obuf/ntO
 IOBS_128_246/PAD                  td                    1.576      10.271 f       o_PAL_FAN0_PWM_R_obuf/opit_0/O
                                   net (fanout=1)        0.067      10.338         o_PAL_FAN0_PWM_R 
 T18                                                                       f       o_PAL_FAN0_PWM_R (port)

 Data arrival time                                                  10.338         Logic Levels: 3  
                                                                                   Logic: 2.255ns(40.117%), Route: 3.366ns(59.883%)
====================================================================================================

====================================================================================================

Startpoint  : pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK
Endpoint    : o_PAL_CPU0_D1_VPH_1V8_EN (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 K19                                                     0.000       0.000 r       i_CLK_PAL_IN_25M (port)
                                   net (fanout=1)        0.042       0.042         i_CLK_PAL_IN_25M 
 IOBS_66_246/DIN                   td                    0.720       0.762 r       i_CLK_PAL_IN_25M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.762         i_CLK_PAL_IN_25M_ibuf/ntD
 IOLDLYS_69_244/Z                  td                    0.090       0.852 r       gopIOLDLYS_26/IDLY_OUT
                                   net (fanout=1)        0.000       0.852         ntioldly_24      
 IOL_70_244/Y                      td                    0.243       1.095 r       i_CLK_PAL_IN_25M_ibuf/opit_1/OUT
                                   net (fanout=1)        2.318       3.413         nt_i_CLK_PAL_IN_25M
 PLLINMUXD_11_16/CLK_OUT           td                    0.045       3.458 r       pll_inst/u_pll_e2/goppllinmuxd/CLK_OUT
                                   net (fanout=1)        0.000       3.458         pll_inst/u_pll_e2/ntpllinmuxd_c
 PLL_11_20/CLKOP                   td                    0.288       3.746 r       pll_inst/u_pll_e2/goppll/CLKOUT0
                                   net (fanout=1)        0.507       4.253         clk_50m          
 USCMDC_79_152/CLK_OUT             td                    0.221       4.474 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1837)     0.233       4.707         ntclkbufg_0      
 CLMS_33_79/CLK                                                            r       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/CLK

 CLMS_33_79/Q0                     tco                   0.220       4.927 f       pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       1.541       6.468         pwrseq_slave_inst/reg_cpu0_d0_vp_p0v9_en_r
 CLMS_105_144/Y3                   td                    0.322       6.790 f       pwrseq_slave_inst/N220/gateop_perm/Z
                                   net (fanout=2)        1.375       8.165         nt_o_PAL_CPU0_D1_VPH_1V8_EN
 IOL_136_243/DQ                    td                    0.282       8.447 f       o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.447         o_PAL_CPU0_D1_VPH_1V8_EN_obuf/ntO
 IOBS_133_246/PAD                  td                    1.576      10.023 f       o_PAL_CPU0_D1_VPH_1V8_EN_obuf/opit_0/O
                                   net (fanout=1)        0.064      10.087         o_PAL_CPU0_D1_VPH_1V8_EN
 P16                                                                       f       o_PAL_CPU0_D1_VPH_1V8_EN (port)

 Data arrival time                                                  10.087         Logic Levels: 3  
                                                                                   Logic: 2.400ns(44.610%), Route: 2.980ns(55.390%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_STBY_DROOP (port)
Endpoint    : db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P4                                                      0.000       0.000 r       i_PAL_PGD_P12V_STBY_DROOP (port)
                                   net (fanout=1)        0.042       0.042         i_PAL_PGD_P12V_STBY_DROOP
 IOBS_109_0/DIN                    td                    0.639       0.681 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.681         i_PAL_PGD_P12V_STBY_DROOP_ibuf/ntD
 IOLDLYS_111_9/Z                   td                    0.075       0.756 r       gopIOLDLYS_176/IDLY_OUT
                                   net (fanout=1)        0.000       0.756         ntioldly_174     
 IOL_112_9/Y                       td                    0.221       0.977 r       i_PAL_PGD_P12V_STBY_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.232       1.209         nt_i_PAL_PGD_P12V_STBY_DROOP
 CLMA_111_12/M0                                                            r       db_inst_cpu_rail/mInst[12].nxt_s1[12]/opit_0_inv/D

 Data arrival time                                                   1.209         Logic Levels: 3  
                                                                                   Logic: 0.935ns(77.337%), Route: 0.274ns(22.663%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_CPU1_D1_VPH_1V8_PG (port)
Endpoint    : db_inst_cpu_rail/cnt[41][0]/opit_0_inv_L5Q_perm/L3
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       i_PAL_CPU1_D1_VPH_1V8_PG (port)
                                   net (fanout=1)        0.059       0.059         i_PAL_CPU1_D1_VPH_1V8_PG
 IOBS_37_0/DIN                     td                    0.639       0.698 r       i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.698         i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/ntD
 IOLDLYS_39_9/Z                    td                    0.075       0.773 r       gopIOLDLYS_130/IDLY_OUT
                                   net (fanout=1)        0.000       0.773         ntioldly_128     
 IOL_40_9/Y                        td                    0.221       0.994 r       i_PAL_CPU1_D1_VPH_1V8_PG_ibuf/opit_1/OUT
                                   net (fanout=4)        0.241       1.235         nt_i_PAL_CPU1_D1_VPH_1V8_PG
 CLMS_39_13/C3                                                             r       db_inst_cpu_rail/cnt[41][0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.235         Logic Levels: 3  
                                                                                   Logic: 0.935ns(75.709%), Route: 0.300ns(24.291%)
====================================================================================================

====================================================================================================

Startpoint  : i_PAL_PGD_P12V_DROOP (port)
Endpoint    : db_inst_cpu_rail/mInst[11].nxt_s1[11]/opit_0_inv/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N4                                                      0.000       0.000 r       i_PAL_PGD_P12V_DROOP (port)
                                   net (fanout=1)        0.040       0.040         i_PAL_PGD_P12V_DROOP
 IOBS_103_0/DIN                    td                    0.639       0.679 r       i_PAL_PGD_P12V_DROOP_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.679         i_PAL_PGD_P12V_DROOP_ibuf/ntD
 IOLDLYS_105_9/Z                   td                    0.075       0.754 r       gopIOLDLYS_175/IDLY_OUT
                                   net (fanout=1)        0.000       0.754         ntioldly_173     
 IOL_106_9/Y                       td                    0.221       0.975 r       i_PAL_PGD_P12V_DROOP_ibuf/opit_1/OUT
                                   net (fanout=4)        0.322       1.297         nt_i_PAL_PGD_P12V_DROOP
 CLMS_105_13/M3                                                            r       db_inst_cpu_rail/mInst[11].nxt_s1[11]/opit_0_inv/D

 Data arrival time                                                   1.297         Logic Levels: 3  
                                                                                   Logic: 0.935ns(72.089%), Route: 0.362ns(27.911%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.530       10.000          0.470           High Pulse Width  CLMS_117_103/CLK        Edge_Detect_u3/r_signal_c/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_117_103/CLK        Edge_Detect_u3/r_signal_d/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_33_84/CLK          UID_Function_u0/Edge_Detect_U0/r_signal_a/opit_0_inv/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.530       10.000          0.470           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
 9.530       10.000          0.470           High Pulse Width  CLMS_57_13/CLK          r_pwm_D_fan_pre_limit[0][4]/opit_0_inv/CLK
 29.531      30.000          0.469           Low Pulse Width   CLMS_57_13/CLK          r_pwm_D_fan_limit_use[0][4]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                          
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top_pnr.adf             
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top_rtp.adf           
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top_exception.rtr     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/Tieta_Feiteng_1001_top.rtr               
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/report_timing/rtr.db                                   
+--------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 351 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:6s
