

================================================================
== Vitis HLS Report for 'Rodrigues'
================================================================
* Date:           Sun Feb  5 17:05:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.958 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_347                                     |sin_or_cos_double_s                                     |       13|       16|  0.780 us|  0.960 us|   13|   16|       no|
        |grp_sin_or_cos_double_s_fu_366                                     |sin_or_cos_double_s                                     |       13|       16|  0.780 us|  0.960 us|   13|   16|       no|
        |grp_Rodrigues_Pipeline_VITIS_LOOP_163_2_fu_385                     |Rodrigues_Pipeline_VITIS_LOOP_163_2                     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_Pipeline_2_fu_397                                    |Rodrigues_Pipeline_2                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_Pipeline_VITIS_LOOP_81_3_fu_402                      |Rodrigues_Pipeline_VITIS_LOOP_81_3                      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_Pipeline_4_fu_414                                    |Rodrigues_Pipeline_4                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_Pipeline_5_fu_419                                    |Rodrigues_Pipeline_5                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_operator_mul_fu_424                                            |operator_mul                                            |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_Pipeline_7_fu_431                                    |Rodrigues_Pipeline_7                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_Pipeline_9_fu_436                                    |Rodrigues_Pipeline_9                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_Pipeline_VITIS_LOOP_153_1_fu_442                     |Rodrigues_Pipeline_VITIS_LOOP_153_1                     |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
        |grp_Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2_fu_447    |Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_228_fu_456  |Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_228  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_1                 |        ?|        ?|         ?|          -|          -|     ?|        no|
        |- VITIS_LOOP_79_1_VITIS_LOOP_80_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     728|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   244|     4241|   27884|    -|
|Memory               |        0|     -|      448|     455|    0|
|Multiplexer          |        -|     -|        -|    1050|    -|
|Register             |        -|     -|     2707|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   244|     7396|   30117|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     8|       ~0|       6|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     4|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_Rodrigues_Pipeline_2_fu_397                                    |Rodrigues_Pipeline_2                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_Pipeline_4_fu_414                                    |Rodrigues_Pipeline_4                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_Pipeline_5_fu_419                                    |Rodrigues_Pipeline_5                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_Pipeline_7_fu_431                                    |Rodrigues_Pipeline_7                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_Pipeline_9_fu_436                                    |Rodrigues_Pipeline_9                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2_fu_447    |Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2    |        0|   3|   136|  1084|    0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_228_fu_456  |Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_228  |        0|   3|   136|  1084|    0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_153_1_fu_442                     |Rodrigues_Pipeline_VITIS_LOOP_153_1                     |        0|   0|     4|    53|    0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_163_2_fu_385                     |Rodrigues_Pipeline_VITIS_LOOP_163_2                     |        0|   4|   400|  3589|    0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_81_3_fu_402                      |Rodrigues_Pipeline_VITIS_LOOP_81_3                      |        0|  15|   399|  4016|    0|
    |dadddsub_64ns_64ns_64_1_full_dsp_1_U4421                           |dadddsub_64ns_64ns_64_1_full_dsp_1                      |        0|   3|     0|   708|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U4426                                  |dcmp_64ns_64ns_1_1_no_dsp_1                             |        0|   0|     0|     0|    0|
    |ddiv_64ns_64ns_64_5_no_dsp_1_U4425                                 |ddiv_64ns_64ns_64_5_no_dsp_1                            |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4422                                |dmul_64ns_64ns_64_1_max_dsp_1                           |        0|   8|     0|   106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4423                                |dmul_64ns_64ns_64_1_max_dsp_1                           |        0|   8|     0|   106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4424                                |dmul_64ns_64ns_64_1_max_dsp_1                           |        0|   8|     0|   106|    0|
    |dsqrt_64ns_64ns_64_3_no_dsp_1_U4427                                |dsqrt_64ns_64ns_64_3_no_dsp_1                           |        0|   0|     0|     0|    0|
    |mul_32ns_32ns_64_1_1_U4428                                         |mul_32ns_32ns_64_1_1                                    |        0|   3|     0|    20|    0|
    |mul_32ns_32ns_64_1_1_U4429                                         |mul_32ns_32ns_64_1_1                                    |        0|   3|     0|    20|    0|
    |mul_32ns_32ns_64_1_1_U4430                                         |mul_32ns_32ns_64_1_1                                    |        0|   3|     0|    20|    0|
    |grp_operator_mul_fu_424                                            |operator_mul                                            |        0|  11|   275|   681|    0|
    |grp_sin_or_cos_double_s_fu_347                                     |sin_or_cos_double_s                                     |        0|  86|  1428|  7963|    0|
    |grp_sin_or_cos_double_s_fu_366                                     |sin_or_cos_double_s                                     |        0|  86|  1428|  7963|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0| 244|  4241| 27884|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |r_x_U        |Rodrigues_r_x_RAM_AUTO_1R1W    |        0|  64|  65|    0|    10|   64|     1|          640|
    |rrt_U        |svd_3_1_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    10|   64|     1|          640|
    |tmp_U        |svd_3_1_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    10|   64|     1|          640|
    |tmp35_U      |svd_3_1_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    10|   64|     1|          640|
    |ref_tmp36_U  |svd_3_1_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    10|   64|     1|          640|
    |tmp37_U      |svd_3_1_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    10|   64|     1|          640|
    |ref_tmp38_U  |svd_3_1_ref_tmp_RAM_AUTO_1R1W  |        0|  64|  65|    0|    10|   64|     1|          640|
    +-------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                               |        0| 448| 455|    0|    70|  448|     7|         4480|
    +-------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln162_fu_666_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln79_13_fu_796_p2             |         +|   0|  0|  71|          64|           1|
    |add_ln79_fu_805_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_940_p2                |         +|   0|  0|  39|          32|           1|
    |empty_4511_fu_906_p2              |         +|   0|  0|  14|           7|           7|
    |empty_4507_fu_785_p2              |         -|   0|  0|  14|           7|           7|
    |p_mid1_fu_864_p2                  |         -|   0|  0|  14|           7|           7|
    |and_ln39_fu_639_p2                |       and|   0|  0|   2|           1|           1|
    |cmp35_i_fu_653_p2                 |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln162_fu_661_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln39_1_fu_627_p2             |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln39_fu_621_p2               |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln79_fu_791_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln80_fu_811_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state13_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state32_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_633_p2                 |        or|   0|  0|   2|           1|           1|
    |itheta_fu_645_p3                  |    select|   0|  0|  63|           1|           1|
    |select_ln79_6_fu_844_p3           |    select|   0|  0|  35|           1|          35|
    |select_ln79_7_fu_870_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln79_8_fu_878_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln79_fu_816_p3             |    select|   0|  0|  32|           1|           1|
    |xor_ln47_fu_961_p2                |       xor|   0|  0|  65|          64|          65|
    |xor_ln50_fu_977_p2                |       xor|   0|  0|  65|          64|          65|
    |xor_ln51_fu_984_p2                |       xor|   0|  0|  65|          64|          65|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 728|         606|         433|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |C_fu_154                        |    9|          2|  256|        512|
    |ap_NS_fsm                       |  166|         37|    1|         37|
    |empty_fu_150                    |    9|          2|  256|        512|
    |grp_fu_466_opcode               |   14|          3|    2|          6|
    |grp_fu_466_p0                   |   20|          4|   64|        256|
    |grp_fu_466_p1                   |   20|          4|   64|        256|
    |grp_fu_472_p0                   |   20|          4|   64|        256|
    |grp_fu_472_p1                   |   20|          4|   64|        256|
    |grp_fu_476_p0                   |   14|          3|   64|        192|
    |grp_fu_476_p1                   |   14|          3|   64|        192|
    |grp_operator_mul_fu_424_p_read  |   20|          4|   64|        256|
    |grp_operator_mul_fu_424_tmp_q0  |   20|          4|   64|        256|
    |i_27_fu_198                     |    9|          2|   32|         64|
    |i_fu_146                        |    9|          2|   32|         64|
    |indvar_flatten_fu_202           |    9|          2|   64|        128|
    |j_16_fu_194                     |    9|          2|   32|         64|
    |pnp_iter_address0               |   20|          4|   13|         52|
    |pnp_iter_ce0                    |   20|          4|    1|          4|
    |r_x_address0                    |   37|          7|    4|         28|
    |r_x_address1                    |   20|          4|    4|         16|
    |r_x_ce0                         |   20|          4|    1|          4|
    |r_x_d0                          |   31|          6|   64|        384|
    |r_x_d1                          |   20|          4|   64|        256|
    |r_x_we0                         |   14|          3|    8|         24|
    |r_x_we1                         |    9|          2|    8|         16|
    |ref_tmp36_address0              |   14|          3|    4|         12|
    |ref_tmp36_ce0                   |   14|          3|    1|          3|
    |ref_tmp36_we0                   |    9|          2|    8|         16|
    |ref_tmp38_address0              |   14|          3|    4|         12|
    |ref_tmp38_ce0                   |   14|          3|    1|          3|
    |ref_tmp38_we0                   |    9|          2|    8|         16|
    |ref_tmp705_address0             |   20|          4|    4|         16|
    |ref_tmp705_ce0                  |   20|          4|    1|          4|
    |ref_tmp705_d0                   |   20|          4|   64|        256|
    |ref_tmp705_we0                  |   20|          4|    8|         32|
    |rrt_address0                    |   31|          6|    4|         24|
    |rrt_ce0                         |   20|          4|    1|          4|
    |rrt_d0                          |   20|          4|   64|        256|
    |rrt_we0                         |   14|          3|    8|         24|
    |tmp35_address0                  |   20|          4|    4|         16|
    |tmp35_ce0                       |   20|          4|    1|          4|
    |tmp35_we0                       |    9|          2|    8|         16|
    |tmp37_address0                  |   31|          6|    4|         24|
    |tmp37_ce0                       |   26|          5|    1|          5|
    |tmp37_d0                        |   20|          4|   64|        256|
    |tmp37_we0                       |   20|          4|    8|         32|
    |tmp_address0                    |   26|          5|    4|         20|
    |tmp_ce0                         |   26|          5|    1|          5|
    |tmp_d0                          |   20|          4|   64|        256|
    |tmp_we0                         |   20|          4|    8|         32|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1050|        216| 1701|       5435|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                      Name                                      |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |C_fu_154                                                                        |  256|   0|  256|          0|
    |add_ln162_reg_1153                                                              |   32|   0|   32|          0|
    |add_ln79_13_reg_1203                                                            |   64|   0|   64|          0|
    |ap_CS_fsm                                                                       |   36|   0|   36|          0|
    |bitcast_ln47_reg_1243                                                           |   64|   0|   64|          0|
    |bitcast_ln48_reg_1248                                                           |   64|   0|   64|          0|
    |bitcast_ln50_reg_1253                                                           |   64|   0|   64|          0|
    |bitcast_ln82_reg_1238                                                           |   64|   0|   64|          0|
    |bound11_reg_1290                                                                |   64|   0|   64|          0|
    |bound4_reg_1274                                                                 |   64|   0|   64|          0|
    |c_reg_1131                                                                      |   64|   0|   64|          0|
    |cmp35_i_reg_1146                                                                |    1|   0|    1|          0|
    |empty_4513_reg_1263                                                             |   32|   0|   32|          0|
    |empty_4515_reg_1279                                                             |   32|   0|   32|          0|
    |empty_fu_150                                                                    |  256|   0|  256|          0|
    |grp_Rodrigues_Pipeline_2_fu_397_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_4_fu_414_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_5_fu_419_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_7_fu_431_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_9_fu_436_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_228_fu_456_ap_start_reg  |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2_fu_447_ap_start_reg    |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_153_1_fu_442_ap_start_reg                     |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_163_2_fu_385_ap_start_reg                     |    1|   0|    1|          0|
    |grp_Rodrigues_Pipeline_VITIS_LOOP_81_3_fu_402_ap_start_reg                      |    1|   0|    1|          0|
    |grp_operator_mul_fu_424_ap_start_reg                                            |    1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_347_ap_start_reg                                     |    1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_366_ap_start_reg                                     |    1|   0|    1|          0|
    |i_27_fu_198                                                                     |   32|   0|   32|          0|
    |i_fu_146                                                                        |   32|   0|   32|          0|
    |indvar_flatten_fu_202                                                           |   64|   0|   64|          0|
    |itheta_reg_1124                                                                 |   64|   0|   64|          0|
    |j_16_fu_194                                                                     |   32|   0|   32|          0|
    |lshr_ln79_cast_reg_1190                                                         |   32|   0|   32|          0|
    |mul_ln79_reg_1195                                                               |   64|   0|   64|          0|
    |p_cast36_reg_1103                                                               |   32|   0|   32|          0|
    |p_cast_reg_1097                                                                 |   32|   0|   32|          0|
    |reg_504                                                                         |   64|   0|   64|          0|
    |reg_510                                                                         |   64|   0|   64|          0|
    |reg_515                                                                         |   64|   0|   64|          0|
    |reg_522                                                                         |  256|   0|  256|          0|
    |rrt_addr_5_reg_1228                                                             |    4|   0|    4|          0|
    |rx_reg_1082                                                                     |   64|   0|   64|          0|
    |ry_reg_1087                                                                     |   64|   0|   64|          0|
    |rz_1_reg_1141                                                                   |   64|   0|   64|          0|
    |rz_reg_1110                                                                     |   64|   0|   64|          0|
    |s_reg_1136                                                                      |   64|   0|   64|          0|
    |select_ln79_6_reg_1213                                                          |   32|   0|   35|          3|
    |select_ln79_8_reg_1218                                                          |   32|   0|   32|          0|
    |select_ln79_reg_1208                                                            |   32|   0|   32|          0|
    |shl_ln164_reg_1164                                                              |   29|   0|   32|          3|
    |shl_ln_reg_1158                                                                 |   32|   0|   35|          3|
    |theta_reg_1115                                                                  |   64|   0|   64|          0|
    |tmp_s_reg_1223                                                                  |   32|   0|   35|          3|
    |trunc_ln123_5_reg_1284                                                          |   32|   0|   32|          0|
    |trunc_ln33_reg_1092                                                             |   64|   0|   64|          0|
    |trunc_ln_reg_1268                                                               |   32|   0|   32|          0|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                           | 2707|   0| 2719|         12|
    +--------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     Rodrigues|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     Rodrigues|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     Rodrigues|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     Rodrigues|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     Rodrigues|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     Rodrigues|  return value|
|ref_tmp705_address0  |  out|    4|   ap_memory|    ref_tmp705|         array|
|ref_tmp705_ce0       |  out|    1|   ap_memory|    ref_tmp705|         array|
|ref_tmp705_we0       |  out|    8|   ap_memory|    ref_tmp705|         array|
|ref_tmp705_d0        |  out|   64|   ap_memory|    ref_tmp705|         array|
|pnp_iter_address0    |  out|   13|   ap_memory|      pnp_iter|         array|
|pnp_iter_ce0         |  out|    1|   ap_memory|      pnp_iter|         array|
|pnp_iter_q0          |   in|  448|   ap_memory|      pnp_iter|         array|
+---------------------+-----+-----+------------+--------------+--------------+

