Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot top_testbench_behav xil_defaultlib.top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec_7seg
Compiling module xil_defaultlib.myproject_dense_latency_ap_uint_...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_mul_6ns_6ns_11_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_6ns_6s_12_1_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_6ns_5ns_10_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_6ns_5s_11_1_0(NUM_...
Compiling module xil_defaultlib.myproject_dense_latency_ap_ufixe...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_dense_latency_ap_ufixe...
Compiling module xil_defaultlib.myproject_softmax_stable_ap_fixe...
Compiling module xil_defaultlib.myproject_softmax_stable_ap_fixe...
Compiling module xil_defaultlib.myproject_mul_18s_18s_30_1_1(NUM...
Compiling module xil_defaultlib.myproject_softmax_stable_ap_fixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_testbench_behav
