{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527779569633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527779569638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 12:12:49 2018 " "Processing started: Thu May 31 12:12:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527779569638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779569638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779569638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527779570640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527779570640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581322 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527779581431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581443 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581460 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527779581482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581483 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Tempo/Debouncer.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581745 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(27) " "Verilog HDL warning at Break_Interface.v(27): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527779581754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(29) " "Verilog HDL warning at Break_Interface.v(29): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527779581754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581755 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break break.v(74) " "Verilog HDL Declaration warning at break.v(74): \"break\" is SystemVerilog-2005 keyword" {  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 74 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 1 0 "Analysis & Synthesis" 0 -1 1527779581757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/break.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_lpm_constant_kva " "Found entity 1: break_lpm_constant_kva" {  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581759 ""} { "Info" "ISGN_ENTITY_NAME" "2 break " "Found entity 2: break" {  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/stopwatch/STOPWATCH_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779581997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779581997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/sysdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/sysdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysDataBlock " "Found entity 1: SysDataBlock" {  } { { "Memoria/SysDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/syscodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/syscodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysCodeBlock " "Found entity 1: SysCodeBlock" {  } { { "Memoria/SysCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/MemStore.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/Memory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/MemLoad.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/DataMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/CodeMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/bootblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/bootblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 BootBlock " "Found entity 1: BootBlock" {  } { { "Memoria/BootBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/BootBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_interface " "Found entity 1: lfsr_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/lfsr/lfsr_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/ifsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/ifsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_word " "Found entity 1: lfsr_word" {  } { { "lfsr/ifsr_word.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/lfsr/ifsr_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527779582143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527779582176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582196 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527779582207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527779582252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582393 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(55) " "Verilog HDL warning at Registers.v(55): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527779582418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "CPU/Imm_Generator.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582471 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(267) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(267): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527779582479 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(315) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(315): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 315 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527779582479 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(337) " "Verilog HDL warning at Datapath_UNI.v(337): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527779582479 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(394) " "Verilog HDL warning at Datapath_UNI.v(394): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 394 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527779582479 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(429) " "Verilog HDL warning at Datapath_UNI.v(429): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 429 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527779582480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl_transf.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl_transf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_transf " "Found entity 1: ctrl_transf" {  } { { "CPU/Ctrl_Transf.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Ctrl_Transf.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582503 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(82) " "Verilog HDL warning at Control.v(82): extended using \"x\" or \"z\"" {  } { { "CPU/Control.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527779582510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CPU/Control.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "CPU/ALUControl.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779582535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779582535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oZero Datapath_UNI.v(272) " "Verilog HDL Implicit Net warning at Datapath_UNI.v(272): created implicit net for \"oZero\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779582536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527779582719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock TopDE.v(374) " "Verilog HDL or VHDL warning at TopDE.v(374): object \"Clock\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock_25 TopDE.v(374) " "Verilog HDL or VHDL warning at TopDE.v(374): object \"Clock_25\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock_100 TopDE.v(374) " "Verilog HDL or VHDL warning at TopDE.v(374): object \"Clock_100\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock_200 TopDE.v(374) " "Verilog HDL or VHDL warning at TopDE.v(374): object \"Clock_200\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC TopDE.v(375) " "Verilog HDL or VHDL warning at TopDE.v(375): object \"PC\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_Instrucao TopDE.v(375) " "Verilog HDL or VHDL warning at TopDE.v(375): object \"Mem_Instrucao\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegDispSelect TopDE.v(376) " "Verilog HDL or VHDL warning at TopDE.v(376): object \"RegDispSelect\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegDisp TopDE.v(377) " "Verilog HDL or VHDL warning at TopDE.v(377): object \"RegDisp\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegDispFPU TopDE.v(377) " "Verilog HDL or VHDL warning at TopDE.v(377): object \"RegDispFPU\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FlagsFPU TopDE.v(378) " "Verilog HDL or VHDL warning at TopDE.v(378): object \"FlagsFPU\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582727 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Le_Mem TopDE.v(379) " "Verilog HDL or VHDL warning at TopDE.v(379): object \"Le_Mem\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Esc_Mem TopDE.v(379) " "Verilog HDL or VHDL warning at TopDE.v(379): object \"Esc_Mem\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ODAddress TopDE.v(380) " "Verilog HDL or VHDL warning at TopDE.v(380): object \"ODAddress\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ODWriteData TopDE.v(380) " "Verilog HDL or VHDL warning at TopDE.v(380): object \"ODWriteData\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_Dados TopDE.v(381) " "Verilog HDL or VHDL warning at TopDE.v(381): object \"Mem_Dados\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ODByteEnable TopDE.v(382) " "Verilog HDL or VHDL warning at TopDE.v(382): object \"ODByteEnable\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OIAddress TopDE.v(383) " "Verilog HDL or VHDL warning at TopDE.v(383): object \"OIAddress\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OIReadData TopDE.v(383) " "Verilog HDL or VHDL warning at TopDE.v(383): object \"OIReadData\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Estado TopDE.v(384) " "Verilog HDL or VHDL warning at TopDE.v(384): object \"Estado\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR_Leitura1 TopDE.v(385) " "Verilog HDL or VHDL warning at TopDE.v(385): object \"BR_Leitura1\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR_Leitura2 TopDE.v(385) " "Verilog HDL or VHDL warning at TopDE.v(385): object \"BR_Leitura2\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR_Escrita TopDE.v(385) " "Verilog HDL or VHDL warning at TopDE.v(385): object \"BR_Escrita\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582728 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saida_ULA TopDE.v(385) " "Verilog HDL or VHDL warning at TopDE.v(385): object \"Saida_ULA\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582729 "|TopDE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Debug TopDE.v(385) " "Verilog HDL or VHDL warning at TopDE.v(385): object \"Debug\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527779582729 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR TopDE.v(221) " "Output port \"DRAM_ADDR\" at TopDE.v(221) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA TopDE.v(222) " "Output port \"DRAM_BA\" at TopDE.v(222) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN TopDE.v(196) " "Output port \"ADC_DIN\" at TopDE.v(196) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK TopDE.v(198) " "Output port \"ADC_SCLK\" at TopDE.v(198) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N TopDE.v(223) " "Output port \"DRAM_CAS_N\" at TopDE.v(223) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE TopDE.v(224) " "Output port \"DRAM_CKE\" at TopDE.v(224) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK TopDE.v(225) " "Output port \"DRAM_CLK\" at TopDE.v(225) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N TopDE.v(226) " "Output port \"DRAM_CS_N\" at TopDE.v(226) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM TopDE.v(228) " "Output port \"DRAM_LDQM\" at TopDE.v(228) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N TopDE.v(229) " "Output port \"DRAM_RAS_N\" at TopDE.v(229) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM TopDE.v(230) " "Output port \"DRAM_UDQM\" at TopDE.v(230) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N TopDE.v(231) " "Output port \"DRAM_WE_N\" at TopDE.v(231) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL TopDE.v(234) " "Output port \"FAN_CTRL\" at TopDE.v(234) has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779582739 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_Interface CLOCK_Interface:CLOCK0 " "Elaborating entity \"CLOCK_Interface\" for hierarchy \"CLOCK_Interface:CLOCK0\"" {  } { { "TopDE.v" "CLOCK0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779582801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main CLOCK_Interface:CLOCK0\|PLL_Main:PLL1 " "Elaborating entity \"PLL_Main\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\"" {  } { { "Tempo/CLOCK_Interface.v" "PLL1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779582842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main_0002 CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst " "Elaborating entity \"PLL_Main_0002\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\"" {  } { { "Tempo/PLL_Main.v" "pll_main_inst" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779582855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "altera_pll_i" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779582924 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527779582963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779582994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 150.000000 MHz " "Parameter \"output_clock_frequency2\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 200.000000 MHz " "Parameter \"output_clock_frequency3\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 18.461538 MHz " "Parameter \"output_clock_frequency4\" = \"18.461538 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 27.272727 MHz " "Parameter \"output_clock_frequency5\" = \"27.272727 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779582995 ""}  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779582995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mono CLOCK_Interface:CLOCK0\|mono:Timer10 " "Elaborating entity \"mono\" for hierarchy \"CLOCK_Interface:CLOCK0\|mono:Timer10\"" {  } { { "Tempo/CLOCK_Interface.v" "Timer10" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779582999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU0\"" {  } { { "TopDE.v" "CPU0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779583014 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wRegDisp CPU.v(8) " "Output port \"wRegDisp\" at CPU.v(8) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583016 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wRegDispCOP0 CPU.v(8) " "Output port \"wRegDispCOP0\" at CPU.v(8) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583016 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wDebug CPU.v(11) " "Output port \"wDebug\" at CPU.v(11) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583016 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wPC CPU.v(13) " "Output port \"wPC\" at CPU.v(13) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583016 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wInstr CPU.v(13) " "Output port \"wInstr\" at CPU.v(13) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583016 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wControlSignals CPU.v(14) " "Output port \"wControlSignals\" at CPU.v(14) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583016 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wControlState CPU.v(15) " "Output port \"wControlState\" at CPU.v(15) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wVGARead CPU.v(18) " "Output port \"wVGARead\" at CPU.v(18) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wBRReadA CPU.v(20) " "Output port \"wBRReadA\" at CPU.v(20) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wBRReadB CPU.v(21) " "Output port \"wBRReadB\" at CPU.v(21) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wBRWrite CPU.v(22) " "Output port \"wBRWrite\" at CPU.v(22) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wULA CPU.v(23) " "Output port \"wULA\" at CPU.v(23) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DwByteEnable CPU.v(27) " "Output port \"DwByteEnable\" at CPU.v(27) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DwWriteData CPU.v(28) " "Output port \"DwWriteData\" at CPU.v(28) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DwAddress CPU.v(30) " "Output port \"DwAddress\" at CPU.v(30) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IwByteEnable CPU.v(33) " "Output port \"IwByteEnable\" at CPU.v(33) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IwWriteData CPU.v(34) " "Output port \"IwWriteData\" at CPU.v(34) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IwAddress CPU.v(36) " "Output port \"IwAddress\" at CPU.v(36) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DwReadEnable CPU.v(26) " "Output port \"DwReadEnable\" at CPU.v(26) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DwWriteEnable CPU.v(26) " "Output port \"DwWriteEnable\" at CPU.v(26) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IwReadEnable CPU.v(32) " "Output port \"IwReadEnable\" at CPU.v(32) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IwWriteEnable CPU.v(32) " "Output port \"IwWriteEnable\" at CPU.v(32) has no driver" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527779583017 "|TopDE|CPU:CPU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_Interface DataMemory_Interface:MEMDATA " "Elaborating entity \"DataMemory_Interface\" for hierarchy \"DataMemory_Interface:MEMDATA\"" {  } { { "TopDE.v" "MEMDATA" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779583033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock DataMemory_Interface:MEMDATA\|UserDataBlock:MB0 " "Elaborating entity \"UserDataBlock\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\"" {  } { { "Memoria/DataMemory_Interface.v" "MB0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/DataMemory_Interface.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779583057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779583359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779583389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779583389 ""}  } { { "Memoria/UserDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779583389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ns1 " "Found entity 1: altsyncram_2ns1" {  } { { "db/altsyncram_2ns1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_2ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779583464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779583464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ns1 DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated " "Elaborating entity \"altsyncram_2ns1\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779583466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1j2 " "Found entity 1: altsyncram_e1j2" {  } { { "db/altsyncram_e1j2.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_e1j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779583640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779583640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1j2 DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|altsyncram_e1j2:altsyncram1 " "Elaborating entity \"altsyncram_e1j2\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|altsyncram_e1j2:altsyncram1\"" {  } { { "db/altsyncram_2ns1.tdf" "altsyncram1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_2ns1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779583642 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2048 2048 0 1 1 " "2048 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 2047 " "Addresses ranging from 0 to 2047 are not initialized" {  } { { "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_data.mif" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1527779583654 ""}  } { { "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_data.mif" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1527779583654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2ns1.tdf" "mgl_prim2" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779584754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2ns1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779584820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779584820 ""}  } { { "db/altsyncram_2ns1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779584820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779584971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysDataBlock DataMemory_Interface:MEMDATA\|SysDataBlock:MB1 " "Elaborating entity \"SysDataBlock\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\"" {  } { { "Memoria/DataMemory_Interface.v" "MB1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/DataMemory_Interface.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysDataBlock.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysDataBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysDataBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_kdata.mif " "Parameter \"init_file\" = \"de1_kdata.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KDAT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KDAT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585598 ""}  } { { "Memoria/SysDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysDataBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779585598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqs1 " "Found entity 1: altsyncram_fqs1" {  } { { "db/altsyncram_fqs1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_fqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779585652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779585652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqs1 DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated " "Elaborating entity \"altsyncram_fqs1\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_94j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_94j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_94j2 " "Found entity 1: altsyncram_94j2" {  } { { "db/altsyncram_94j2.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_94j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779585748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779585748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_94j2 DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|altsyncram_94j2:altsyncram1 " "Elaborating entity \"altsyncram_94j2\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|altsyncram_94j2:altsyncram1\"" {  } { { "db/altsyncram_fqs1.tdf" "altsyncram1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_fqs1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585750 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_kdata.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_kdata.mif -- setting all initial values to 0" {  } { { "Memoria/SysDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysDataBlock.v" 88 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1527779585757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqs1.tdf" "mgl_prim2" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_fqs1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqs1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_fqs1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1262764372 " "Parameter \"NODE_NAME\" = \"1262764372\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779585916 ""}  } { { "db/altsyncram_fqs1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_fqs1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779585916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeMemory_Interface CodeMemory_Interface:MEMCODE " "Elaborating entity \"CodeMemory_Interface\" for hierarchy \"CodeMemory_Interface:MEMCODE\"" {  } { { "TopDE.v" "MEMCODE" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BootBlock CodeMemory_Interface:MEMCODE\|BootBlock:BB0 " "Elaborating entity \"BootBlock\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\"" {  } { { "Memoria/CodeMemory_Interface.v" "BB0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/CodeMemory_Interface.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779585991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/BootBlock.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/BootBlock.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/BootBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/BootBlock.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bootloader.mif " "Parameter \"init_file\" = \"bootloader.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BOOT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BOOT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586079 ""}  } { { "Memoria/BootBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/BootBlock.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779586079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oki1 " "Found entity 1: altsyncram_oki1" {  } { { "db/altsyncram_oki1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_oki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779586145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779586145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oki1 CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated " "Elaborating entity \"altsyncram_oki1\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2k2 " "Found entity 1: altsyncram_q2k2" {  } { { "db/altsyncram_q2k2.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_q2k2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779586311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779586311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2k2 CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|altsyncram_q2k2:altsyncram1 " "Elaborating entity \"altsyncram_q2k2\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|altsyncram_q2k2:altsyncram1\"" {  } { { "db/altsyncram_oki1.tdf" "altsyncram1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_oki1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586313 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/bootloader.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/bootloader.mif -- setting all initial values to 0" {  } { { "Memoria/BootBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/BootBlock.v" 81 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1527779586318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oki1.tdf" "mgl_prim2" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_oki1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oki1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_oki1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112493908 " "Parameter \"NODE_NAME\" = \"1112493908\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586461 ""}  } { { "db/altsyncram_oki1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_oki1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779586461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserCodeBlock CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0 " "Elaborating entity \"UserCodeBlock\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\"" {  } { { "Memoria/CodeMemory_Interface.v" "MB0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/CodeMemory_Interface.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586598 ""}  } { { "Memoria/UserCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779586598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ups1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ups1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ups1 " "Found entity 1: altsyncram_ups1" {  } { { "db/altsyncram_ups1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_ups1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779586653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779586653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ups1 CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated " "Elaborating entity \"altsyncram_ups1\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53j2 " "Found entity 1: altsyncram_53j2" {  } { { "db/altsyncram_53j2.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_53j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779586783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779586783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53j2 CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|altsyncram_53j2:altsyncram1 " "Elaborating entity \"altsyncram_53j2\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|altsyncram_53j2:altsyncram1\"" {  } { { "db/altsyncram_ups1.tdf" "altsyncram1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_ups1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586785 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4075 4096 0 1 1 " "4075 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 4095 " "Addresses ranging from 21 to 4095 are not initialized" {  } { { "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_text.mif" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1527779586843 ""}  } { { "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_text.mif" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1527779586843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ups1.tdf" "mgl_prim2" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ups1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779586981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779586981 ""}  } { { "db/altsyncram_ups1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779586981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysCodeBlock CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1 " "Elaborating entity \"SysCodeBlock\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\"" {  } { { "Memoria/CodeMemory_Interface.v" "MB1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/CodeMemory_Interface.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysCodeBlock.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysCodeBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysCodeBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_ktext.mif " "Parameter \"init_file\" = \"de1_ktext.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KTEX " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KTEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587093 ""}  } { { "Memoria/SysCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysCodeBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779587093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qss1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qss1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qss1 " "Found entity 1: altsyncram_qss1" {  } { { "db/altsyncram_qss1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_qss1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779587146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779587146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qss1 CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated " "Elaborating entity \"altsyncram_qss1\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46j2 " "Found entity 1: altsyncram_46j2" {  } { { "db/altsyncram_46j2.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_46j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779587287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779587287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46j2 CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|altsyncram_46j2:altsyncram1 " "Elaborating entity \"altsyncram_46j2\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|altsyncram_46j2:altsyncram1\"" {  } { { "db/altsyncram_qss1.tdf" "altsyncram1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_qss1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587289 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_ktext.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/de1_ktext.mif -- setting all initial values to 0" {  } { { "Memoria/SysCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysCodeBlock.v" 88 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1527779587294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qss1.tdf" "mgl_prim2" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_qss1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qss1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_qss1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1263813976 " "Parameter \"NODE_NAME\" = \"1263813976\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587444 ""}  } { { "db/altsyncram_qss1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_qss1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779587444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7_Interface Display7_Interface:Display70 " "Elaborating entity \"Display7_Interface\" for hierarchy \"Display7_Interface:Display70\"" {  } { { "TopDE.v" "Display70" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7 Display7_Interface:Display70\|Decoder7:Dec0 " "Elaborating entity \"Decoder7\" for hierarchy \"Display7_Interface:Display70\|Decoder7:Dec0\"" {  } { { "Display7/Display7_Interface.v" "Dec0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Display7/Display7_Interface.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Interface VGA_Interface:VGA0 " "Elaborating entity \"VGA_Interface\" for hierarchy \"VGA_Interface:VGA0\"" {  } { { "TopDE.v" "VGA0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaAdapter VGA_Interface:VGA0\|VgaAdapter:VGA0 " "Elaborating entity \"VgaAdapter\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\"" {  } { { "VGA/VGA_Interface.v" "VGA0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Interface.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx " "Elaborating entity \"VgaPll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\"" {  } { { "VGA/VgaAdapter.v" "xx" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaAdapter.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll_0002 VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst " "Elaborating entity \"VgaPll_0002\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\"" {  } { { "VGA/VgaPll.v" "vgapll_inst" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "altera_pll_i" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587575 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527779587594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587612 ""}  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779587612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryVGA VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA " "Elaborating entity \"MemoryVGA\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\"" {  } { { "VGA/VgaAdapter.v" "memVGA" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaAdapter.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA/gba.mif " "Parameter \"init_file\" = \"./VGA/gba.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779587721 ""}  } { { "VGA/MemoryVGA.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779587721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_noo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_noo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noo2 " "Found entity 1: altsyncram_noo2" {  } { { "db/altsyncram_noo2.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_noo2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779587827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779587827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_noo2 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated " "Elaborating entity \"altsyncram_noo2\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779587829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779588348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779588348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_noo2.tdf" "decode2" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_noo2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779588420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779588420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_noo2.tdf" "rden_decode_a" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_noo2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779588521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779588521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|mux_4hb:mux4 " "Elaborating entity \"mux_4hb\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|mux_4hb:mux4\"" {  } { { "db/altsyncram_noo2.tdf" "mux4" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_noo2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDisplay VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0 " "Elaborating entity \"RegDisplay\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\"" {  } { { "VGA/VgaAdapter.v" "RegDisp0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaAdapter.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexFont VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0 " "Elaborating entity \"HexFont\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0\"" {  } { { "VGA/RegDisplay.v" "HexF0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/RegDisplay.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCODEC_Interface AudioCODEC_Interface:Audio0 " "Elaborating entity \"AudioCODEC_Interface\" for hierarchy \"AudioCODEC_Interface:Audio0\"" {  } { { "TopDE.v" "Audio0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay AudioCODEC_Interface:Audio0\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"AudioCODEC_Interface:Audio0\|Reset_Delay:r0\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "r0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioCODEC_Interface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u3" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioCODEC_Interface.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "AudioCODEC/I2C_AV_Config.v" "u0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock AudioCODEC_Interface:Audio0\|audio_clock:u4 " "Elaborating entity \"audio_clock\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_clock:u4\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u4" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioCODEC_Interface.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_converter AudioCODEC_Interface:Audio0\|audio_converter:u5 " "Elaborating entity \"audio_converter\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_converter:u5\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u5" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioCODEC_Interface.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TecladoPS2_Interface TecladoPS2_Interface:TecladoPS20 " "Elaborating entity \"TecladoPS2_Interface\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\"" {  } { { "TopDE.v" "TecladoPS20" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot TecladoPS2_Interface:TecladoPS20\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|oneshot:pulser\"" {  } { { "PS2/TecladoPS2_Interface.v" "pulser" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/TecladoPS2_Interface.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard TecladoPS2_Interface:TecladoPS20\|keyboard:kbd " "Elaborating entity \"keyboard\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\"" {  } { { "PS2/TecladoPS2_Interface.v" "kbd" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/TecladoPS2_Interface.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2ascii TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a " "Elaborating entity \"scan2ascii\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\"" {  } { { "PS2/TecladoPS2_Interface.v" "s2a" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/TecladoPS2_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan TecladoPS2_Interface:TecladoPS20\|keyscan:keys1 " "Elaborating entity \"keyscan\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyscan:keys1\"" {  } { { "PS2/TecladoPS2_Interface.v" "keys1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/TecladoPS2_Interface.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779588975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador_Interface Sintetizador_Interface:Sintetizador0 " "Elaborating entity \"Sintetizador_Interface\" for hierarchy \"Sintetizador_Interface:Sintetizador0\"" {  } { { "TopDE.v" "Sintetizador0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador Sintetizador_Interface:Sintetizador0\|Sintetizador:S1 " "Elaborating entity \"Sintetizador\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "S1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador_Interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolyphonicSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth " "Elaborating entity \"PolyphonicSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\"" {  } { { "Sintetizador/Sintetizador.v" "synth" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChannelBank Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank " "Elaborating entity \"ChannelBank\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\"" {  } { { "Sintetizador/Synthesizer.sv" "channelBank" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteController Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController " "Elaborating entity \"NoteController\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController\"" {  } { { "Sintetizador/Synthesizer.sv" "noteController" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteInfoDatabase Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase " "Elaborating entity \"NoteInfoDatabase\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\"" {  } { { "Sintetizador/Synthesizer.sv" "noteInfoDatabase" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable " "Elaborating entity \"NoteTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\"" {  } { { "Sintetizador/Note.sv" "noteTable" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/notes.mif " "Parameter \"init_file\" = \"./Sintetizador/notes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589189 ""}  } { { "Sintetizador/NoteTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779589189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehf1 " "Found entity 1: altsyncram_ehf1" {  } { { "db/altsyncram_ehf1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_ehf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779589253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779589253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated " "Elaborating entity \"altsyncram_ehf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SampleSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer " "Elaborating entity \"SampleSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\"" {  } { { "Sintetizador/Synthesizer.sv" "sampleSynthesizer" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscillator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator " "Elaborating entity \"Oscillator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator\"" {  } { { "Sintetizador/Synthesizer.sv" "oscillator" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter " "Elaborating entity \"DigitalFilter\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter\"" {  } { { "Sintetizador/Synthesizer.sv" "digitalFilter" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Envelope Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope " "Elaborating entity \"Envelope\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\"" {  } { { "Sintetizador/Synthesizer.sv" "envelope" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineCalculator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator " "Elaborating entity \"SineCalculator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\"" {  } { { "Sintetizador/Synthesizer.sv" "sineCalculator" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable " "Elaborating entity \"SineTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\"" {  } { { "Sintetizador/SineCalculator.sv" "sineTable" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineCalculator.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "altsyncram_component" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/sine.mif " "Parameter \"init_file\" = \"./Sintetizador/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779589512 ""}  } { { "Sintetizador/SineTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779589512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agf1 " "Found entity 1: altsyncram_agf1" {  } { { "db/altsyncram_agf1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_agf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779589571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779589571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated " "Elaborating entity \"altsyncram_agf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mixer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer " "Elaborating entity \"Mixer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\"" {  } { { "Sintetizador/Synthesizer.sv" "mixer" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyscallSynthControl Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1 " "Elaborating entity \"SyscallSynthControl\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "SSC1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MousePS2_Interface MousePS2_Interface:Mouse0 " "Elaborating entity \"MousePS2_Interface\" for hierarchy \"MousePS2_Interface:Mouse0\"" {  } { { "TopDE.v" "Mouse0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_hugo MousePS2_Interface:Mouse0\|mouse_hugo:mouse1 " "Elaborating entity \"mouse_hugo\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\"" {  } { { "PS2/MousePS2_Interface.v" "mouse1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/MousePS2_Interface.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\"" {  } { { "PS2/mouse_hugo.v" "CONT_1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/mouse_hugo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2/PS2_Controller.v" "PS2_Data_In" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2/PS2_Controller.v" "PS2_Command_Out" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDA_Interface IrDA_Interface:IrDA0 " "Elaborating entity \"IrDA_Interface\" for hierarchy \"IrDA_Interface:IrDA0\"" {  } { { "TopDE.v" "IrDA0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDA_receiver IrDA_Interface:IrDA0\|IrDA_receiver:IrDArx " "Elaborating entity \"IrDA_receiver\" for hierarchy \"IrDA_Interface:IrDA0\|IrDA_receiver:IrDArx\"" {  } { { "IrDA/IrDA_Interface.v" "IrDArx" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_Interface.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDA_decoder IrDA_decoder:IrDA_decoder0 " "Elaborating entity \"IrDA_decoder\" for hierarchy \"IrDA_decoder:IrDA_decoder0\"" {  } { { "TopDE.v" "IrDA_decoder0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779589979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOPWATCH_Interface STOPWATCH_Interface:stopwatch0 " "Elaborating entity \"STOPWATCH_Interface\" for hierarchy \"STOPWATCH_Interface:stopwatch0\"" {  } { { "TopDE.v" "stopwatch0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stopwatch_divider_clk STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider " "Elaborating entity \"Stopwatch_divider_clk\" for hierarchy \"STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "divider" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/stopwatch/STOPWATCH_Interface.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_interface lfsr_interface:lfsr0 " "Elaborating entity \"lfsr_interface\" for hierarchy \"lfsr_interface:lfsr0\"" {  } { { "TopDE.v" "lfsr0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_word lfsr_interface:lfsr0\|lfsr_word:lfsr " "Elaborating entity \"lfsr_word\" for hierarchy \"lfsr_interface:lfsr0\|lfsr_word:lfsr\"" {  } { { "lfsr/lfsr_interface.v" "lfsr" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/lfsr/lfsr_interface.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Break_Interface Break_Interface:break0 " "Elaborating entity \"Break_Interface\" for hierarchy \"Break_Interface:break0\"" {  } { { "TopDE.v" "break0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_lpm_constant_kva Break_Interface:break0\|break_lpm_constant_kva:brk0 " "Elaborating entity \"break_lpm_constant_kva\" for hierarchy \"Break_Interface:break0\|break_lpm_constant_kva:brk0\"" {  } { { "Tempo/Break_Interface.v" "brk0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/break.v" "mgl_prim1" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "cvalue 00000000000000000000000000000000 " "Parameter \"cvalue\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_data_in_ram 0 " "Parameter \"is_data_in_ram\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_readable 0 " "Parameter \"is_readable\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "node_name 1112689456 " "Parameter \"node_name\" = \"1112689456\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords 1 " "Parameter \"numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_count_bits 6 " "Parameter \"shift_count_bits\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_word 32 " "Parameter \"width_word\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 1 " "Parameter \"widthad\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527779590238 ""}  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527779590238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Break_Interface:break0\|break_lpm_constant_kva:brk0\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779590252 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527779590996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.31.12:13:15 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl " "2018.05.31.12:13:15 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779595414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779598373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779598747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779601135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779601311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779601495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779601703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779601719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779601728 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527779602555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld95350957/alt_sld_fab.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/ip/sld95350957/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779602806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779602806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779602953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779602953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779602957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779602957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779603026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779603026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779603135 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779603135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779603135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527779603234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779603234 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\] " "Synthesized away node \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_agf1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_agf1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Sintetizador/SineTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineTable.v" 81 0 0 } } { "Sintetizador/SineCalculator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineCalculator.sv" 26 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 68 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 121 0 0 } } { "Sintetizador/Sintetizador.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador.v" 76 0 0 } } { "Sintetizador/Sintetizador_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador_Interface.v" 43 0 0 } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 726 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779604640 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1527779604640 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "VGA/VgaPll/VgaPll_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } } { "VGA/VgaPll.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll.v" 22 0 0 } } { "VGA/VgaAdapter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaAdapter.v" 72 0 0 } } { "VGA/VGA_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Interface.v" 51 0 0 } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 644 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779604640 "|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 52 0 0 } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779604640 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 52 0 0 } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779604640 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 52 0 0 } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 437 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779604640 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[5].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1527779604640 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1527779604640 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1527779604858 "|TopDE|CLOCK_Interface:CLOCK0|CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK~0 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK~0" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1527779604858 "|TopDE|CLOCK_Interface:CLOCK0|CLK~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|oCLK_50 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|oCLK_50" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1527779604858 "|TopDE|CLOCK_Interface:CLOCK0|oCLK_50"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1527779604858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779605695 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0 " "RAM logic \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "AudioCODEC/I2C_AV_Config.v" "Ram0" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_AV_Config.v" 117 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527779605758 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1527779605758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527779606821 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 202 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 203 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 205 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1527779606946 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1527779606946 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 195 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 333 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1527779606946 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1527779606946 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_BCLK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_BCLK\" is moved to its source" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 203 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1527779606957 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 205 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1527779606957 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1527779606957 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 202 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779607866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 203 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779607866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 205 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779607866 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1527779607866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527779607867 "|TopDE|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527779607867 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "416 " "416 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527779608785 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ehf1.tdf" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/db/altsyncram_ehf1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Sintetizador/NoteTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/NoteTable.v" 81 0 0 } } { "Sintetizador/Note.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 48 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 111 0 0 } } { "Sintetizador/Sintetizador.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador.v" 76 0 0 } } { "Sintetizador/Sintetizador_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador_Interface.v" 43 0 0 } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 726 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779608841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg " "Generated suppressed messages file D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779609348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527779611157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527779611157 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527779611590 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1527779611590 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527779611610 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1527779611610 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 215 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 339 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 343 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 320 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527779611905 "|TopDE|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527779611905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3251 " "Implemented 3251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527779611915 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527779611915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "97 " "Implemented 97 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527779611915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2703 " "Implemented 2703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527779611915 ""} { "Info" "ICUT_CUT_TM_RAMS" "287 " "Implemented 287 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527779611915 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1527779611915 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1527779611915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527779611915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527779612000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 12:13:32 2018 " "Processing ended: Thu May 31 12:13:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527779612000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527779612000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527779612000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527779612000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527779613903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527779613908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 12:13:33 2018 " "Processing started: Thu May 31 12:13:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527779613908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527779613908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV -c RISCV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527779613908 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1527779614838 ""}
{ "Info" "0" "" "Project  = RISCV" {  } {  } 0 0 "Project  = RISCV" 0 0 "Fitter" 0 0 1527779614839 ""}
{ "Info" "0" "" "Revision = RISCV" {  } {  } 0 0 "Revision = RISCV" 0 0 "Fitter" 0 0 1527779614839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527779615070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527779615070 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RISCV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527779615125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527779615176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527779615176 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527779615333 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1527779615333 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1527779615352 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14 " "Atom \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1527779615377 "|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a14"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1527779615377 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527779615862 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527779615938 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527779616490 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527779616684 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "241 241 " "No exact pin location assignment(s) for 241 pins of 241 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1527779617027 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527779630311 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 15 global CLKCTRL_G10 " "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527779631829 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 37 global CLKCTRL_G6 " "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 37 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527779631829 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 127 global CLKCTRL_G4 " "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 127 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527779631829 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527779631829 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2 global CLKCTRL_G9 " "CLOCK_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527779631829 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527779631829 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527779631830 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527779634149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527779634149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527779634149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527779634149 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527779634149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV.sdc " "Synopsys Design Constraints File file not found: 'RISCV.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527779634172 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634189 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 CLOCK_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634189 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[0\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[0\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634189 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634189 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Node: MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger is being clocked by MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634189 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634189 "|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634190 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634190 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634190 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634190 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Break_Interface:break0\|oBreak CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Break_Interface:break0\|oBreak is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634190 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779634190 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527779634190 "|TopDE|KEY[3]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527779634224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527779634224 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779634233 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779634233 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1527779634233 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527779634234 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527779634234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527779634234 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527779634234 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527779634234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527779634410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527779634416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527779634431 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527779634440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527779634468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527779634473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527779634820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 DSP block " "Packed 48 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527779634826 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1527779634826 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527779634826 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527779635201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527779641179 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527779642580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527779650598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527779671403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527779679984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527779679984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527779683402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527779692288 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527779692288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527779696174 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527779696174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527779696179 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.79 " "Total time spent on timing analysis during the Fitter is 5.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527779702774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527779702945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527779705643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527779705646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527779708108 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527779720527 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "94 " "Following 94 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527779721227 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1527779721227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.fit.smsg " "Generated suppressed messages file D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527779721588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6762 " "Peak virtual memory: 6762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527779723564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 12:15:23 2018 " "Processing ended: Thu May 31 12:15:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527779723564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527779723564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527779723564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527779723564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527779725224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527779725230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 12:15:25 2018 " "Processing started: Thu May 31 12:15:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527779725230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527779725230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCV -c RISCV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527779725230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527779726453 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527779736811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527779737396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 12:15:37 2018 " "Processing ended: Thu May 31 12:15:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527779737396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527779737396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527779737396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527779737396 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527779738244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527779738991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527779738997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 12:15:38 2018 " "Processing started: Thu May 31 12:15:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527779738997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779738997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCV -c RISCV " "Command: quartus_sta RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779738997 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1527779739146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779740483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779740483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779740531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779740531 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527779741456 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527779741456 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527779741456 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527779741456 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV.sdc " "Synopsys Design Constraints File file not found: 'RISCV.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741491 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 CLOCK_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Node: MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger is being clocked by MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741509 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Break_Interface:break0\|oBreak CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Break_Interface:break0\|oBreak is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741510 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779741510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741510 "|TopDE|KEY[3]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779741523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743087 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779743105 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779743105 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743105 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527779743108 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527779743180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.208 " "Worst-case setup slack is 10.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.208               0.000 altera_reserved_tck  " "   10.208               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 altera_reserved_tck  " "    0.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.690 " "Worst-case recovery slack is 29.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.690               0.000 altera_reserved_tck  " "   29.690               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 altera_reserved_tck  " "    0.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.246 " "Worst-case minimum pulse width slack is 15.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.246               0.000 altera_reserved_tck  " "   15.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779743312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743312 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527779743383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779743435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747249 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 CLOCK_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Node: MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger is being clocked by MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Break_Interface:break0\|oBreak CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Break_Interface:break0\|oBreak is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779747574 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779747574 "|TopDE|KEY[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749074 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779749089 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779749089 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.356 " "Worst-case setup slack is 10.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.356               0.000 altera_reserved_tck  " "   10.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 altera_reserved_tck  " "    0.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.807 " "Worst-case recovery slack is 29.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.807               0.000 altera_reserved_tck  " "   29.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.622 " "Worst-case removal slack is 0.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 altera_reserved_tck  " "    0.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.264 " "Worst-case minimum pulse width slack is 15.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.264               0.000 altera_reserved_tck  " "   15.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779749185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749185 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527779749246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779749464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753071 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 CLOCK_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Node: MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger is being clocked by MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753402 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753403 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753403 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Break_Interface:break0\|oBreak CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Break_Interface:break0\|oBreak is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753403 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753403 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779753403 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779753403 "|TopDE|KEY[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779754904 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779754920 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779754920 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779754920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.736 " "Worst-case setup slack is 12.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.736               0.000 altera_reserved_tck  " "   12.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779754935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.041 " "Worst-case hold slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 altera_reserved_tck  " "    0.041               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779754953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.801 " "Worst-case recovery slack is 30.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.801               0.000 altera_reserved_tck  " "   30.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779754966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.280 " "Worst-case removal slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779754977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.023 " "Worst-case minimum pulse width slack is 15.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.023               0.000 altera_reserved_tck  " "   15.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779754984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779754984 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527779755049 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] CLOCK2_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|xCounter\[2\] is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755412 "|TopDE|CLOCK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 CLOCK_50 " "Register VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|ram_block1a14~portb_datain_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755412 "|TopDE|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|channelData\[7\].sample\[14\]~_Duplicate_1 is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755412 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755412 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Node: MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Register MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|set_command_auto_trigger is being clocked by MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755412 "|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755412 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[15\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755412 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755413 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755413 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Break_Interface:break0\|oBreak CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Break_Interface:break0\|oBreak is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755413 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527779755413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779755413 "|TopDE|KEY[3]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779757051 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779757067 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527779757067 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779757067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.245 " "Worst-case setup slack is 13.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.245               0.000 altera_reserved_tck  " "   13.245               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779757082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.032 " "Worst-case hold slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 altera_reserved_tck  " "    0.032               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779757099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.063 " "Worst-case recovery slack is 31.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.063               0.000 altera_reserved_tck  " "   31.063               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779757110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.247 " "Worst-case removal slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 altera_reserved_tck  " "    0.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779757122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.058 " "Worst-case minimum pulse width slack is 15.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.058               0.000 altera_reserved_tck  " "   15.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527779757134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779757134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779761045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779761051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 58 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5297 " "Peak virtual memory: 5297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527779761223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 12:16:01 2018 " "Processing ended: Thu May 31 12:16:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527779761223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527779761223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527779761223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779761223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527779762632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527779762637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 12:16:02 2018 " "Processing started: Thu May 31 12:16:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527779762637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527779762637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISCV -c RISCV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527779762637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1527779764172 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1527779764680 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV.svo D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/modelsim/ simulation " "Generated file RISCV.svo in folder \"D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527779765872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527779766796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 12:16:06 2018 " "Processing ended: Thu May 31 12:16:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527779766796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527779766796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527779766796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527779766796 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 358 s " "Quartus Prime Full Compilation was successful. 0 errors, 358 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527779767524 ""}
