# Modified Pipelined MIPS Processor with Delayed Branches and Multi-Cycle Memory Access
