var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/ROUNDING_unit.sv","src":"module ROUNDING_unit #(\n    parameter SIZE_MAN          = 28,\n    parameter SIZE_MAN_RESULT   = 24\n)(\n    input logic [SIZE_MAN-1:0]          i_man           ,\n    output logic [SIZE_MAN_RESULT-1:0]  o_man_result    \n);\n\nlogic [SIZE_MAN_RESULT-1:0] w_man_temp;\nassign w_man_temp = i_man[SIZE_MAN-1:SIZE_MAN-SIZE_MAN_RESULT];\n\n// logic w_guard_bit, w_round_bit, w_sticky_bit, w_extend_bit;\nassign o_man_result = w_man_temp;\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);