Fitter report for LogicalStep_top
Thu Sep 28 16:30:45 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Sep 28 16:30:45 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; LogicalStep_top                                 ;
; Top-level Entity Name              ; LogicalStep_top                                 ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M08SAE144C8G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 6,823 / 8,064 ( 85 % )                          ;
;     Total combinational functions  ; 5,881 / 8,064 ( 73 % )                          ;
;     Dedicated logic registers      ; 4,410 / 8,064 ( 55 % )                          ;
; Total registers                    ; 4478                                            ;
; Total pins                         ; 96 / 101 ( 95 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 114,048 / 387,072 ( 29 % )                      ;
; Embedded Multiplier 9-bit elements ; 6 / 48 ( 13 % )                                 ;
; Total PLLs                         ; 1 / 1 ( 100 % )                                 ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M08SAE144C8G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.3%      ;
+----------------------------+-------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; lcd_en       ; Missing drive strength ;
; lcd_rw       ; Missing drive strength ;
; lcd_rs       ; Missing drive strength ;
; leds[0]      ; Missing drive strength ;
; leds[1]      ; Missing drive strength ;
; leds[2]      ; Missing drive strength ;
; leds[3]      ; Missing drive strength ;
; leds[4]      ; Missing drive strength ;
; leds[5]      ; Missing drive strength ;
; leds[6]      ; Missing drive strength ;
; leds[7]      ; Missing drive strength ;
; seg7_data[0] ; Missing drive strength ;
; seg7_data[1] ; Missing drive strength ;
; seg7_data[5] ; Missing drive strength ;
; seg7_data[6] ; Missing drive strength ;
; seg7_char1   ; Missing drive strength ;
; seg7_char2   ; Missing drive strength ;
; aud_scl      ; Missing drive strength ;
; aud_mclk     ; Missing drive strength ;
; aud_dac_dat  ; Missing drive strength ;
; uart_tx      ; Missing drive strength ;
; sd_clk       ; Missing drive strength ;
; sdram_a[0]   ; Missing drive strength ;
; sdram_a[1]   ; Missing drive strength ;
; sdram_a[2]   ; Missing drive strength ;
; sdram_a[3]   ; Missing drive strength ;
; sdram_a[4]   ; Missing drive strength ;
; sdram_a[5]   ; Missing drive strength ;
; sdram_a[6]   ; Missing drive strength ;
; sdram_a[7]   ; Missing drive strength ;
; sdram_a[8]   ; Missing drive strength ;
; sdram_a[9]   ; Missing drive strength ;
; sdram_a[10]  ; Missing drive strength ;
; sdram_a[11]  ; Missing drive strength ;
; sdram_a[12]  ; Missing drive strength ;
; sdram_ba[0]  ; Missing drive strength ;
; sdram_ba[1]  ; Missing drive strength ;
; sdram_clk    ; Missing drive strength ;
; sdram_cke    ; Missing drive strength ;
; sdram_cs_n   ; Missing drive strength ;
; sdram_ras_n  ; Missing drive strength ;
; sdram_cas_n  ; Missing drive strength ;
; sdram_dqm[0] ; Missing drive strength ;
; sdram_dqm[1] ; Missing drive strength ;
; sdram_we_n   ; Missing drive strength ;
; lcd_d[0]     ; Missing drive strength ;
; lcd_d[1]     ; Missing drive strength ;
; lcd_d[2]     ; Missing drive strength ;
; lcd_d[3]     ; Missing drive strength ;
; lcd_d[4]     ; Missing drive strength ;
; lcd_d[5]     ; Missing drive strength ;
; lcd_d[6]     ; Missing drive strength ;
; lcd_d[7]     ; Missing drive strength ;
; aud_sda      ; Missing drive strength ;
; sd_cmd       ; Missing drive strength ;
; sd_dat3      ; Missing drive strength ;
; sd_dat0      ; Missing drive strength ;
; sdram_dq[0]  ; Missing drive strength ;
; sdram_dq[1]  ; Missing drive strength ;
; sdram_dq[2]  ; Missing drive strength ;
; sdram_dq[3]  ; Missing drive strength ;
; sdram_dq[4]  ; Missing drive strength ;
; sdram_dq[5]  ; Missing drive strength ;
; sdram_dq[6]  ; Missing drive strength ;
; sdram_dq[7]  ; Missing drive strength ;
; sdram_dq[8]  ; Missing drive strength ;
; sdram_dq[9]  ; Missing drive strength ;
; sdram_dq[10] ; Missing drive strength ;
; sdram_dq[11] ; Missing drive strength ;
; sdram_dq[12] ; Missing drive strength ;
; sdram_dq[13] ; Missing drive strength ;
; sdram_dq[14] ; Missing drive strength ;
; sdram_dq[15] ; Missing drive strength ;
+--------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                        ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[0]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[1]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[2]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[3]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[4]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[5]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[6]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[7]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[8]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[9]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[10]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_a[11]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_bank[0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[0]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_bank[1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[1]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_we_n~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cas_n~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ras_n~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cs_n~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[0]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[1]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[1]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[2]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[2]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[3]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[3]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[4]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[4]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[5]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[5]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[6]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[6]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[7]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[7]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[8]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[8]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[9]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[9]                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[10]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[10]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[11]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[11]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[12]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[12]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[13]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[13]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[14]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[14]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[15]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_data[15]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_dqm[0]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[0]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_dqm[1]                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[1]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                                                                                                                                                                                                                                          ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                                                                                                                                                                                                                                         ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                                                                                                                                                                                                                                         ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                                                                                                                                                                                                                                         ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                                                                                                                                                                                                                                         ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                                                                                                                                                                                                                                         ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                                                                                                                                                                                                                                         ; OE               ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[4]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[5]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[6]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[7]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[8]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[9]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                                                                                                                                                                                                                                           ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[10]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                                                                                                                                                                                                                                          ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[11]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                                                                                                                                                                                                                                          ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[12]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                                                                                                                                                                                                                                          ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[13]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                                                                                                                                                                                                                                          ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[14]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                                                                                                                                                                                                                                          ; O                ;                       ;
; QD1:u0|QD1_sdram_0:sdram_0|za_data[15]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                                                                                                                                                                                                                                          ; O                ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; QD1_sdram_0    ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; QD1_sdram_0    ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10957 ) ; 0.00 % ( 0 / 10957 )       ; 0.00 % ( 0 / 10957 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10957 ) ; 0.00 % ( 0 / 10957 )       ; 0.00 % ( 0 / 10957 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:Lab1             ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:Lab1             ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9768 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 294 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:Lab1             ; 0.00 % ( 0 / 891 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/z363liu/ECE224/LogicalStep/output_files/LogicalStep_top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,823 / 8,064 ( 85 % )     ;
;     -- Combinational with no register       ; 2413                       ;
;     -- Register only                        ; 942                        ;
;     -- Combinational with a register        ; 3468                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3040                       ;
;     -- 3 input functions                    ; 1636                       ;
;     -- <=2 input functions                  ; 1205                       ;
;     -- Register only                        ; 942                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 5175                       ;
;     -- arithmetic mode                      ; 706                        ;
;                                             ;                            ;
; Total registers*                            ; 4,478 / 8,542 ( 52 % )     ;
;     -- Dedicated logic registers            ; 4,410 / 8,064 ( 55 % )     ;
;     -- I/O registers                        ; 68 / 478 ( 14 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 494 / 504 ( 98 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 96 / 101 ( 95 % )          ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )            ;
;     -- Dedicated input pins                 ; 0 / 1 ( 0 % )              ;
;                                             ;                            ;
; Global signals                              ; 5                          ;
; M9Ks                                        ; 24 / 42 ( 57 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; ADC blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 114,048 / 387,072 ( 29 % ) ;
; Total block memory implementation bits      ; 221,184 / 387,072 ( 57 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 48 ( 13 % )            ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global clocks                               ; 5 / 10 ( 50 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 26.7% / 25.3% / 28.6%      ;
; Peak interconnect usage (total/H/V)         ; 47.1% / 45.0% / 50.2%      ;
; Maximum fan-out                             ; 4073                       ;
; Highest non-global fan-out                  ; 873                        ;
; Total fan-out                               ; 37206                      ;
; Average fan-out                             ; 3.29                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                    ;
+----------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:Lab1 ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                ; Low                            ;
;                                              ;                      ;                    ;                    ;                                ;
; Total logic elements                         ; 6018 / 8064 ( 75 % ) ; 201 / 8064 ( 2 % ) ; 604 / 8064 ( 7 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register        ; 2205                 ; 91                 ; 117                ; 0                              ;
;     -- Register only                         ; 716                  ; 17                 ; 209                ; 0                              ;
;     -- Combinational with a register         ; 3097                 ; 93                 ; 278                ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                    ;                                ;
;     -- 4 input functions                     ; 2812                 ; 89                 ; 139                ; 0                              ;
;     -- 3 input functions                     ; 1459                 ; 54                 ; 123                ; 0                              ;
;     -- <=2 input functions                   ; 1031                 ; 41                 ; 133                ; 0                              ;
;     -- Register only                         ; 716                  ; 17                 ; 209                ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                    ;                                ;
;     -- normal mode                           ; 4691                 ; 175                ; 309                ; 0                              ;
;     -- arithmetic mode                       ; 611                  ; 9                  ; 86                 ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Total registers                              ; 3881                 ; 110                ; 487                ; 0                              ;
;     -- Dedicated logic registers             ; 3813 / 8064 ( 47 % ) ; 110 / 8064 ( 1 % ) ; 487 / 8064 ( 6 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                         ; 136                  ; 0                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Total LABs:  partially or completely used    ; 433 / 504 ( 86 % )   ; 18 / 504 ( 4 % )   ; 54 / 504 ( 11 % )  ; 0 / 504 ( 0 % )                ;
;                                              ;                      ;                    ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                  ; 0                              ;
; I/O pins                                     ; 96                   ; 0                  ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 6 / 48 ( 13 % )      ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                            ; 73088                ; 0                  ; 40960              ; 0                              ;
; Total RAM block bits                         ; 175104               ; 0                  ; 46080              ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )      ; 1 / 1 ( 100 % )                ;
; M9K                                          ; 19 / 42 ( 45 % )     ; 0 / 42 ( 0 % )     ; 5 / 42 ( 11 % )    ; 0 / 42 ( 0 % )                 ;
; Clock control block                          ; 2 / 12 ( 16 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )     ; 3 / 12 ( 25 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; Double Data Rate I/O output circuitry        ; 36 / 252 ( 14 % )    ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 252 ( 6 % )     ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )    ; 0 / 252 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
;                                              ;                      ;                    ;                    ;                                ;
; Connections                                  ;                      ;                    ;                    ;                                ;
;     -- Input Connections                     ; 4143                 ; 164                ; 700                ; 1                              ;
;     -- Registered Input Connections          ; 3930                 ; 119                ; 527                ; 0                              ;
;     -- Output Connections                    ; 560                  ; 339                ; 34                 ; 4075                           ;
;     -- Registered Output Connections         ; 24                   ; 338                ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                    ;                                ;
;     -- Total Connections                     ; 33777                ; 1322               ; 3089               ; 4080                           ;
;     -- Registered Connections                ; 17057                ; 965                ; 1507               ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; External Connections                         ;                      ;                    ;                    ;                                ;
;     -- Top                                   ; 250                  ; 334                ; 283                ; 3836                           ;
;     -- sld_hub:auto_hub                      ; 334                  ; 22                 ; 147                ; 0                              ;
;     -- sld_signaltap:Lab1                    ; 283                  ; 147                ; 64                 ; 240                            ;
;     -- hard_block:auto_generated_inst        ; 3836                 ; 0                  ; 240                ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                    ;                                ;
;     -- Input Ports                           ; 70                   ; 110                ; 98                 ; 1                              ;
;     -- Output Ports                          ; 56                   ; 128                ; 35                 ; 3                              ;
;     -- Bidir Ports                           ; 28                   ; 0                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 12                 ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 67                 ; 21                 ; 0                              ;
;                                              ;                      ;                    ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 2                  ; 14                 ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 45                 ; 2                  ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 18                 ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 1                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 83                 ; 13                 ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 88                 ; 27                 ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 76                 ; 23                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; aud_adc_dat  ; 22    ; 1B       ; 10           ; 15           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; aud_adc_lrck ; 21    ; 1B       ; 10           ; 15           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; aud_bclk     ; 26    ; 2        ; 0            ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; aud_dac_lrck ; 24    ; 1B       ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; clkin_50     ; 29    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb[0]        ; 46    ; 3        ; 9            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb[1]        ; 45    ; 3        ; 9            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb[2]        ; 44    ; 3        ; 9            ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pb[3]        ; 43    ; 3        ; 6            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; rst_n        ; 32    ; 2        ; 0            ; 2            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[0]        ; 30    ; 2        ; 0            ; 5            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[1]        ; 13    ; 1A       ; 10           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[2]        ; 14    ; 1A       ; 10           ; 19           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[3]        ; 11    ; 1A       ; 10           ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[4]        ; 8     ; 1A       ; 10           ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[5]        ; 6     ; 1A       ; 10           ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[6]        ; 39    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; sw[7]        ; 141   ; 8        ; 1            ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; uart_rx      ; 127   ; 8        ; 11           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; aud_dac_dat  ; 25    ; 1B       ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_mclk     ; 33    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_scl      ; 15    ; 1B       ; 10           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_en       ; 50    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rs       ; 48    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rw       ; 52    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[0]      ; 27    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[1]      ; 28    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[2]      ; 17    ; 1B       ; 10           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[3]      ; 12    ; 1A       ; 10           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[4]      ; 10    ; 1A       ; 10           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[5]      ; 7     ; 1A       ; 10           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[6]      ; 38    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[7]      ; 41    ; 3        ; 6            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_clk       ; 131   ; 8        ; 6            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[0]   ; 74    ; 5        ; 31           ; 1            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[10]  ; 75    ; 5        ; 31           ; 1            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[11]  ; 80    ; 5        ; 31           ; 4            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[12]  ; 84    ; 5        ; 31           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[1]   ; 61    ; 4        ; 22           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[2]   ; 62    ; 4        ; 22           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[3]   ; 64    ; 4        ; 27           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[4]   ; 65    ; 4        ; 27           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[5]   ; 66    ; 4        ; 27           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[6]   ; 69    ; 4        ; 29           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[7]   ; 70    ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[8]   ; 76    ; 5        ; 31           ; 1            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_a[9]   ; 78    ; 5        ; 31           ; 4            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]  ; 79    ; 5        ; 31           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]  ; 77    ; 5        ; 31           ; 1            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n  ; 86    ; 5        ; 31           ; 6            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke    ; 87    ; 5        ; 31           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk    ; 89    ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n   ; 81    ; 5        ; 31           ; 4            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0] ; 90    ; 6        ; 31           ; 11           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1] ; 91    ; 6        ; 31           ; 11           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n  ; 85    ; 5        ; 31           ; 6            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n   ; 88    ; 6        ; 31           ; 9            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_char1   ; 122   ; 8        ; 13           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_char2   ; 120   ; 8        ; 15           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[0] ; 123   ; 8        ; 13           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[1] ; 138   ; 8        ; 3            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[2] ; 140   ; 8        ; 1            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[3] ; 105   ; 6        ; 31           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[4] ; 121   ; 8        ; 15           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[5] ; 134   ; 8        ; 6            ; 10           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[6] ; 136   ; 8        ; 3            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg7_data[7] ; 126   ; 8        ; 11           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_tx      ; 124   ; 8        ; 11           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; aud_sda      ; 93    ; 6        ; 31           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 (inverted) ;
; lcd_d[0]     ; 47    ; 3        ; 11           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; lcd_d[1]     ; 60    ; 3        ; 19           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; lcd_d[2]     ; 59    ; 3        ; 17           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; lcd_d[3]     ; 58    ; 3        ; 17           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; lcd_d[4]     ; 57    ; 3        ; 17           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; lcd_d[5]     ; 56    ; 3        ; 15           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; lcd_d[6]     ; 55    ; 3        ; 15           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; lcd_d[7]     ; 54    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                               ;
; sd_cmd       ; 132   ; 8        ; 6            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                     ;
; sd_dat0      ; 130   ; 8        ; 11           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                     ;
; sd_dat3      ; 135   ; 8        ; 3            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                     ;
; sdram_dq[0]  ; 110   ; 7        ; 29           ; 25           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe                                                                                                         ;
; sdram_dq[10] ; 100   ; 6        ; 31           ; 19           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_10                                                                                           ;
; sdram_dq[11] ; 112   ; 7        ; 27           ; 25           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_11                                                                                           ;
; sdram_dq[12] ; 113   ; 7        ; 27           ; 25           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_12                                                                                           ;
; sdram_dq[13] ; 114   ; 7        ; 24           ; 25           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_13                                                                                           ;
; sdram_dq[14] ; 118   ; 7        ; 19           ; 25           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_14                                                                                           ;
; sdram_dq[15] ; 119   ; 7        ; 19           ; 25           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_15                                                                                           ;
; sdram_dq[1]  ; 111   ; 7        ; 29           ; 25           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_1                                                                                            ;
; sdram_dq[2]  ; 106   ; 6        ; 31           ; 22           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_2                                                                                            ;
; sdram_dq[3]  ; 102   ; 6        ; 31           ; 19           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_3                                                                                            ;
; sdram_dq[4]  ; 101   ; 6        ; 31           ; 19           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_4                                                                                            ;
; sdram_dq[5]  ; 98    ; 6        ; 31           ; 17           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_5                                                                                            ;
; sdram_dq[6]  ; 96    ; 6        ; 31           ; 17           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_6                                                                                            ;
; sdram_dq[7]  ; 92    ; 6        ; 31           ; 12           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_7                                                                                            ;
; sdram_dq[8]  ; 97    ; 6        ; 31           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_8                                                                                            ;
; sdram_dq[9]  ; 99    ; 6        ; 31           ; 19           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_9                                                                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 15       ; JTAGEN                                             ; Use as regular IO              ; aud_scl             ; Dual Purpose Pin ;
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; 121      ; DIFFIO_RX_T16n, DIFFOUT_T16n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; seg7_data[4]        ; Dual Purpose Pin ;
; 122      ; DEV_OE                                             ; Use as regular IO              ; seg7_char1          ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Use as regular IO              ; seg7_data[7]        ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; seg7_data[5]        ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Use as regular IO              ; seg7_data[6]        ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Use as regular IO              ; seg7_data[1]        ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )   ; 3.3V          ; --           ;
; 1B       ; 10 / 10 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 3        ; 18 / 18 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 5        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 15 / 15 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 8        ; 16 / 17 ( 94 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+---------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                           ; power  ;                       ; 3.0V      ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                          ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                          ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                        ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; sw[5]                           ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 2          ; 1A       ; leds[5]                         ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 4          ; 1A       ; sw[4]                           ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1A       ; VCCIO1A                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; leds[4]                         ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 8          ; 1A       ; sw[3]                           ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 10         ; 1A       ; leds[3]                         ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ; 12         ; 1A       ; sw[1]                           ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 14         ; 1A       ; sw[2]                           ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 15       ; 18         ; 1B       ; aud_scl                         ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 16       ; 20         ; 1B       ; altera_reserved_tms             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 17       ; 21         ; 1B       ; leds[2]                         ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 22         ; 1B       ; altera_reserved_tck             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; altera_reserved_tdi             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 20       ; 26         ; 1B       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; aud_adc_lrck                    ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 30         ; 1B       ; aud_adc_dat                     ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ;            ; 1B       ; VCCIO1B                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; aud_dac_lrck                    ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 34         ; 1B       ; aud_dac_dat                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ; 36         ; 2        ; aud_bclk                        ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 27       ; 38         ; 2        ; leds[0]                         ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; leds[1]                         ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ; 42         ; 2        ; clkin_50                        ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 30       ; 45         ; 2        ; sw[0]                           ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ;            ; 2        ; VCCIO2                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; rst_n                           ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 58         ; 2        ; aud_mclk                        ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ; --       ; VCCA2                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; leds[6]                         ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 62         ; 3        ; sw[6]                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; leds[7]                         ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; pb[3]                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; pb[2]                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; pb[1]                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 72         ; 3        ; pb[0]                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; lcd_d[0]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 77         ; 3        ; lcd_rs                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ; 3        ; VCCIO3                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; lcd_en                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 51       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; lcd_rw                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 53       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; lcd_d[7]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 84         ; 3        ; lcd_d[6]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 56       ; 86         ; 3        ; lcd_d[5]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 88         ; 3        ; lcd_d[4]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 90         ; 3        ; lcd_d[3]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 92         ; 3        ; lcd_d[2]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 94         ; 3        ; lcd_d[1]                        ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 101        ; 4        ; sdram_a[1]                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 62       ; 102        ; 4        ; sdram_a[2]                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 63       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; sdram_a[3]                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 110        ; 4        ; sdram_a[4]                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 112        ; 4        ; sdram_a[5]                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; sdram_a[6]                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 118        ; 4        ; sdram_a[7]                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; --       ; VCCA5                           ; power  ;                       ; 3.0V      ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; sdram_a[0]                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 120        ; 5        ; sdram_a[10]                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 123        ; 5        ; sdram_a[8]                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 122        ; 5        ; sdram_ba[1]                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 133        ; 5        ; sdram_a[9]                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 79       ; 132        ; 5        ; sdram_ba[0]                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 135        ; 5        ; sdram_a[11]                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ; 134        ; 5        ; sdram_cs_n                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; sdram_a[12]                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 140        ; 5        ; sdram_ras_n                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 143        ; 5        ; sdram_cas_n                     ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 142        ; 5        ; sdram_cke                       ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 6        ; sdram_we_n                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 150        ; 6        ; sdram_clk                       ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 152        ; 6        ; sdram_dqm[0]                    ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 154        ; 6        ; sdram_dqm[1]                    ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 156        ; 6        ; sdram_dq[7]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 93       ; 158        ; 6        ; aud_sda                         ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ;            ; 6        ; VCCIO6                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; sdram_dq[6]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 173        ; 6        ; sdram_dq[8]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 98       ; 174        ; 6        ; sdram_dq[5]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 176        ; 6        ; sdram_dq[9]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 177        ; 6        ; sdram_dq[10]                    ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 178        ; 6        ; sdram_dq[4]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ; 179        ; 6        ; sdram_dq[3]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 103      ;            ; 6        ; VCCIO6                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; seg7_data[3]                    ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 190        ; 6        ; sdram_dq[2]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA3                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; sdram_dq[0]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 194        ; 7        ; sdram_dq[1]                     ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 199        ; 7        ; sdram_dq[11]                    ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 202        ; 7        ; sdram_dq[12]                    ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 204        ; 7        ; sdram_dq[13]                    ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; sdram_dq[14]                    ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 214        ; 7        ; sdram_dq[15]                    ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 224        ; 8        ; seg7_char2                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 226        ; 8        ; seg7_data[4]                    ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 122      ; 228        ; 8        ; seg7_char1                      ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 123      ; 231        ; 8        ; seg7_data[0]                    ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 124      ; 233        ; 8        ; uart_tx                         ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 125      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; seg7_data[7]                    ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 235        ; 8        ; uart_rx                         ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ;            ; 8        ; VCCIO8                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 130      ; 236        ; 8        ; sd_dat0                         ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 131      ; 238        ; 8        ; sd_clk                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 240        ; 8        ; sd_cmd                          ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; seg7_data[5]                    ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 243        ; 8        ; sd_dat3                         ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; seg7_data[6]                    ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 137      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; seg7_data[1]                    ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; seg7_data[2]                    ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 141      ; 250        ; 8        ; sw[7]                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 142      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                           ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 700.0 MHz                                                      ;
; VCO post scale K counter      ; --                                                             ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 178 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 42.87 MHz                                                      ;
; Freq max lock                 ; 92.89 MHz                                                      ;
; M VCO Tap                     ; 1                                                              ;
; M Initial                     ; 3                                                              ;
; M value                       ; 14                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                           ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; clkin_50                                                       ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; Name                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; -55 (-3036 ps) ; 3.21 (178 ps)    ; 50/50      ; C2      ; 14            ; 7/7 Even   ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[0] ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[1] ; clock1       ; 14   ; 57  ; 12.28 MHz        ; 0 (0 ps)       ; 0.79 (178 ps)    ; 50/50      ; C0      ; 57            ; 29/28 Odd  ; --            ; 3       ; 1       ; u0|altpll_0|sd1|pll7|clk[1] ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[2] ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.21 (178 ps)    ; 50/50      ; C1      ; 14            ; 7/7 Even   ; --            ; 3       ; 1       ; u0|altpll_0|sd1|pll7|clk[2] ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LogicalStep_top                                                                                                                        ; 6823 (2)    ; 4410 (0)                  ; 68 (68)       ; 114048      ; 24   ; 1          ; 6            ; 0       ; 3         ; 96   ; 0            ; 2413 (2)     ; 942 (0)           ; 3468 (0)         ; 0          ; |LogicalStep_top                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |QD1:u0|                                                                                                                             ; 6016 (0)    ; 3813 (0)                  ; 0 (0)         ; 73088       ; 19   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 2203 (0)     ; 716 (0)           ; 3097 (0)         ; 0          ; |LogicalStep_top|QD1:u0                                                                                                                                                                                                                                                                                                                                                         ; QD1          ;
;       |QD1_Audio:audio|                                                                                                                 ; 367 (55)    ; 251 (41)                  ; 0 (0)         ; 8192        ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (14)     ; 2 (0)             ; 249 (41)         ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio                                                                                                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 158 (39)    ; 104 (32)                  ; 0 (0)         ; 4096        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (6)       ; 0 (0)             ; 105 (33)         ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 15 (15)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                 ; QD1          ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                    ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                   ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                        ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 33 (13)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                   ; work         ;
;                         |altsyncram_18b1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                           ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                            ; work         ;
;                         |cntr_lka:rd_ptr_msb|                                                                                           ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                               ; work         ;
;                         |cntr_mka:wr_ptr|                                                                                               ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                   ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                   ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                  ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                       ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 33 (13)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                  ; work         ;
;                         |altsyncram_18b1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                          ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                           ; work         ;
;                         |cntr_lka:rd_ptr_msb|                                                                                           ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                              ; work         ;
;                         |cntr_mka:wr_ptr|                                                                                               ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                  ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 150 (44)    ; 100 (34)                  ; 0 (0)         ; 4096        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (8)       ; 0 (0)             ; 102 (36)         ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                     ; QD1          ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                     ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                    ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                         ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 53 (30)     ; 33 (13)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (17)      ; 0 (0)             ; 33 (13)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                    ; work         ;
;                         |altsyncram_18b1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                            ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                             ; work         ;
;                         |cntr_lka:rd_ptr_msb|                                                                                           ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                ; work         ;
;                         |cntr_mka:wr_ptr|                                                                                               ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                    ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                    ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                   ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 53 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 33 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                        ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 53 (30)     ; 33 (13)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (17)      ; 0 (0)             ; 33 (13)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                   ; work         ;
;                         |altsyncram_18b1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                           ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                            ; work         ;
;                         |cntr_lka:rd_ptr_msb|                                                                                           ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                               ; work         ;
;                         |cntr_mka:wr_ptr|                                                                                               ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                   ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                         ; QD1          ;
;       |QD1_altpll_0:altpll_0|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                   ; QD1          ;
;          |QD1_altpll_0_altpll_5ag2:sd1|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1                                                                                                                                                                                                                                                                                                      ; QD1          ;
;       |QD1_audio_i2c_config:audio_i2c_config|                                                                                           ; 310 (78)    ; 159 (51)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (27)     ; 6 (6)             ; 153 (45)         ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config                                                                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 30 (30)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 27 (27)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 86 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (53)      ; 0 (0)             ; 17 (12)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                 ; QD1          ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 5 (5)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                    ; QD1          ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                                                      ; QD1          ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 133 (116)   ; 81 (67)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (49)      ; 0 (0)             ; 81 (67)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                      ; QD1          ;
;       |QD1_button_pio:button_pio|                                                                                                       ; 22 (22)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 12 (12)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_button_pio:button_pio                                                                                                                                                                                                                                                                                                                               ; QD1          ;
;       |QD1_jtag_uart_0:jtag_uart_0|                                                                                                     ; 168 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (17)      ; 23 (4)            ; 92 (19)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; QD1          ;
;          |QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                       ; QD1          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; work         ;
;          |QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                       ; QD1          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; work         ;
;          |alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 77 (77)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 19 (19)           ; 33 (33)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; work         ;
;       |QD1_lcd_display:lcd_display|                                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_lcd_display:lcd_display                                                                                                                                                                                                                                                                                                                             ; QD1          ;
;       |QD1_led_pio:led_pio|                                                                                                             ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 8 (8)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                     ; QD1          ;
;       |QD1_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 1130 (0)    ; 638 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 339 (0)      ; 106 (0)           ; 685 (0)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 3 (3)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                               ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|                                                                                ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 52 (48)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|                                                                                ; 50 (48)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 45 (41)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008                                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; QD1          ;
;          |QD1_mm_interconnect_0_router:router|                                                                                          ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 9 (9)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; QD1          ;
;          |QD1_mm_interconnect_0_router_001:router_001|                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                     ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                               ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                                                                                                                                                                                                               ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 206 (206)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 154 (154)        ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 50 (50)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 45 (45)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|                                                                ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|                                                 ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|                                                                    ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|                                                                         ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|                                                                            ; 189 (189)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 71 (71)           ; 100 (100)        ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|                                                                              ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 57 (57)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|                                                            ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|                                                                           ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|                                                                          ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; QD1          ;
;          |altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|                                                                           ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|                                                                         ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_merlin_slave_agent:egm_avalon_egm_slave_agent|                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_agent:lcd_display_control_slave_agent|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_merlin_slave_agent:response_out_s1_agent|                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_merlin_slave_agent:sdram_0_s1_agent|                                                                                   ; 19 (11)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (11)      ; 0 (0)             ; 3 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                                                                                                                      ; QD1          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; QD1          ;
;          |altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent                                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_merlin_slave_agent:spi_master_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_merlin_slave_agent:switch_pio_s1_agent|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                      ; QD1          ;
;          |altera_merlin_slave_agent:system_timer_s1_agent|                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                      ; QD1          ;
;          |altera_merlin_slave_translator:audio_avalon_audio_slave_translator|                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator|                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator                                                                                                                                                                                                                               ; QD1          ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:egm_avalon_egm_slave_translator|                                                               ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:lcd_display_control_slave_translator|                                                          ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 15 (15)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator                                                                                                                                                                                                                                             ; QD1          ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; QD1          ;
;          |altera_merlin_slave_translator:response_out_s1_translator|                                                                    ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|                                                       ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator                                                                                                                                                                                                                                          ; QD1          ;
;          |altera_merlin_slave_translator:spi_master_s1_translator|                                                                      ; 43 (43)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 37 (37)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:stimulus_in_s1_translator|                                                                     ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 3 (3)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator                                                                                                                                                                                                                                                        ; QD1          ;
;          |altera_merlin_slave_translator:switch_pio_s1_translator|                                                                      ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 10 (10)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 3 (3)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_translator:system_timer_s1_translator|                                                                    ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 16 (16)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 3 (3)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 9 (9)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 41 (41)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 27 (27)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (9)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                           ; QD1          ;
;          |altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|                                                                     ; 83 (83)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 81 (81)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                        ; QD1          ;
;          |altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|                                                                     ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                        ; QD1          ;
;       |QD1_nios2_gen2_0:nios2_gen2_0|                                                                                                   ; 2724 (0)    ; 1650 (0)                  ; 0 (0)         ; 63872       ; 13   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1073 (0)     ; 370 (0)           ; 1281 (0)         ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_nios2_gen2_0_cpu:cpu|                                                                                                     ; 2724 (2320) ; 1650 (1375)               ; 0 (0)         ; 63872       ; 13   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1073 (945)   ; 370 (317)         ; 1281 (1058)      ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; QD1          ;
;             |QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                         ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                ; work         ;
;             |QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                        ; work         ;
;             |QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                   ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_ltb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated                                                                                                                                                                          ; work         ;
;             |QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                             ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                    ; work         ;
;             |QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|                                                          ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                        ; work         ;
;             |QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                   ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_rkc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated                                                                                                                                                                          ; work         ;
;             |QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                ; QD1          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                               ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                               ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                               ; work         ;
;             |QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|                                                         ; 402 (91)    ; 274 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (11)     ; 53 (3)            ; 222 (77)         ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; QD1          ;
;                |QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|                                  ; 141 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 47 (0)            ; 50 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; QD1          ;
;                   |QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|                                 ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 38 (35)           ; 11 (10)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; QD1          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|                                       ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 9 (5)             ; 45 (45)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck                                                            ; QD1          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; work         ;
;                |QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|                                        ; 14 (14)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (9)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; QD1          ;
;                |QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|                                          ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; QD1          ;
;                |QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|                                          ; 10 (8)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 6 (6)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; QD1          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;                |QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|                                                ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 51 (51)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; QD1          ;
;                   |QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; QD1          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_qk21:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                  ; work         ;
;             |QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                        ; work         ;
;             |QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                        ; work         ;
;       |QD1_response_out:response_out|                                                                                                   ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_response_out:response_out                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;       |QD1_sdram_0:sdram_0|                                                                                                             ; 348 (236)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (136)    ; 44 (4)            ; 160 (78)         ; 0          ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0                                                                                                                                                                                                                                                                                                                                     ; QD1          ;
;          |QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module|                                                            ; 132 (132)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 40 (40)           ; 84 (84)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module                                                                                                                                                                                                                                                                   ; QD1          ;
;       |QD1_stimulus_in:stimulus_in|                                                                                                     ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 3 (3)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_stimulus_in:stimulus_in                                                                                                                                                                                                                                                                                                                             ; QD1          ;
;       |QD1_switch_pio:switch_pio|                                                                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_switch_pio:switch_pio                                                                                                                                                                                                                                                                                                                               ; QD1          ;
;       |QD1_system_timer:system_timer|                                                                                                   ; 145 (145)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 21 (21)           ; 99 (99)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_system_timer:system_timer                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;       |QD1_system_timer:timer_0|                                                                                                        ; 145 (145)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 21 (21)           ; 99 (99)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_system_timer:timer_0                                                                                                                                                                                                                                                                                                                                ; QD1          ;
;       |QD1_uart:uart|                                                                                                                   ; 140 (0)     ; 92 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 16 (0)            ; 76 (0)           ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart                                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_uart_regs:the_QD1_uart_regs|                                                                                              ; 52 (52)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 12 (12)           ; 24 (24)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs                                                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_uart_rx:the_QD1_uart_rx|                                                                                                  ; 58 (56)     ; 37 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 4 (2)             ; 33 (33)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx                                                                                                                                                                                                                                                                                                               ; QD1          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                           ; work         ;
;          |QD1_uart_tx:the_QD1_uart_tx|                                                                                                  ; 37 (37)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 26 (26)          ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx                                                                                                                                                                                                                                                                                                               ; QD1          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; QD1          ;
;       |dual7segment:seven_seg_pio|                                                                                                      ; 35 (35)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 27 (27)          ; 0          ; |LogicalStep_top|QD1:u0|dual7segment:seven_seg_pio                                                                                                                                                                                                                                                                                                                              ; qd1          ;
;       |egm:egm|                                                                                                                         ; 357 (56)    ; 207 (49)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (7)      ; 49 (16)           ; 158 (17)         ; 0          ; |LogicalStep_top|QD1:u0|egm:egm                                                                                                                                                                                                                                                                                                                                                 ; qd1          ;
;          |LogicalStep_latency_tracker:b2v_inst4|                                                                                        ; 201 (201)   ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (114)    ; 32 (32)           ; 55 (55)          ; 0          ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4                                                                                                                                                                                                                                                                                                           ; qd1          ;
;          |LogicalStep_pulse_generator:b2v_inst5|                                                                                        ; 116 (116)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 1 (1)             ; 86 (86)          ; 0          ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5                                                                                                                                                                                                                                                                                                           ; qd1          ;
;       |spi_master_if:spi_master|                                                                                                        ; 242 (0)     ; 182 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 31 (0)            ; 152 (0)          ; 0          ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master                                                                                                                                                                                                                                                                                                                                ; qd1          ;
;          |spi_master_core:inst_spi|                                                                                                     ; 242 (242)   ; 182 (182)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 31 (31)           ; 152 (152)        ; 0          ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi                                                                                                                                                                                                                                                                                                       ; qd1          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 201 (1)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (1)       ; 17 (0)            ; 93 (0)           ; 0          ; |LogicalStep_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 200 (0)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 17 (0)            ; 93 (0)           ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 200 (0)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 17 (0)            ; 93 (0)           ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 200 (8)     ; 110 (7)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (1)       ; 17 (4)            ; 93 (0)           ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 195 (0)     ; 103 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 13 (0)            ; 93 (0)           ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 195 (149)   ; 103 (74)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (72)      ; 13 (11)           ; 93 (67)          ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 10 (10)          ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; altera_sld   ;
;    |sld_signaltap:Lab1|                                                                                                                 ; 604 (22)    ; 487 (20)                  ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (2)      ; 209 (20)          ; 278 (0)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 582 (0)     ; 467 (0)                   ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (0)      ; 189 (0)           ; 278 (0)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 582 (159)   ; 467 (124)                 ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (35)     ; 189 (69)          ; 278 (54)         ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 51 (51)           ; 25 (0)           ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                             ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                     ; work         ;
;                   |mux_j7c:auto_generated|                                                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated                                                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                ; work         ;
;                |altsyncram_gb14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 13 (13)           ; 57 (57)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 69 (1)      ; 66 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 44 (0)            ; 22 (1)           ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 50 (0)      ; 50 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 20 (0)           ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 30 (30)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 14 (4)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 10 (0)            ; 1 (1)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (9)      ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 82 (0)           ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                     ; work         ;
;                   |cntr_vqh:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vqh:auto_generated                                                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                              ; work         ;
;                   |cntr_cki:auto_generated|                                                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated                                                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                    ; work         ;
;                   |cntr_6rh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated                                                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |LogicalStep_top|sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+
; lcd_en       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; lcd_rw       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; lcd_rs       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; leds[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[0] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[1] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[2] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[3] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[4] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[5] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[6] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_data[7] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_char1   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; seg7_char2   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; aud_scl      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; aud_mclk     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; aud_dac_dat  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; uart_tx      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sd_clk       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_a[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_a[12]  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_ba[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_clk    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cke    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cs_n   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ras_n  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cas_n  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_we_n   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; lcd_d[0]     ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; lcd_d[1]     ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; lcd_d[2]     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; lcd_d[3]     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; lcd_d[4]     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; lcd_d[5]     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; lcd_d[6]     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; lcd_d[7]     ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; aud_sda      ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; sd_cmd       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; sd_dat3      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; sd_dat0      ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; sdram_dq[0]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; clkin_50     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; aud_dac_lrck ; Input    ; --            ; (6) 873 ps    ; --                    ; --       ; --       ;
; aud_bclk     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; pb[1]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pb[0]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; pb[3]        ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; pb[2]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; rst_n        ; Input    ; --            ; (6) 873 ps    ; --                    ; --       ; --       ;
; sw[7]        ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; sw[6]        ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; sw[5]        ; Input    ; --            ; (6) 873 ps    ; --                    ; --       ; --       ;
; sw[4]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; sw[3]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; sw[2]        ; Input    ; --            ; (6) 873 ps    ; --                    ; --       ; --       ;
; sw[1]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; sw[0]        ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; aud_adc_lrck ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; aud_adc_dat  ; Input    ; (6) 873 ps    ; --            ; --                    ; --       ; --       ;
; uart_rx      ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
+--------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                          ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; lcd_d[0]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[0] ; 0                 ; 6       ;
; lcd_d[1]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[1] ; 0                 ; 6       ;
; lcd_d[2]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[2] ; 1                 ; 6       ;
; lcd_d[3]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[3] ; 1                 ; 6       ;
; lcd_d[4]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[4] ; 1                 ; 6       ;
; lcd_d[5]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[5] ; 1                 ; 6       ;
; lcd_d[6]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[6] ; 1                 ; 6       ;
; lcd_d[7]                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|av_readdata_pre[7] ; 1                 ; 6       ;
; aud_sda                                                                                                                                      ;                   ;         ;
;      - QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0               ; 0                 ; 6       ;
; sd_cmd                                                                                                                                       ;                   ;         ;
; sd_dat3                                                                                                                                      ;                   ;         ;
; sd_dat0                                                                                                                                      ;                   ;         ;
;      - QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|miso_int~1                                                                   ; 1                 ; 6       ;
; sdram_dq[0]                                                                                                                                  ;                   ;         ;
; sdram_dq[1]                                                                                                                                  ;                   ;         ;
; sdram_dq[2]                                                                                                                                  ;                   ;         ;
; sdram_dq[3]                                                                                                                                  ;                   ;         ;
; sdram_dq[4]                                                                                                                                  ;                   ;         ;
; sdram_dq[5]                                                                                                                                  ;                   ;         ;
; sdram_dq[6]                                                                                                                                  ;                   ;         ;
; sdram_dq[7]                                                                                                                                  ;                   ;         ;
; sdram_dq[8]                                                                                                                                  ;                   ;         ;
; sdram_dq[9]                                                                                                                                  ;                   ;         ;
; sdram_dq[10]                                                                                                                                 ;                   ;         ;
; sdram_dq[11]                                                                                                                                 ;                   ;         ;
; sdram_dq[12]                                                                                                                                 ;                   ;         ;
; sdram_dq[13]                                                                                                                                 ;                   ;         ;
; sdram_dq[14]                                                                                                                                 ;                   ;         ;
; sdram_dq[15]                                                                                                                                 ;                   ;         ;
; clkin_50                                                                                                                                     ;                   ;         ;
; aud_dac_lrck                                                                                                                                 ;                   ;         ;
;      - QD1:u0|QD1_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                   ; 1                 ; 6       ;
; aud_bclk                                                                                                                                     ;                   ;         ;
;      - QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                              ; 0                 ; 0       ;
; pb[1]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_button_pio:button_pio|read_mux_out[1]~10                                                                                   ; 0                 ; 6       ;
;      - QD1:u0|QD1_button_pio:button_pio|d1_data_in[1]~feeder                                                                                 ; 0                 ; 6       ;
; pb[0]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_button_pio:button_pio|read_mux_out[0]~11                                                                                   ; 0                 ; 6       ;
;      - QD1:u0|QD1_button_pio:button_pio|d1_data_in[0]~feeder                                                                                 ; 0                 ; 6       ;
; pb[3]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_button_pio:button_pio|read_mux_out[3]~8                                                                                    ; 1                 ; 6       ;
;      - QD1:u0|QD1_button_pio:button_pio|d1_data_in[3]~feeder                                                                                 ; 1                 ; 6       ;
; pb[2]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_button_pio:button_pio|read_mux_out[2]~9                                                                                    ; 0                 ; 6       ;
;      - QD1:u0|QD1_button_pio:button_pio|d1_data_in[2]~feeder                                                                                 ; 0                 ; 6       ;
; rst_n                                                                                                                                        ;                   ;         ;
;      - QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out      ; 1                 ; 6       ;
;      - QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; 1                 ; 6       ;
;      - QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; 1                 ; 6       ;
; sw[7]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[7]                                                                                      ; 1                 ; 6       ;
; sw[6]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[6]                                                                                      ; 1                 ; 6       ;
; sw[5]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[5]                                                                                      ; 1                 ; 6       ;
; sw[4]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[4]                                                                                      ; 0                 ; 6       ;
; sw[3]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[3]                                                                                      ; 0                 ; 6       ;
; sw[2]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[2]                                                                                      ; 1                 ; 6       ;
; sw[1]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[1]                                                                                      ; 0                 ; 6       ;
; sw[0]                                                                                                                                        ;                   ;         ;
;      - QD1:u0|QD1_switch_pio:switch_pio|read_mux_out[0]                                                                                      ; 0                 ; 6       ;
; aud_adc_lrck                                                                                                                                 ;                   ;         ;
;      - QD1:u0|QD1_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk~feeder                                            ; 0                 ; 6       ;
; aud_adc_dat                                                                                                                                  ;                   ;         ;
;      - QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg~16                                     ; 0                 ; 6       ;
; uart_rx                                                                                                                                      ;                   ;         ;
;      - QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                           ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~23                                                                                                                                                                                                            ; LCCOMB_X29_Y22_N28     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter~20                                                                                                                                                                                                               ; LCCOMB_X29_Y22_N26     ; 63      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter|_~2                                                                                                                                     ; LCCOMB_X20_Y20_N14     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb|_~2                                                                                                                                        ; LCCOMB_X24_Y20_N16     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr|_~2                                                                                                                                            ; LCCOMB_X22_Y22_N28     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|rd_ptr_lsb~3                                                                                                                                                   ; LCCOMB_X24_Y20_N14     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter|_~2                                                                                                                                    ; LCCOMB_X24_Y22_N22     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb|_~2                                                                                                                                       ; LCCOMB_X22_Y20_N30     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr|_~2                                                                                                                                           ; LCCOMB_X20_Y22_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|rd_ptr_lsb~3                                                                                                                                                  ; LCCOMB_X22_Y20_N28     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y22_N28     ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y22_N24     ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]~1                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y22_N4      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter|_~2                                                                                                                                      ; LCCOMB_X23_Y21_N30     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb|_~2                                                                                                                                         ; LCCOMB_X28_Y22_N30     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr|_~2                                                                                                                                             ; LCCOMB_X22_Y21_N30     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|rd_ptr_lsb~3                                                                                                                                                    ; LCCOMB_X28_Y22_N28     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter|_~2                                                                                                                                     ; LCCOMB_X25_Y19_N22     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb|_~2                                                                                                                                        ; LCCOMB_X25_Y22_N18     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr|_~2                                                                                                                                            ; LCCOMB_X27_Y22_N30     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|rd_ptr_lsb~3                                                                                                                                                   ; LCCOMB_X25_Y22_N6      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y19_N4      ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y21_N2      ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13]~19                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y22_N0      ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13]~23                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y22_N8      ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|read_left_channel                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y22_N10     ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|clear_read_fifos~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y20_N0      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|comb~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y22_N12     ; 79      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|readdata[15]~10                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X25_Y20_N4      ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_Audio:audio|readdata[9]~11                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y13_N4      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[2]                                                                                                                                                                                                                                                                                  ; PLL_1                  ; 4061    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|address_reg[1]~9                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y21_N4      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]~18                                                                                                                                                                                                                                            ; LCCOMB_X15_Y19_N12     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                                                           ; FF_X18_Y18_N29         ; 63      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2                                                                                                                                                                                                                                  ; LCCOMB_X18_Y18_N8      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22]~18                                                                                                                                                                                                                           ; LCCOMB_X17_Y20_N28     ; 59      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2                                                                                                                                                                                                                                ; LCCOMB_X14_Y17_N0      ; 153     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|control_reg[17]~3                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y19_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|control_reg[2]~7                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y17_N24     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|data_reg[6]~4                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y21_N22     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|device_for_transfer[0]~1                                                                                                                                                                                                                                                                                       ; LCCOMB_X13_Y19_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|readdata[17]~23                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y19_N2      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|start_external_transfer~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y19_N12     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_button_pio:button_pio|always1~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y10_N0      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                           ; LCCOMB_X15_Y12_N26     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                           ; LCCOMB_X18_Y16_N0      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y8_N0        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ; FF_X10_Y9_N17          ; 47      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y7_N30      ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|write_stalled~2                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y7_N28      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y7_N14      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y14_N22     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y15_N9          ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X15_Y14_N24     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y8_N2        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                   ; FF_X15_Y14_N11         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X15_Y12_N8      ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_led_pio:led_pio|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y8_N20      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                             ; LCCOMB_X28_Y11_N16     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|update_grant~1                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y11_N6      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                             ; LCCOMB_X27_Y18_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y19_N2      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                              ; LCCOMB_X28_Y10_N24     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                       ; LCCOMB_X17_Y21_N16     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N30     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N0      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N18     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N12     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N14     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N24     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N2      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y21_N18     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y21_N20     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y21_N10     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y21_N28     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y21_N30     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y21_N0      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y21_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y21_N12     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[6]~11                                                                                                                                                                                                                                               ; LCCOMB_X17_Y21_N22     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|comb~0                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y21_N6      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|rp_valid                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y21_N4      ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|wait_latency_counter[3]~13                                                                                                                                                                                                               ; LCCOMB_X12_Y7_N2       ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_write                                                                                                                                                                                                                              ; LCCOMB_X12_Y11_N4      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator|av_read~1                                                                                                                                                                                                                                            ; LCCOMB_X19_Y12_N14     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[3]~8                                                                                                                                                                                                                   ; LCCOMB_X17_Y11_N14     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                                ; LCCOMB_X16_Y9_N0       ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~8                                                                                                                                                                                                            ; LCCOMB_X29_Y11_N14     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                         ; LCCOMB_X29_Y11_N20     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|data_reg[12]~0                                                                                                                                                                                                                                      ; LCCOMB_X28_Y19_N18     ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                             ; FF_X28_Y19_N5          ; 75      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y9_N30      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y9_N8       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y9_N14      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                   ; LCCOMB_X13_Y9_N4       ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y9_N4       ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[0]~2                                                                                                                                                                                                                                                                         ; LCCOMB_X29_Y9_N28      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                    ; FF_X22_Y7_N31          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                           ; FF_X28_Y8_N9           ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                         ; LCCOMB_X20_Y7_N24      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                         ; FF_X19_Y7_N1           ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                ; FF_X18_Y7_N3           ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                   ; FF_X17_Y9_N27          ; 873     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[16]~19                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y7_N8       ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y9_N26      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y6_N26      ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                       ; LCCOMB_X13_Y4_N24      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                        ; FF_X16_Y3_N15          ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y7_N22      ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                       ; FF_X11_Y6_N1           ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y2_N22      ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_src2[16]~1                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y2_N8       ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y2_N12      ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                   ; FF_X11_Y5_N17          ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y5_N4       ; 168     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y6_N4       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y6_N28      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_dc_raw_hazard~16                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y6_N20      ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ram_block1a0~0                                                                                                                                                      ; LCCOMB_X24_Y6_N16      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                             ; FF_X11_Y8_N21          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a                              ; LCCOMB_X20_Y15_N18     ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                            ; LCCOMB_X18_Y13_N26     ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b                              ; LCCOMB_X18_Y13_N30     ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                 ; FF_X11_Y8_N27          ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~13                                                ; LCCOMB_X16_Y12_N14     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~19                                               ; LCCOMB_X17_Y12_N24     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~35                                               ; LCCOMB_X17_Y12_N22     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                                       ; LCCOMB_X16_Y12_N10     ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                                       ; LCCOMB_X11_Y8_N0       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                             ; LCCOMB_X22_Y11_N26     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~1                                                                                                                           ; LCCOMB_X18_Y13_N16     ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                                       ; LCCOMB_X20_Y15_N30     ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~27                                                                                                                                      ; LCCOMB_X25_Y17_N22     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                      ; LCCOMB_X25_Y17_N26     ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                  ; FF_X27_Y14_N25         ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y6_N20      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                     ; FF_X13_Y9_N3           ; 155     ; Output enable, Sync. load                          ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]~0                                                                                                                                                                                                                                                                   ; LCCOMB_X13_Y9_N8       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_writedata[10]~27                                                                                                                                                                                                                                                                            ; LCCOMB_X13_Y9_N30      ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y9_N14      ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y9_N22      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N10      ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                            ; FF_X25_Y13_N5          ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y17_N6      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y10_N26     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y10_N12     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y7_N18      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y18_N18     ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y18_N24     ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|Selector27~6                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y20_N12     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|Selector34~2                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y19_N18     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|WideOr16~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y16_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|active_rnw~3                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y19_N14     ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|m_addr[6]~2                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y20_N28     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|m_state.000000010                                                                                                                                                                                                                                                                                                                ; FF_X29_Y19_N13         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|m_state.000010000                                                                                                                                                                                                                                                                                                                ; FF_X29_Y20_N27         ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|m_state.001000000                                                                                                                                                                                                                                                                                                                ; FF_X28_Y20_N9          ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe                                                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X29_Y25_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X29_Y25_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X31_Y19_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X27_Y25_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X27_Y25_N33 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X24_Y25_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X19_Y25_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X19_Y25_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y22_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y19_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y19_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y17_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y17_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y12_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y17_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_sdram_0:sdram_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X31_Y19_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:system_timer|always0~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y15_N16     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:system_timer|always0~1                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y15_N28     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:system_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y14_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:system_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y14_N2      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:system_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y14_N0      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:system_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y15_N26     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:timer_0|always0~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y15_N6      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:timer_0|always0~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y15_N18     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y14_N16     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y14_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y14_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_system_timer:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y15_N30     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|Equal1~4                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y18_N16     ; 52      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|control_wr_strobe~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y14_N2      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|got_new_char                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y18_N10     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]~0                                                                                                                                                                                                                                                   ; LCCOMB_X14_Y18_N6      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|always4~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y19_N28     ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|tx_wr_strobe_onset~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X12_Y14_N12     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                                                                                                                                                                            ; LCCOMB_X13_Y17_N14     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                   ; FF_X3_Y8_N9            ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                    ; FF_X3_Y8_N17           ; 119     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; QD1:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                    ; FF_X3_Y8_N17           ; 2471    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; QD1:u0|egm:egm|DUTY_CYCLE[15]~3                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X15_Y17_N18     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|Equal0~10                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y23_N26     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|WideOr7~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y21_N4      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|count~70                                                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y21_N20     ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|currentLatency[25]~64                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y21_N12     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|misses[4]~48                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y21_N6      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|state.missed_pulse1                                                                                                                                                                                                                                                                                    ; FF_X11_Y21_N29         ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|state.responded1                                                                                                                                                                                                                                                                                       ; FF_X11_Y21_N23         ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5|WideOr0~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y22_N10     ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5|running~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y22_N30     ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|PERIOD[15]~2                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y13_N26     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|egm:egm|readdata[8]~2                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y11_N14     ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|bit_cnt[3]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y12_N2      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[10]~2                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y12_N28     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|pre_cnt[0]~10                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y12_N28     ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|process_4~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y13_N22     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|readdata[27]~31                                                                                                                                                                                                                                                                                    ; LCCOMB_X27_Y13_N26     ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|tx_data[7]~34                                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y12_N22     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|tx_reg[1]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y13_N4      ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0        ; 453     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0        ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clkin_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_29                 ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_32                 ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X3_Y6_N29           ; 84      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X7_Y5_N28       ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X7_Y5_N8        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X3_Y6_N14       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X6_Y8_N18       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                            ; LCCOMB_X4_Y6_N30       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                           ; LCCOMB_X4_Y6_N2        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                              ; FF_X2_Y6_N21           ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                              ; FF_X2_Y6_N27           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~24                             ; LCCOMB_X3_Y5_N20       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~10              ; LCCOMB_X3_Y6_N8        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19              ; LCCOMB_X6_Y4_N2        ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~14                                ; LCCOMB_X6_Y8_N30       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~18                    ; LCCOMB_X4_Y9_N28       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                     ; LCCOMB_X4_Y9_N16       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~19      ; LCCOMB_X2_Y4_N8        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~20 ; LCCOMB_X1_Y4_N4        ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23 ; LCCOMB_X2_Y4_N18       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X7_Y8_N23           ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X7_Y8_N19           ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X7_Y8_N3            ; 57      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X3_Y6_N1            ; 58      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]         ; FF_X3_Y6_N3            ; 18      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X7_Y8_N30       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X4_Y7_N9            ; 53      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X9_Y7_N20       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                                   ; LCCOMB_X7_Y4_N12       ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                                   ; LCCOMB_X7_Y4_N18       ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                 ; FF_X4_Y4_N17           ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                ; LCCOMB_X4_Y4_N2        ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                 ; LCCOMB_X3_Y7_N18       ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                 ; LCCOMB_X3_Y7_N4        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                   ; FF_X6_Y5_N1            ; 188     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1                                                                                                                                                                                                           ; LCCOMB_X3_Y7_N0        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                              ; LCCOMB_X4_Y4_N12       ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                               ; LCCOMB_X4_Y4_N20       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                                   ; LCCOMB_X9_Y1_N6        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                         ; LCCOMB_X4_Y5_N14       ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vqh:auto_generated|counter_reg_bit[3]~0                                                                     ; LCCOMB_X6_Y5_N8        ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_reg_bit[4]~0                                                                                    ; LCCOMB_X9_Y1_N2        ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                                       ; LCCOMB_X4_Y5_N28       ; 1       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                               ; LCCOMB_X6_Y5_N18       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                                          ; LCCOMB_X2_Y9_N26       ; 4       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                                          ; LCCOMB_X2_Y9_N4        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                                                                                     ; LCCOMB_X2_Y9_N6        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                                       ; LCCOMB_X1_Y6_N26       ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]~34                                                                                                                                                                                                                                      ; LCCOMB_X4_Y5_N30       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                                  ; LCCOMB_X4_Y6_N10       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                           ; LCCOMB_X4_Y5_N8        ; 56      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                      ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[0]                                ; PLL_1           ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[2]                                ; PLL_1           ; 4061    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; QD1:u0|altera_reset_controller:rst_controller|r_sync_rst                                                  ; FF_X3_Y8_N17    ; 2471    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                              ; JTAG_X10_Y11_N0 ; 453     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X6_Y5_N1     ; 188     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                     ;
+---------------------------------------------------------------------------+---------+
; Name                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------+---------+
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_mem_stall ; 873     ;
+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                             ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None ; M9K_X26_Y20_N0                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None ; M9K_X26_Y23_N0                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None ; M9K_X26_Y21_N0                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1    ; None ; M9K_X26_Y22_N0                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X8_Y9_N0                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X8_Y8_N0                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X26_Y4_N0                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X26_Y5_N0, M9K_X26_Y8_N0                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X26_Y9_N0                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X26_Y6_N0                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X26_Y11_N0, M9K_X26_Y10_N0, M9K_X26_Y12_N0, M9K_X26_Y13_N0       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; None ; M9K_X26_Y7_N0                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X26_Y14_N0                                                       ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y1_N0                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y2_N0                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 10           ; 4096         ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 40960 ; 4096                        ; 10                          ; 4096                        ; 10                          ; 40960               ; 5    ; None ; M9K_X8_Y6_N0, M9K_X8_Y4_N0, M9K_X8_Y5_N0, M9K_X5_Y5_N0, M9K_X5_Y6_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 48                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 24                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 24                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 48                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y3_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X21_Y3_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1               ;                            ; DSPMULT_X21_Y4_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X21_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X21_Y5_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 9,739 / 27,275 ( 36 % ) ;
; C16 interconnects     ; 99 / 1,240 ( 8 % )      ;
; C4 interconnects      ; 6,009 / 20,832 ( 29 % ) ;
; Direct links          ; 1,159 / 27,275 ( 4 % )  ;
; Global clocks         ; 5 / 10 ( 50 % )         ;
; Local interconnects   ; 3,833 / 8,064 ( 48 % )  ;
; R24 interconnects     ; 132 / 1,320 ( 10 % )    ;
; R4 interconnects      ; 7,244 / 28,560 ( 25 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.81) ; Number of LABs  (Total = 494) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 8                             ;
; 3                                           ; 4                             ;
; 4                                           ; 2                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 7                             ;
; 8                                           ; 8                             ;
; 9                                           ; 13                            ;
; 10                                          ; 15                            ;
; 11                                          ; 20                            ;
; 12                                          ; 11                            ;
; 13                                          ; 19                            ;
; 14                                          ; 48                            ;
; 15                                          ; 84                            ;
; 16                                          ; 239                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.57) ; Number of LABs  (Total = 494) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 319                           ;
; 1 Clock                            ; 460                           ;
; 1 Clock enable                     ; 267                           ;
; 1 Sync. clear                      ; 57                            ;
; 1 Sync. load                       ; 64                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 84                            ;
; 2 Clocks                           ; 16                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.17) ; Number of LABs  (Total = 494) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 9                             ;
; 3                                            ; 3                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 5                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 9                             ;
; 13                                           ; 7                             ;
; 14                                           ; 5                             ;
; 15                                           ; 6                             ;
; 16                                           ; 19                            ;
; 17                                           ; 8                             ;
; 18                                           ; 15                            ;
; 19                                           ; 30                            ;
; 20                                           ; 36                            ;
; 21                                           ; 33                            ;
; 22                                           ; 31                            ;
; 23                                           ; 26                            ;
; 24                                           ; 38                            ;
; 25                                           ; 28                            ;
; 26                                           ; 30                            ;
; 27                                           ; 35                            ;
; 28                                           ; 23                            ;
; 29                                           ; 21                            ;
; 30                                           ; 15                            ;
; 31                                           ; 13                            ;
; 32                                           ; 31                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.89) ; Number of LABs  (Total = 494) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 23                            ;
; 2                                               ; 18                            ;
; 3                                               ; 26                            ;
; 4                                               ; 24                            ;
; 5                                               ; 25                            ;
; 6                                               ; 34                            ;
; 7                                               ; 45                            ;
; 8                                               ; 52                            ;
; 9                                               ; 54                            ;
; 10                                              ; 38                            ;
; 11                                              ; 23                            ;
; 12                                              ; 26                            ;
; 13                                              ; 23                            ;
; 14                                              ; 16                            ;
; 15                                              ; 10                            ;
; 16                                              ; 34                            ;
; 17                                              ; 10                            ;
; 18                                              ; 2                             ;
; 19                                              ; 4                             ;
; 20                                              ; 0                             ;
; 21                                              ; 3                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 2                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.41) ; Number of LABs  (Total = 494) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 7                             ;
; 3                                            ; 12                            ;
; 4                                            ; 13                            ;
; 5                                            ; 13                            ;
; 6                                            ; 13                            ;
; 7                                            ; 8                             ;
; 8                                            ; 14                            ;
; 9                                            ; 18                            ;
; 10                                           ; 11                            ;
; 11                                           ; 13                            ;
; 12                                           ; 22                            ;
; 13                                           ; 28                            ;
; 14                                           ; 17                            ;
; 15                                           ; 23                            ;
; 16                                           ; 13                            ;
; 17                                           ; 22                            ;
; 18                                           ; 18                            ;
; 19                                           ; 20                            ;
; 20                                           ; 28                            ;
; 21                                           ; 22                            ;
; 22                                           ; 22                            ;
; 23                                           ; 15                            ;
; 24                                           ; 14                            ;
; 25                                           ; 15                            ;
; 26                                           ; 20                            ;
; 27                                           ; 9                             ;
; 28                                           ; 14                            ;
; 29                                           ; 6                             ;
; 30                                           ; 5                             ;
; 31                                           ; 8                             ;
; 32                                           ; 11                            ;
; 33                                           ; 3                             ;
; 34                                           ; 2                             ;
; 35                                           ; 6                             ;
; 36                                           ; 2                             ;
; 37                                           ; 4                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 96           ; 36           ; 96           ; 100       ; 0            ; 100       ; 96           ; 0            ; 100       ; 100       ; 4            ; 0            ; 0            ; 0            ; 47           ; 4            ; 0            ; 47           ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 100       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 64           ; 4            ; 0         ; 100          ; 0         ; 4            ; 100          ; 0         ; 0         ; 96           ; 100          ; 100          ; 100          ; 53           ; 96           ; 100          ; 53           ; 100          ; 100          ; 96           ; 100          ; 100          ; 100          ; 100          ; 100          ; 100          ; 0         ; 100          ; 100          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; lcd_en              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rw              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rs              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[0]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[1]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[2]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[3]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[4]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[5]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[6]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[7]             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[0]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[1]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[2]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[3]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[4]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[5]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[6]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_data[7]        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_char1          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg7_char2          ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_scl             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_mclk            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_dac_dat         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_clk              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[0]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[1]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[2]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[3]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[4]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[5]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[6]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[7]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[8]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[9]          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[10]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[11]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_a[12]         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[0]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[1]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[2]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[3]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[4]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[5]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[6]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_d[7]            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_sda             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cmd              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dat3             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_dat0             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clkin_50            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_dac_lrck        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_bclk            ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb[1]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb[0]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb[3]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pb[2]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[7]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[6]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[5]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[4]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[3]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[2]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[1]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw[0]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_adc_lrck        ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_adc_dat         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx             ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; Off                    ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.2               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                               ; Destination Register                                                                                                                                                                                           ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[1]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.094             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[10] ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.088             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[11] ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.088             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[8]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.084             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[6]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.069             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[5]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.065             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[4]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.065             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[3]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.062             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[7]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.053             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[9]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.051             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[0]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.047             ;
; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[2]  ; sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb14:auto_generated|ram_block1a2~portb_address_reg0 ; 0.014             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 12 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M08SAE144C8G for design "LogicalStep_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|pll7" as MAX 10 PLL type File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -55 degrees (-3036 ps) for QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[0] port File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 14, clock division of 57, and phase shift of 0 degrees (0 ps) for QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[1] port File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[2] port File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 151
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Critical Warning (16562): Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144C8GES is compatible
    Info (176445): Device 10M16SAE144C8G is compatible
    Info (176445): Device 10M25SAE144C8GES is compatible
    Info (176445): Device 10M25SAE144C8G is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'QD1/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: clkin_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_tag_field[13] is being clocked by clkin_50
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[0] (placed in counter C2 of PLL_1) File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[1] (placed in counter C0 of PLL_1) File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_1) File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node QD1:u0|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|done_dac_channel_sync File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 121
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|irq File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 81
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|read_interrupt File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 119
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|write_interrupt File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 124
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|readdata[0] File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 148
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|readdata[16] File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 148
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|readdata[8] File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 148
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|readdata[24] File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 148
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|readdata[1] File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 148
        Info (176357): Destination node QD1:u0|QD1_Audio:audio|readdata[17] File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 148
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 852
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 627
        Info (176357): Destination node sld_signaltap:Lab1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 627
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type EC
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 82 register duplicates
Warning (15058): PLL "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|pll7" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 151
Warning (15064): PLL "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|pll7" output port clk[0] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/z363liu/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 151
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:13
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 23% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.12 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:12
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin lcd_d[0] uses I/O standard 3.3-V LVCMOS at 47 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin lcd_d[1] uses I/O standard 3.3-V LVCMOS at 60 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin lcd_d[2] uses I/O standard 3.3-V LVCMOS at 59 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin lcd_d[3] uses I/O standard 3.3-V LVCMOS at 58 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin lcd_d[4] uses I/O standard 3.3-V LVCMOS at 57 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin lcd_d[5] uses I/O standard 3.3-V LVCMOS at 56 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin lcd_d[6] uses I/O standard 3.3-V LVCMOS at 55 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin lcd_d[7] uses I/O standard 3.3-V LVCMOS at 54 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 20
    Info (169178): Pin aud_sda uses I/O standard 3.3-V LVCMOS at 93 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 46
    Info (169178): Pin sd_cmd uses I/O standard 3.3-V LVCMOS at 132 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 61
    Info (169178): Pin sd_dat3 uses I/O standard 3.3-V LVCMOS at 135 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 63
    Info (169178): Pin sd_dat0 uses I/O standard 3.3-V LVCMOS at 130 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 64
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVCMOS at 110 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVCMOS at 111 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVCMOS at 106 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVCMOS at 102 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVCMOS at 101 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVCMOS at 98 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVCMOS at 96 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVCMOS at 92 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVCMOS at 97 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVCMOS at 99 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVCMOS at 100 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVCMOS at 112 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVCMOS at 113 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVCMOS at 114 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVCMOS at 118 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVCMOS at 119 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 75
    Info (169178): Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 17
    Info (169178): Pin aud_dac_lrck uses I/O standard 3.3-V LVCMOS at 24 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 50
    Info (169178): Pin aud_bclk uses I/O standard 3.3-V LVCMOS at 26 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 48
    Info (169178): Pin pb[1] uses I/O standard 3.3-V LVCMOS at 45 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 35
    Info (169178): Pin pb[0] uses I/O standard 3.3-V LVCMOS at 46 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 35
    Info (169178): Pin pb[3] uses I/O standard 3.3-V LVCMOS at 43 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 35
    Info (169178): Pin pb[2] uses I/O standard 3.3-V LVCMOS at 44 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 35
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVCMOS at 32 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 16
    Info (169178): Pin sw[7] uses I/O standard 3.3-V LVCMOS at 141 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin sw[6] uses I/O standard 3.3-V LVCMOS at 39 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin sw[5] uses I/O standard 3.3-V LVCMOS at 6 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin sw[4] uses I/O standard 3.3-V LVCMOS at 8 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin sw[3] uses I/O standard 3.3-V LVCMOS at 11 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin sw[2] uses I/O standard 3.3-V LVCMOS at 14 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin sw[1] uses I/O standard 3.3-V LVCMOS at 13 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin sw[0] uses I/O standard 3.3-V LVCMOS at 30 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 31
    Info (169178): Pin aud_adc_lrck uses I/O standard 3.3-V LVCMOS at 21 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 52
    Info (169178): Pin aud_adc_dat uses I/O standard 3.3-V LVCMOS at 22 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 51
    Info (169178): Pin uart_rx uses I/O standard 3.3-V LVCMOS at 127 File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 56
Warning (14579): Pin leds[2] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin leds[3] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin leds[4] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin leds[5] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[0] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[1] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[2] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[4] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[5] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[6] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_data[7] uses I/O standard 3.3-V LVCMOS located at 126 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin aud_scl uses I/O standard 3.3-V LVCMOS located at 15 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin aud_dac_dat uses I/O standard 3.3-V LVCMOS located at 25 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_tx uses I/O standard 3.3-V LVCMOS located at 124 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sd_clk uses I/O standard 3.3-V LVCMOS located at 131 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sd_cmd uses I/O standard 3.3-V LVCMOS located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sd_dat3 uses I/O standard 3.3-V LVCMOS located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sd_dat0 uses I/O standard 3.3-V LVCMOS located at 130 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin aud_dac_lrck uses I/O standard 3.3-V LVCMOS located at 24 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[7] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[5] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[4] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[3] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[2] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin sw[1] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin aud_adc_lrck uses I/O standard 3.3-V LVCMOS located at 21 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin aud_adc_dat uses I/O standard 3.3-V LVCMOS located at 22 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (14579): Pin uart_rx uses I/O standard 3.3-V LVCMOS located at 127 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin sd_cmd has a permanently enabled output enable File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 61
    Info (169065): Pin sd_dat3 has a permanently enabled output enable File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 63
    Info (169065): Pin sd_dat0 has a permanently disabled output enable File: C:/Users/z363liu/ECE224/LogicalStep/LogicalStep_top.v Line: 64
Info (144001): Generated suppressed messages file C:/Users/z363liu/ECE224/LogicalStep/output_files/LogicalStep_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 1599 megabytes
    Info: Processing ended: Thu Sep 28 16:30:47 2017
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:57


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/z363liu/ECE224/LogicalStep/output_files/LogicalStep_top.fit.smsg.


