Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 29bf70df0c2842b4ad2b3fa341e8ecb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_test_behav xil_defaultlib.shift_register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.shift_register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_test_behav
