{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543905369684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543905369684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 23:36:09 2018 " "Processing started: Mon Dec 03 23:36:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543905369684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543905369684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543905369684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543905370199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543905370199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/delij/documents/ece 3710/ece-3710/regfile/hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/delij/documents/ece 3710/ece-3710/regfile/hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexTo7Seg " "Found entity 1: hexTo7Seg" {  } { { "../regFile/hexTo7Seg.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/regFile/hexTo7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543905378429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543905378429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_fsm " "Found entity 1: memory_fsm" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543905378445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543905378445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543905378445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543905378445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_fsm " "Elaborating entity \"memory_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 memory_fsm.v(160) " "Verilog HDL assignment warning at memory_fsm.v(160): truncated value with size 16 to match size of target (10)" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 memory_fsm.v(161) " "Verilog HDL assignment warning at memory_fsm.v(161): truncated value with size 16 to match size of target (10)" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out0 memory_fsm.v(25) " "Output port \"out0\" at memory_fsm.v(25) has no driver" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out1 memory_fsm.v(25) " "Output port \"out1\" at memory_fsm.v(25) has no driver" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out2 memory_fsm.v(25) " "Output port \"out2\" at memory_fsm.v(25) has no driver" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out3 memory_fsm.v(25) " "Output port \"out3\" at memory_fsm.v(25) has no driver" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out4 memory_fsm.v(25) " "Output port \"out4\" at memory_fsm.v(25) has no driver" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out5 memory_fsm.v(25) " "Output port \"out5\" at memory_fsm.v(25) has no driver" {  } { { "memory_fsm.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543905378492 "|memory_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:m " "Elaborating entity \"memory\" for hierarchy \"memory:m\"" {  } { { "memory_fsm.v" "m" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543905378507 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "memory.txt memory.v(38) " "Verilog HDL File I/O error at memory.v(38): can't open Verilog Design File \"memory.txt\"" {  } { { "memory.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory.v" 38 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543905378523 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "memory:m " "Can't elaborate user hierarchy \"memory:m\"" {  } { { "memory_fsm.v" "m" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/memory/memory_fsm.v" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543905378523 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543905378601 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 03 23:36:18 2018 " "Processing ended: Mon Dec 03 23:36:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543905378601 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543905378601 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543905378601 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543905378601 ""}
