Running: xsim.dir/uart_rx_ctrl_led_tb_time_synth/xsimk.exe -simmode gui -wdb uart_rx_ctrl_led_tb_time_synth.wdb -simrunnum 0 -socket 64554
Design successfully loaded
Design Loading Memory Usage: 13756 KB (Peak: 13756 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 32572 KB (Peak: 32572 KB)
Simulation CPU Usage: 240686 ms
