

================================================================
== Vivado HLS Report for 'ProxGS'
================================================================
* Date:           Thu Jan 14 15:49:11 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   594785|   594785| 5.948 ms | 5.948 ms |  594785|  594785|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_fft_top_2D_fu_452  |fft_top_2D  |   256258|   256258| 2.563 ms | 2.563 ms |  256258|  256258|   none  |
        +-----------------------+------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 1.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- Loop 2       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 2.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- for_y_for_x  |    16407|    16407|        25|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16436|    16436|        54|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16394|    16394|        12|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    883|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       18|     64|   21510|  24475|    0|
|Memory           |      128|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    737|    -|
|Register         |        0|      -|    5493|    480|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      146|     64|   27003|  26575|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       52|     29|      25|     49|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |ProxGS_dadd_64ns_ncg_U40  |ProxGS_dadd_64ns_ncg  |        0|      3|    445|  1149|    0|
    |ProxGS_dadd_64ns_ncg_U41  |ProxGS_dadd_64ns_ncg  |        0|      3|    445|  1149|    0|
    |ProxGS_ddiv_64ns_pcA_U44  |ProxGS_ddiv_64ns_pcA  |        0|      0|   3211|  3658|    0|
    |ProxGS_ddiv_64ns_pcA_U45  |ProxGS_ddiv_64ns_pcA  |        0|      0|   3211|  3658|    0|
    |ProxGS_dmul_64ns_ocq_U42  |ProxGS_dmul_64ns_ocq  |        0|     11|    317|   578|    0|
    |ProxGS_dmul_64ns_ocq_U43  |ProxGS_dmul_64ns_ocq  |        0|     11|    317|   578|    0|
    |ProxGS_fcmp_32ns_mb6_U39  |ProxGS_fcmp_32ns_mb6  |        0|      0|     66|   239|    0|
    |ProxGS_fdiv_32ns_ibs_U30  |ProxGS_fdiv_32ns_ibs  |        0|      0|    761|   994|    0|
    |ProxGS_fmul_32ns_hbi_U26  |ProxGS_fmul_32ns_hbi  |        0|      3|    143|   321|    0|
    |ProxGS_fmul_32ns_hbi_U27  |ProxGS_fmul_32ns_hbi  |        0|      3|    143|   321|    0|
    |ProxGS_fmul_32ns_hbi_U28  |ProxGS_fmul_32ns_hbi  |        0|      3|    143|   321|    0|
    |ProxGS_fmul_32ns_hbi_U29  |ProxGS_fmul_32ns_hbi  |        0|      3|    143|   321|    0|
    |ProxGS_fpext_32nslbW_U34  |ProxGS_fpext_32nslbW  |        0|      0|    100|   138|    0|
    |ProxGS_fpext_32nslbW_U35  |ProxGS_fpext_32nslbW  |        0|      0|    100|   138|    0|
    |ProxGS_fpext_32nslbW_U36  |ProxGS_fpext_32nslbW  |        0|      0|    100|   138|    0|
    |ProxGS_fpext_32nslbW_U37  |ProxGS_fpext_32nslbW  |        0|      0|    100|   138|    0|
    |ProxGS_fpext_32nslbW_U38  |ProxGS_fpext_32nslbW  |        0|      0|    100|   138|    0|
    |ProxGS_fptrunc_64kbM_U32  |ProxGS_fptrunc_64kbM  |        0|      0|    128|   277|    0|
    |ProxGS_fptrunc_64kbM_U33  |ProxGS_fptrunc_64kbM  |        0|      0|    128|   277|    0|
    |ProxGS_sitofp_32njbC_U31  |ProxGS_sitofp_32njbC  |        0|      0|    340|   554|    0|
    |grp_fft_top_2D_fu_452     |fft_top_2D            |       18|     24|  11069|  9390|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |       18|     64|  21510| 24475|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fft_result_M_real_U  |ProxGS_fft_resultfYi  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |fft_result_M_imag_U  |ProxGS_fft_resultfYi  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |tmp_M_real_U         |ProxGS_tmp_M_real     |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |tmp_M_imag_U         |ProxGS_tmp_M_real     |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                      |      128|  0|   0|    0|  65536|  128|     4|      2097152|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1044_fu_769_p2      |     +    |      0|  0|   23|          16|          16|
    |add_ln13_1_fu_565_p2      |     +    |      0|  0|   15|           7|           1|
    |add_ln13_2_fu_597_p2      |     +    |      0|  0|   15|           7|           1|
    |add_ln13_3_fu_603_p2      |     +    |      0|  0|   15|           7|           1|
    |add_ln13_fu_559_p2        |     +    |      0|  0|   15|           7|           1|
    |add_ln26_fu_719_p2        |     +    |      0|  0|   21|          15|           1|
    |add_ln321_fu_887_p2       |     +    |      0|  0|   23|          16|          16|
    |add_ln339_fu_948_p2       |     +    |      0|  0|   15|           8|           9|
    |add_ln54_fu_641_p2        |     +    |      0|  0|   21|          15|           1|
    |add_ln555_fu_691_p2       |     +    |      0|  0|   23|          16|          16|
    |add_ln68_fu_837_p2        |     +    |      0|  0|   21|          15|           1|
    |x_1_fu_703_p2             |     +    |      0|  0|   15|           8|           1|
    |x_2_fu_898_p2             |     +    |      0|  0|   15|           1|           8|
    |x_fu_784_p2               |     +    |      0|  0|   15|           8|           1|
    |y_1_fu_647_p2             |     +    |      0|  0|   15|           8|           1|
    |y_2_fu_843_p2             |     +    |      0|  0|   15|           1|           8|
    |y_fu_725_p2               |     +    |      0|  0|   15|           1|           8|
    |sub_ln1311_fu_962_p2      |     -    |      0|  0|   15|           7|           8|
    |sub_ln59_fu_1034_p2       |     -    |      0|  0|   15|           1|           8|
    |and_ln32_fu_825_p2        |    and   |      0|  0|    2|           1|           1|
    |icmp_ln13_1_fu_591_p2     |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln13_2_fu_623_p2     |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln13_3_fu_629_p2     |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln13_fu_585_p2       |   icmp   |      0|  0|   11|           7|           2|
    |icmp_ln26_fu_713_p2       |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln28_fu_731_p2       |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln32_1_fu_813_p2     |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln32_fu_807_p2       |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln54_fu_635_p2       |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln56_fu_653_p2       |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln68_fu_831_p2       |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln70_fu_849_p2       |   icmp   |      0|  0|   13|           8|           9|
    |r_V_fu_992_p2             |   lshr   |      0|  0|   73|          25|          25|
    |or_ln32_fu_819_p2         |    or    |      0|  0|    2|           1|           1|
    |select_ln1312_fu_1026_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln32_1_fu_745_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln32_fu_737_p3     |  select  |      0|  0|    8|           1|           1|
    |select_ln59_1_fu_659_p3   |  select  |      0|  0|    8|           1|           1|
    |select_ln59_2_fu_667_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln75_1_fu_863_p3   |  select  |      0|  0|    8|           1|           8|
    |select_ln75_fu_855_p3     |  select  |      0|  0|    8|           1|           1|
    |ush_fu_972_p3             |  select  |      0|  0|    9|           1|           9|
    |x_io_V_d0                 |  select  |      0|  0|    8|           1|           8|
    |r_V_1_fu_998_p2           |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|    2|           2|           1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  883|         416|         360|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter24                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter53                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter11                  |   9|          2|    1|          2|
    |ap_phi_mux_y_0_i12_phi_fu_434_p4          |   9|          2|    8|         16|
    |ap_phi_mux_y_0_i_phi_fu_344_p4            |   9|          2|    8|         16|
    |ap_phi_mux_y_0_phi_fu_377_p4              |   9|          2|    8|         16|
    |ap_phi_reg_pp1_iter3_phi_ln41_1_reg_407   |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter3_phi_ln41_reg_395     |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter53_phi_ln41_1_reg_407  |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter53_phi_ln41_reg_395    |   9|          2|   32|         64|
    |fft_result_M_imag_address0                |  27|          5|   14|         70|
    |fft_result_M_imag_ce0                     |  21|          4|    1|          4|
    |fft_result_M_imag_d0                      |  15|          3|   32|         96|
    |fft_result_M_imag_we0                     |  15|          3|    1|          3|
    |fft_result_M_real_address0                |  27|          5|   14|         70|
    |fft_result_M_real_ce0                     |  21|          4|    1|          4|
    |fft_result_M_real_d0                      |  15|          3|   32|         96|
    |fft_result_M_real_we0                     |  15|          3|    1|          3|
    |grp_fft_top_2D_fu_452_direction           |  15|          3|    1|          3|
    |grp_fft_top_2D_fu_452_in_M_imag_q0        |  15|          3|   32|         96|
    |grp_fft_top_2D_fu_452_in_M_real_q0        |  15|          3|   32|         96|
    |grp_fu_463_p0                             |  15|          3|   32|         96|
    |grp_fu_463_p1                             |  15|          3|   32|         96|
    |grp_fu_468_p0                             |  15|          3|   32|         96|
    |grp_fu_468_p1                             |  15|          3|   32|         96|
    |indvar_flatten11_reg_362                  |   9|          2|   15|         30|
    |indvar_flatten23_reg_419                  |   9|          2|   15|         30|
    |indvar_flatten_reg_329                    |   9|          2|   15|         30|
    |phi_ln13_1_reg_295                        |   9|          2|    7|         14|
    |phi_ln13_2_reg_306                        |   9|          2|    7|         14|
    |phi_ln13_3_reg_318                        |   9|          2|    7|         14|
    |phi_ln13_reg_283                          |   9|          2|    7|         14|
    |tmp_M_imag_address0                       |  27|          5|   14|         70|
    |tmp_M_imag_ce0                            |  21|          4|    1|          4|
    |tmp_M_imag_d0                             |  15|          3|   32|         96|
    |tmp_M_imag_we0                            |  15|          3|    1|          3|
    |tmp_M_real_address0                       |  33|          6|   14|         84|
    |tmp_M_real_ce0                            |  21|          4|    1|          4|
    |tmp_M_real_d0                             |  21|          4|   32|        128|
    |tmp_M_real_we0                            |  15|          3|    1|          3|
    |x_0_i13_reg_441                           |   9|          2|    8|         16|
    |x_0_i_reg_351                             |   9|          2|    8|         16|
    |x_0_reg_384                               |   9|          2|    8|         16|
    |x_io_V_address0                           |  15|          3|   14|         42|
    |y_0_i12_reg_430                           |   9|          2|    8|         16|
    |y_0_i_reg_340                             |   9|          2|    8|         16|
    |y_0_reg_373                               |   9|          2|    8|         16|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 737|        152|  679|       1931|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln13_2_reg_1062                       |   7|   0|    7|          0|
    |add_ln13_reg_1046                         |   7|   0|    7|          0|
    |and_ln32_reg_1182                         |   1|   0|    1|          0|
    |ap_CS_fsm                                 |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                   |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter10_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter10_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter14_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter15_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter16_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter17_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter18_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter19_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter20_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter21_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter22_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter22_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter23_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter23_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter24_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter24_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter25_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter25_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter26_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter26_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter27_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter27_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter28_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter28_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter29_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter29_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter30_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter30_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter31_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter31_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter32_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter32_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter33_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter33_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter34_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter34_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter35_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter35_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter36_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter36_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter37_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter37_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter38_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter38_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter39_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter39_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter40_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter40_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter41_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter41_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter42_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter42_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter43_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter43_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter44_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter44_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter45_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter45_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter46_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter46_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter47_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter47_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter48_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter48_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter49_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter49_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter50_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter50_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter51_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter51_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter52_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter52_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter53_phi_ln41_1_reg_407  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter53_phi_ln41_reg_395    |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_phi_ln41_reg_395     |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_phi_ln41_1_reg_407   |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_phi_ln41_reg_395     |  32|   0|   32|          0|
    |coe_a_M_imag_addr_reg_1148                |  14|   0|   14|          0|
    |coe_a_M_imag_load_reg_1211                |  32|   0|   32|          0|
    |coe_a_M_real_addr_reg_1143                |  14|   0|   14|          0|
    |coe_a_M_real_load_reg_1201                |  32|   0|   32|          0|
    |coe_b_load_reg_1175                       |  32|   0|   32|          0|
    |fft_result_M_imag_a_1_reg_1164            |  14|   0|   14|          0|
    |fft_result_M_real_a_1_reg_1158            |  14|   0|   14|          0|
    |grp_fft_top_2D_fu_452_ap_start_reg        |   1|   0|    1|          0|
    |icmp_ln26_reg_1129                        |   1|   0|    1|          0|
    |icmp_ln54_reg_1080                        |   1|   0|    1|          0|
    |icmp_ln68_reg_1282                        |   1|   0|    1|          0|
    |indvar_flatten11_reg_362                  |  15|   0|   15|          0|
    |indvar_flatten23_reg_419                  |  15|   0|   15|          0|
    |indvar_flatten_reg_329                    |  15|   0|   15|          0|
    |input_data_im_reg_1267                    |  32|   0|   32|          0|
    |input_data_re_reg_1262                    |  32|   0|   32|          0|
    |p_Result_s_reg_1316                       |   1|   0|    1|          0|
    |p_r_assign_1_reg_1124                     |  32|   0|   32|          0|
    |phi_ln13_1_reg_295                        |   7|   0|    7|          0|
    |phi_ln13_2_reg_306                        |   7|   0|    7|          0|
    |phi_ln13_3_reg_318                        |   7|   0|    7|          0|
    |phi_ln13_reg_283                          |   7|   0|    7|          0|
    |reg_548                                   |  32|   0|   32|          0|
    |reg_554                                   |  32|   0|   32|          0|
    |select_ln1312_reg_1321                    |   8|   0|    8|          0|
    |select_ln32_1_reg_1138                    |   8|   0|    8|          0|
    |select_ln59_2_reg_1089                    |   8|   0|    8|          0|
    |select_ln75_1_reg_1291                    |   8|   0|    8|          0|
    |tmp_11_reg_1231                           |  64|   0|   64|          0|
    |tmp_12_reg_1247                           |  64|   0|   64|          0|
    |tmp_13_reg_1257                           |  64|   0|   64|          0|
    |tmp_1_reg_1252                            |  64|   0|   64|          0|
    |tmp_2_reg_1206                            |  64|   0|   64|          0|
    |tmp_3_reg_1226                            |  64|   0|   64|          0|
    |tmp_5_reg_1196                            |  64|   0|   64|          0|
    |tmp_6_reg_1216                            |  64|   0|   64|          0|
    |tmp_8_reg_1221                            |  64|   0|   64|          0|
    |tmp_9_reg_1236                            |  64|   0|   64|          0|
    |tmp_M_real_load_reg_1311                  |  32|   0|   32|          0|
    |tmp_i_reg_1119                            |  32|   0|   32|          0|
    |tmp_s_reg_1241                            |  64|   0|   64|          0|
    |x_0_i13_reg_441                           |   8|   0|    8|          0|
    |x_0_i_reg_351                             |   8|   0|    8|          0|
    |x_0_reg_384                               |   8|   0|    8|          0|
    |x_io_V_load_reg_1109                      |   8|   0|    8|          0|
    |y_0_i12_reg_430                           |   8|   0|    8|          0|
    |y_0_i_reg_340                             |   8|   0|    8|          0|
    |y_0_reg_373                               |   8|   0|    8|          0|
    |zext_ln321_1_reg_1296                     |  16|   0|   64|         48|
    |zext_ln555_2_reg_1094                     |  16|   0|   64|         48|
    |and_ln32_reg_1182                         |  64|  64|    1|          0|
    |coe_a_M_imag_addr_reg_1148                |  64|  32|   14|          0|
    |coe_a_M_real_addr_reg_1143                |  64|  32|   14|          0|
    |coe_b_load_reg_1175                       |  64|  32|   32|          0|
    |fft_result_M_imag_a_1_reg_1164            |  64|  64|   14|          0|
    |fft_result_M_real_a_1_reg_1158            |  64|  64|   14|          0|
    |icmp_ln26_reg_1129                        |  64|  64|    1|          0|
    |icmp_ln54_reg_1080                        |  64|  32|    1|          0|
    |icmp_ln68_reg_1282                        |  64|  32|    1|          0|
    |zext_ln321_1_reg_1296                     |  64|  32|   64|         48|
    |zext_ln555_2_reg_1094                     |  64|  32|   64|         48|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |5493| 480| 5105|        192|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    ProxGS    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    ProxGS    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    ProxGS    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    ProxGS    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    ProxGS    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    ProxGS    | return value |
|x_io_V_address0        | out |   14|  ap_memory |    x_io_V    |     array    |
|x_io_V_ce0             | out |    1|  ap_memory |    x_io_V    |     array    |
|x_io_V_we0             | out |    1|  ap_memory |    x_io_V    |     array    |
|x_io_V_d0              | out |    8|  ap_memory |    x_io_V    |     array    |
|x_io_V_q0              |  in |    8|  ap_memory |    x_io_V    |     array    |
|coe_a_M_real_address0  | out |   14|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_real_ce0       | out |    1|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_real_q0        |  in |   32|  ap_memory | coe_a_M_real |     array    |
|coe_a_M_imag_address0  | out |   14|  ap_memory | coe_a_M_imag |     array    |
|coe_a_M_imag_ce0       | out |    1|  ap_memory | coe_a_M_imag |     array    |
|coe_a_M_imag_q0        |  in |   32|  ap_memory | coe_a_M_imag |     array    |
|coe_b_address0         | out |   14|  ap_memory |     coe_b    |     array    |
|coe_b_ce0              | out |    1|  ap_memory |     coe_b    |     array    |
|coe_b_q0               |  in |   32|  ap_memory |     coe_b    |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25
  * Pipeline-1: initiation interval (II) = 1, depth = 54
  * Pipeline-2: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 3
  Pipeline-0 : II = 1, D = 25, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
  Pipeline-1 : II = 1, D = 54, States = { 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
  Pipeline-2 : II = 1, D = 12, States = { 89 90 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 31 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 6 
31 --> 32 
32 --> 33 
33 --> 87 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 33 
87 --> 88 
88 --> 89 
89 --> 101 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 89 
101 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %x_io_V), !map !208"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_a_M_real), !map !214"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_a_M_imag), !map !218"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_b), !map !222"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ProxGS_str) nounwind"   --->   Operation 106 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%tmp_M_real = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 107 'alloca' 'tmp_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%tmp_M_imag = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 108 'alloca' 'tmp_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%fft_result_M_real = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 109 'alloca' 'fft_result_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 110 [1/1] (3.25ns)   --->   "%fft_result_M_imag = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 110 'alloca' 'fft_result_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 111 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 111 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i7 [ 0, %0 ], [ %add_ln13, %arrayctor.loop1 ]" [proximal.cpp:13]   --->   Operation 112 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.87ns)   --->   "%add_ln13 = add i7 %phi_ln13, 1" [proximal.cpp:13]   --->   Operation 113 'add' 'add_ln13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 114 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 115 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%phi_ln13_1 = phi i7 [ 0, %arrayctor.loop ], [ %add_ln13_1, %arrayctor.loop3 ]" [proximal.cpp:13]   --->   Operation 116 'phi' 'phi_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.87ns)   --->   "%add_ln13_1 = add i7 %phi_ln13_1, 1" [proximal.cpp:13]   --->   Operation 117 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln13, i7 %phi_ln13_1)" [proximal.cpp:13]   --->   Operation 118 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i14 %tmp to i64" [proximal.cpp:13]   --->   Operation 119 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_M_real_addr = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln1027" [proximal.cpp:13]   --->   Operation 120 'getelementptr' 'tmp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln1027" [proximal.cpp:13]   --->   Operation 121 'getelementptr' 'tmp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_real_addr, align 8" [proximal.cpp:13]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 123 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr, align 4" [proximal.cpp:13]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 124 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %phi_ln13_1, -1" [proximal.cpp:13]   --->   Operation 124 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 125 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %arrayctor.loop1, label %arrayctor.loop3" [proximal.cpp:13]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.48ns)   --->   "%icmp_ln13_1 = icmp eq i7 %phi_ln13, -1" [proximal.cpp:13]   --->   Operation 127 'icmp' 'icmp_ln13_1' <Predicate = (icmp_ln13)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [proximal.cpp:13]   --->   Operation 128 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [proximal.cpp:13]   --->   Operation 129 'br' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%phi_ln13_2 = phi i7 [ %add_ln13_2, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [proximal.cpp:13]   --->   Operation 130 'phi' 'phi_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.87ns)   --->   "%add_ln13_2 = add i7 %phi_ln13_2, 1" [proximal.cpp:13]   --->   Operation 131 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 132 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 133 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%phi_ln13_3 = phi i7 [ 0, %arrayctor.loop4 ], [ %add_ln13_3, %arrayctor.loop7 ]" [proximal.cpp:13]   --->   Operation 134 'phi' 'phi_ln13_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.87ns)   --->   "%add_ln13_3 = add i7 %phi_ln13_3, 1" [proximal.cpp:13]   --->   Operation 135 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln13_2, i7 %phi_ln13_3)" [proximal.cpp:13]   --->   Operation 136 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i14 %tmp_16 to i64" [proximal.cpp:13]   --->   Operation 137 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%fft_result_M_real_a = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1027_1" [proximal.cpp:13]   --->   Operation 138 'getelementptr' 'fft_result_M_real_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1027_1" [proximal.cpp:13]   --->   Operation 139 'getelementptr' 'fft_result_M_imag_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_real_a, align 8" [proximal.cpp:13]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 141 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_imag_a, align 4" [proximal.cpp:13]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 142 [1/1] (1.48ns)   --->   "%icmp_ln13_2 = icmp eq i7 %phi_ln13_3, -1" [proximal.cpp:13]   --->   Operation 142 'icmp' 'icmp_ln13_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 143 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_2, label %arrayctor.loop45, label %arrayctor.loop7" [proximal.cpp:13]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.48ns)   --->   "%icmp_ln13_3 = icmp eq i7 %phi_ln13_2, -1" [proximal.cpp:13]   --->   Operation 145 'icmp' 'icmp_ln13_3' <Predicate = (icmp_ln13_2)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %.preheader.preheader.preheader, label %arrayctor.loop4" [proximal.cpp:13]   --->   Operation 146 'br' <Predicate = (icmp_ln13_2)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 147 'br' <Predicate = (icmp_ln13_2 & icmp_ln13_3)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ %add_ln54, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 148 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ %select_ln59_2, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 149 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ %x_1, %for_x ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 150 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (2.31ns)   --->   "%icmp_ln54 = icmp eq i15 %indvar_flatten, -16384" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 151 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.94ns)   --->   "%add_ln54 = add i15 %indvar_flatten, 1" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 152 'add' 'add_ln54' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %P2S.exit, label %for_x" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (1.91ns)   --->   "%y_1 = add i8 %y_0_i, 1" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 154 'add' 'y_1' <Predicate = (!icmp_ln54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.55ns)   --->   "%icmp_ln56 = icmp eq i8 %x_0_i, -128" [proximal.cpp:56->proximal.cpp:22]   --->   Operation 155 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.24ns)   --->   "%select_ln59_1 = select i1 %icmp_ln56, i8 0, i8 %x_0_i" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 156 'select' 'select_ln59_1' <Predicate = (!icmp_ln54)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (1.24ns)   --->   "%select_ln59_2 = select i1 %icmp_ln56, i8 %y_1, i8 %y_0_i" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 157 'select' 'select_ln59_2' <Predicate = (!icmp_ln54)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln59_2, i7 0)" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 158 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i15 %tmp_17 to i16" [proximal.cpp:57->proximal.cpp:22]   --->   Operation 159 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln555_1 = zext i8 %select_ln59_1 to i16" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 160 'zext' 'zext_ln555_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.94ns)   --->   "%add_ln555 = add i16 %zext_ln555_1, %zext_ln57" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 161 'add' 'add_ln555' <Predicate = (!icmp_ln54)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln555_2 = zext i16 %add_ln555 to i64" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 162 'zext' 'zext_ln555_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%x_io_V_addr = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln555_2" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 163 'getelementptr' 'x_io_V_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr_1 = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln555_2" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 164 'getelementptr' 'tmp_M_imag_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (3.25ns)   --->   "%x_io_V_load = load i8* %x_io_V_addr, align 1" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 165 'load' 'x_io_V_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 166 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr_1, align 4" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 166 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 167 [1/1] (1.91ns)   --->   "%x_1 = add i8 %select_ln59_1, 1" [proximal.cpp:56->proximal.cpp:22]   --->   Operation 167 'add' 'x_1' <Predicate = (!icmp_ln54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 168 [1/2] (3.25ns)   --->   "%x_io_V_load = load i8* %x_io_V_addr, align 1" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 168 'load' 'x_io_V_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i8 %x_io_V_load to i32" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 169 'zext' 'zext_ln555' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 170 [6/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 170 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 171 [5/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 171 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 172 [4/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 172 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 173 [3/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 173 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 174 [2/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 174 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 175 [1/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 175 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 176 [16/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 176 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 177 [15/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 177 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 178 [14/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 178 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 179 [13/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 179 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 180 [12/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 180 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 181 [11/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 181 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 182 [10/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 182 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 183 [9/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 183 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 184 [8/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 184 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 185 [7/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 185 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 186 [6/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 186 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 187 [5/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 187 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 188 [4/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 188 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 189 [3/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 189 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 190 [2/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 190 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 191 [1/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 191 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 192 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 193 'speclooptripcount' 'empty_69' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:57->proximal.cpp:22]   --->   Operation 194 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:57->proximal.cpp:22]   --->   Operation 195 'specregionbegin' 'tmp_16_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:58->proximal.cpp:22]   --->   Operation 196 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_M_real_addr_1 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln555_2" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 197 'getelementptr' 'tmp_M_real_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (3.25ns)   --->   "store float %p_r_assign_1, float* %tmp_M_real_addr_1, align 4" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 198 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_16_i)" [proximal.cpp:61->proximal.cpp:22]   --->   Operation 199 'specregionend' 'empty_70' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 200 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 1.76>
ST_31 : Operation 201 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:24]   --->   Operation 201 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 7> <Delay = 1.76>
ST_32 : Operation 202 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:24]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 203 [1/1] (1.76ns)   --->   "br label %1" [proximal.cpp:26]   --->   Operation 203 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 8> <Delay = 8.36>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ 0, %P2S.exit ], [ %add_ln26, %for_x_end ]" [proximal.cpp:26]   --->   Operation 204 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %P2S.exit ], [ %select_ln32_1, %for_x_end ]" [proximal.cpp:32]   --->   Operation 205 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %P2S.exit ], [ %x, %for_x_end ]"   --->   Operation 206 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (2.31ns)   --->   "%icmp_ln26 = icmp eq i15 %indvar_flatten11, -16384" [proximal.cpp:26]   --->   Operation 207 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 208 [1/1] (1.94ns)   --->   "%add_ln26 = add i15 %indvar_flatten11, 1" [proximal.cpp:26]   --->   Operation 208 'add' 'add_ln26' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %3, label %for_x_begin" [proximal.cpp:26]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (1.91ns)   --->   "%y = add i8 1, %y_0" [proximal.cpp:26]   --->   Operation 210 'add' 'y' <Predicate = (!icmp_ln26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp eq i8 %x_0, -128" [proximal.cpp:28]   --->   Operation 211 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 212 [1/1] (1.24ns)   --->   "%select_ln32 = select i1 %icmp_ln28, i8 0, i8 %x_0" [proximal.cpp:32]   --->   Operation 212 'select' 'select_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 213 [1/1] (1.24ns)   --->   "%select_ln32_1 = select i1 %icmp_ln28, i8 %y, i8 %y_0" [proximal.cpp:32]   --->   Operation 213 'select' 'select_ln32_1' <Predicate = (!icmp_ln26)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln32_1, i7 0)" [proximal.cpp:33]   --->   Operation 214 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i15 %tmp_18 to i16" [proximal.cpp:29]   --->   Operation 215 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i8 %select_ln32 to i16" [proximal.cpp:33]   --->   Operation 216 'zext' 'zext_ln1044' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (1.94ns)   --->   "%add_ln1044 = add i16 %zext_ln29, %zext_ln1044" [proximal.cpp:33]   --->   Operation 217 'add' 'add_ln1044' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i16 %add_ln1044 to i64" [proximal.cpp:33]   --->   Operation 218 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 219 [1/1] (0.00ns)   --->   "%coe_a_M_real_addr = getelementptr [16384 x float]* %coe_a_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:33]   --->   Operation 219 'getelementptr' 'coe_a_M_real_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%coe_a_M_imag_addr = getelementptr [16384 x float]* %coe_a_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:34]   --->   Operation 220 'getelementptr' 'coe_a_M_imag_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%coe_b_addr = getelementptr [16384 x float]* %coe_b, i64 0, i64 %zext_ln1044_1" [proximal.cpp:32]   --->   Operation 221 'getelementptr' 'coe_b_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%fft_result_M_real_a_1 = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:33]   --->   Operation 222 'getelementptr' 'fft_result_M_real_a_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a_1 = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:34]   --->   Operation 223 'getelementptr' 'fft_result_M_imag_a_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 224 [2/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:32]   --->   Operation 224 'load' 'coe_b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_33 : Operation 225 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln32, 1" [proximal.cpp:28]   --->   Operation 225 'add' 'x' <Predicate = (!icmp_ln26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 9> <Delay = 8.68>
ST_34 : Operation 226 [1/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:32]   --->   Operation 226 'load' 'coe_b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_34 : Operation 227 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:32]   --->   Operation 227 'fcmp' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 8.17>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 228 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 229 'speclooptripcount' 'empty_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:29]   --->   Operation 230 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:29]   --->   Operation 231 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %coe_b_load to i32" [proximal.cpp:32]   --->   Operation 232 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [proximal.cpp:32]   --->   Operation 233 'partselect' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [proximal.cpp:32]   --->   Operation 234 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 235 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp_14, -1" [proximal.cpp:32]   --->   Operation 235 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 236 [1/1] (2.44ns)   --->   "%icmp_ln32_1 = icmp eq i23 %trunc_ln32, 0" [proximal.cpp:32]   --->   Operation 236 'icmp' 'icmp_ln32_1' <Predicate = (!icmp_ln26)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, %icmp_ln32" [proximal.cpp:32]   --->   Operation 237 'or' 'or_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 238 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:32]   --->   Operation 238 'fcmp' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, %tmp_15" [proximal.cpp:32]   --->   Operation 239 'and' 'and_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 240 [1/1] (1.76ns)   --->   "br i1 %and_ln32, label %for_x_end, label %2" [proximal.cpp:32]   --->   Operation 240 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_35 : Operation 241 [2/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:33]   --->   Operation 241 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_35 : Operation 242 [2/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:34]   --->   Operation 242 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 36 <SV = 11> <Delay = 7.69>
ST_36 : Operation 243 [1/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:33]   --->   Operation 243 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 244 [2/2] (4.43ns)   --->   "%tmp_5 = fpext float %fft_result_M_real_l to double" [proximal.cpp:33]   --->   Operation 244 'fpext' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 245 [2/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:33]   --->   Operation 245 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 246 [1/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:34]   --->   Operation 246 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 247 [2/2] (4.43ns)   --->   "%tmp_2 = fpext float %fft_result_M_imag_l to double" [proximal.cpp:34]   --->   Operation 247 'fpext' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 248 [2/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:34]   --->   Operation 248 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 37 <SV = 12> <Delay = 4.43>
ST_37 : Operation 249 [1/2] (4.43ns)   --->   "%tmp_5 = fpext float %fft_result_M_real_l to double" [proximal.cpp:33]   --->   Operation 249 'fpext' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 250 [1/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:33]   --->   Operation 250 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_37 : Operation 251 [1/2] (4.43ns)   --->   "%tmp_2 = fpext float %fft_result_M_imag_l to double" [proximal.cpp:34]   --->   Operation 251 'fpext' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 252 [1/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:34]   --->   Operation 252 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 38 <SV = 13> <Delay = 7.78>
ST_38 : Operation 253 [6/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:33]   --->   Operation 253 'dmul' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 254 'fmul' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 255 [6/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_2, 2.550000e+02" [proximal.cpp:34]   --->   Operation 255 'dmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 256 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 256 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 7.78>
ST_39 : Operation 257 [5/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:33]   --->   Operation 257 'dmul' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 258 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 258 'fmul' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 259 [5/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_2, 2.550000e+02" [proximal.cpp:34]   --->   Operation 259 'dmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 260 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 260 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 7.78>
ST_40 : Operation 261 [4/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:33]   --->   Operation 261 'dmul' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 262 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 262 'fmul' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 263 [4/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_2, 2.550000e+02" [proximal.cpp:34]   --->   Operation 263 'dmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 264 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 264 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 7.78>
ST_41 : Operation 265 [3/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:33]   --->   Operation 265 'dmul' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 266 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 266 'fmul' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [3/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_2, 2.550000e+02" [proximal.cpp:34]   --->   Operation 267 'dmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 268 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 268 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 7.78>
ST_42 : Operation 269 [2/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:33]   --->   Operation 269 'dmul' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 270 [2/2] (4.43ns)   --->   "%tmp_8 = fpext float %tmp_7 to double" [proximal.cpp:33]   --->   Operation 270 'fpext' 'tmp_8' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 271 [2/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_2, 2.550000e+02" [proximal.cpp:34]   --->   Operation 271 'dmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 272 [2/2] (4.43ns)   --->   "%tmp_11 = fpext float %tmp_10 to double" [proximal.cpp:34]   --->   Operation 272 'fpext' 'tmp_11' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 18> <Delay = 7.78>
ST_43 : Operation 273 [1/6] (7.78ns)   --->   "%tmp_6 = fmul double %tmp_5, 2.550000e+02" [proximal.cpp:33]   --->   Operation 273 'dmul' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 274 [1/2] (4.43ns)   --->   "%tmp_8 = fpext float %tmp_7 to double" [proximal.cpp:33]   --->   Operation 274 'fpext' 'tmp_8' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 275 [1/6] (7.78ns)   --->   "%tmp_3 = fmul double %tmp_2, 2.550000e+02" [proximal.cpp:34]   --->   Operation 275 'dmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 276 [1/2] (4.43ns)   --->   "%tmp_11 = fpext float %tmp_10 to double" [proximal.cpp:34]   --->   Operation 276 'fpext' 'tmp_11' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 19> <Delay = 8.23>
ST_44 : Operation 277 [5/5] (8.23ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [proximal.cpp:33]   --->   Operation 277 'dadd' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 278 [5/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_3, %tmp_11" [proximal.cpp:34]   --->   Operation 278 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 20> <Delay = 8.23>
ST_45 : Operation 279 [4/5] (8.23ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [proximal.cpp:33]   --->   Operation 279 'dadd' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 280 [4/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_3, %tmp_11" [proximal.cpp:34]   --->   Operation 280 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 21> <Delay = 8.23>
ST_46 : Operation 281 [3/5] (8.23ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [proximal.cpp:33]   --->   Operation 281 'dadd' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 282 [3/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_3, %tmp_11" [proximal.cpp:34]   --->   Operation 282 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 8.23>
ST_47 : Operation 283 [2/5] (8.23ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [proximal.cpp:33]   --->   Operation 283 'dadd' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 284 [2/2] (4.43ns)   --->   "%tmp_s = fpext float %coe_b_load to double" [proximal.cpp:33]   --->   Operation 284 'fpext' 'tmp_s' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 285 [2/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_3, %tmp_11" [proximal.cpp:34]   --->   Operation 285 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 8.23>
ST_48 : Operation 286 [1/5] (8.23ns)   --->   "%tmp_9 = fadd double %tmp_6, %tmp_8" [proximal.cpp:33]   --->   Operation 286 'dadd' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 287 [1/2] (4.43ns)   --->   "%tmp_s = fpext float %coe_b_load to double" [proximal.cpp:33]   --->   Operation 287 'fpext' 'tmp_s' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 288 [1/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_3, %tmp_11" [proximal.cpp:34]   --->   Operation 288 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 8.62>
ST_49 : Operation 289 [31/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 289 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 290 [31/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 290 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 8.62>
ST_50 : Operation 291 [30/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 291 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 292 [30/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 292 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 8.62>
ST_51 : Operation 293 [29/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 293 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 294 [29/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 294 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 8.62>
ST_52 : Operation 295 [28/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 295 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 296 [28/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 296 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 28> <Delay = 8.62>
ST_53 : Operation 297 [27/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 297 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 298 [27/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 298 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 29> <Delay = 8.62>
ST_54 : Operation 299 [26/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 299 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 300 [26/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 300 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 30> <Delay = 8.62>
ST_55 : Operation 301 [25/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 301 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 302 [25/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 302 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 31> <Delay = 8.62>
ST_56 : Operation 303 [24/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 303 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 304 [24/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 304 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 32> <Delay = 8.62>
ST_57 : Operation 305 [23/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 305 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 306 [23/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 306 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 33> <Delay = 8.62>
ST_58 : Operation 307 [22/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 307 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 308 [22/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 308 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 34> <Delay = 8.62>
ST_59 : Operation 309 [21/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 309 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 310 [21/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 310 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 8.62>
ST_60 : Operation 311 [20/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 311 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 312 [20/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 312 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 36> <Delay = 8.62>
ST_61 : Operation 313 [19/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 313 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 314 [19/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 314 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 8.62>
ST_62 : Operation 315 [18/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 315 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 316 [18/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 316 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 8.62>
ST_63 : Operation 317 [17/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 317 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 318 [17/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 318 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 8.62>
ST_64 : Operation 319 [16/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 319 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 320 [16/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 320 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 8.62>
ST_65 : Operation 321 [15/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 321 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 322 [15/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 322 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 8.62>
ST_66 : Operation 323 [14/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 323 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 324 [14/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 324 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 42> <Delay = 8.62>
ST_67 : Operation 325 [13/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 325 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 326 [13/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 326 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 8.62>
ST_68 : Operation 327 [12/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 327 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 328 [12/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 328 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 44> <Delay = 8.62>
ST_69 : Operation 329 [11/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 329 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 330 [11/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 330 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 8.62>
ST_70 : Operation 331 [10/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 331 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 332 [10/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 332 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 46> <Delay = 8.62>
ST_71 : Operation 333 [9/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 333 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 334 [9/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 334 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 47> <Delay = 8.62>
ST_72 : Operation 335 [8/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 335 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 336 [8/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 336 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 48> <Delay = 8.62>
ST_73 : Operation 337 [7/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 337 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 338 [7/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 338 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 49> <Delay = 8.62>
ST_74 : Operation 339 [6/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 339 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 340 [6/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 340 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 50> <Delay = 8.62>
ST_75 : Operation 341 [5/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 341 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 342 [5/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 342 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 51> <Delay = 8.62>
ST_76 : Operation 343 [4/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 343 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 344 [4/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 344 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 52> <Delay = 8.62>
ST_77 : Operation 345 [3/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 345 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 346 [3/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 346 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 53> <Delay = 8.62>
ST_78 : Operation 347 [2/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 347 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 348 [2/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 348 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 54> <Delay = 8.62>
ST_79 : Operation 349 [1/31] (8.62ns)   --->   "%tmp_1 = fdiv double %tmp_9, %tmp_s" [proximal.cpp:33]   --->   Operation 349 'ddiv' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 350 [1/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_s" [proximal.cpp:34]   --->   Operation 350 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 55> <Delay = 5.20>
ST_80 : Operation 351 [2/2] (5.20ns)   --->   "%input_data_re = fptrunc double %tmp_1 to float" [proximal.cpp:33]   --->   Operation 351 'fptrunc' 'input_data_re' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 352 [2/2] (5.20ns)   --->   "%input_data_im = fptrunc double %tmp_13 to float" [proximal.cpp:34]   --->   Operation 352 'fptrunc' 'input_data_im' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 56> <Delay = 5.20>
ST_81 : Operation 353 [1/2] (5.20ns)   --->   "%input_data_re = fptrunc double %tmp_1 to float" [proximal.cpp:33]   --->   Operation 353 'fptrunc' 'input_data_re' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 354 [1/2] (5.20ns)   --->   "%input_data_im = fptrunc double %tmp_13 to float" [proximal.cpp:34]   --->   Operation 354 'fptrunc' 'input_data_im' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 57> <Delay = 5.70>
ST_82 : Operation 355 [4/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 355 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 356 [4/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 356 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 58> <Delay = 5.70>
ST_83 : Operation 357 [3/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 357 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 358 [3/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 358 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 59> <Delay = 5.70>
ST_84 : Operation 359 [2/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 359 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 360 [2/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 360 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 60> <Delay = 5.70>
ST_85 : Operation 361 [1/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 361 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 362 [1/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 362 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 363 [1/1] (1.76ns)   --->   "br label %for_x_end" [proximal.cpp:35]   --->   Operation 363 'br' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 1.76>

State 86 <SV = 61> <Delay = 3.25>
ST_86 : Operation 364 [1/1] (0.00ns)   --->   "%phi_ln41 = phi float [ %phitmp, %2 ], [ 0.000000e+00, %for_x_begin ]" [proximal.cpp:41]   --->   Operation 364 'phi' 'phi_ln41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 365 [1/1] (0.00ns)   --->   "%phi_ln41_1 = phi float [ %phitmp1, %2 ], [ 0.000000e+00, %for_x_begin ]" [proximal.cpp:41]   --->   Operation 365 'phi' 'phi_ln41_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:39]   --->   Operation 366 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 367 [1/1] (3.25ns)   --->   "store float %phi_ln41, float* %fft_result_M_real_a_1, align 8" [proximal.cpp:41]   --->   Operation 367 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_86 : Operation 368 [1/1] (3.25ns)   --->   "store float %phi_ln41_1, float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:41]   --->   Operation 368 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_86 : Operation 369 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_4)" [proximal.cpp:45]   --->   Operation 369 'specregionend' 'empty_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 370 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 370 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 87 <SV = 9> <Delay = 1.76>
ST_87 : Operation 371 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)" [proximal.cpp:48]   --->   Operation 371 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 10> <Delay = 1.76>
ST_88 : Operation 372 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)" [proximal.cpp:48]   --->   Operation 372 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 373 [1/1] (1.76ns)   --->   "br label %4" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 373 'br' <Predicate = true> <Delay = 1.76>

State 89 <SV = 11> <Delay = 8.36>
ST_89 : Operation 374 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i15 [ 0, %3 ], [ %add_ln68, %for_x1 ]" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 374 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 375 [1/1] (0.00ns)   --->   "%y_0_i12 = phi i8 [ 0, %3 ], [ %select_ln75_1, %for_x1 ]" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 375 'phi' 'y_0_i12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 376 [1/1] (0.00ns)   --->   "%x_0_i13 = phi i8 [ 0, %3 ], [ %x_2, %for_x1 ]"   --->   Operation 376 'phi' 'x_0_i13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 377 [1/1] (2.31ns)   --->   "%icmp_ln68 = icmp eq i15 %indvar_flatten23, -16384" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 377 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 378 [1/1] (1.94ns)   --->   "%add_ln68 = add i15 %indvar_flatten23, 1" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 378 'add' 'add_ln68' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 379 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %S2P.exit, label %for_x1" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 379 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 380 [1/1] (1.91ns)   --->   "%y_2 = add i8 1, %y_0_i12" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 380 'add' 'y_2' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 381 [1/1] (1.55ns)   --->   "%icmp_ln70 = icmp eq i8 %x_0_i13, -128" [proximal.cpp:70->proximal.cpp:50]   --->   Operation 381 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 382 [1/1] (1.24ns)   --->   "%select_ln75 = select i1 %icmp_ln70, i8 0, i8 %x_0_i13" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 382 'select' 'select_ln75' <Predicate = (!icmp_ln68)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 383 [1/1] (1.24ns)   --->   "%select_ln75_1 = select i1 %icmp_ln70, i8 %y_2, i8 %y_0_i12" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 383 'select' 'select_ln75_1' <Predicate = (!icmp_ln68)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_19 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln75_1, i7 0)" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 384 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i15 %tmp_19 to i16" [proximal.cpp:71->proximal.cpp:50]   --->   Operation 385 'zext' 'zext_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %select_ln75 to i16" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 386 'zext' 'zext_ln321' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 387 [1/1] (1.94ns)   --->   "%add_ln321 = add i16 %zext_ln71, %zext_ln321" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 387 'add' 'add_ln321' <Predicate = (!icmp_ln68)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i16 %add_ln321 to i64" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 388 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_M_real_addr_2 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln321_1" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 389 'getelementptr' 'tmp_M_real_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 390 [2/2] (3.25ns)   --->   "%tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 390 'load' 'tmp_M_real_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_89 : Operation 391 [1/1] (1.91ns)   --->   "%x_2 = add i8 1, %select_ln75" [proximal.cpp:70->proximal.cpp:50]   --->   Operation 391 'add' 'x_2' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 12> <Delay = 3.25>
ST_90 : Operation 392 [1/2] (3.25ns)   --->   "%tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 392 'load' 'tmp_M_real_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 91 <SV = 13> <Delay = 5.70>
ST_91 : Operation 393 [4/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 393 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 14> <Delay = 5.70>
ST_92 : Operation 394 [3/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 394 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 15> <Delay = 5.70>
ST_93 : Operation 395 [2/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 395 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 16> <Delay = 5.70>
ST_94 : Operation 396 [1/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 396 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 17> <Delay = 5.70>
ST_95 : Operation 397 [4/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 397 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 18> <Delay = 5.70>
ST_96 : Operation 398 [3/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 398 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 19> <Delay = 5.70>
ST_97 : Operation 399 [2/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 399 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 20> <Delay = 5.70>
ST_98 : Operation 400 [1/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 400 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 21> <Delay = 7.30>
ST_99 : Operation 401 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 401 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 402 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 402 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 403 'partselect' 'tmp_V' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 404 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 405 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 405 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 406 'zext' 'zext_ln682' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 407 'zext' 'zext_ln339' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 408 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 408 'add' 'add_ln339' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 409 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 409 'bitselect' 'isNeg' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 410 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 410 'sub' 'sub_ln1311' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 411 'sext' 'sext_ln1311' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 412 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 412 'select' 'ush' <Predicate = (!icmp_ln68)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 413 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 414 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 415 'zext' 'zext_ln1287' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 416 'lshr' 'r_V' <Predicate = (!icmp_ln68)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 417 'shl' 'r_V_1' <Predicate = (!icmp_ln68)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 418 'bitselect' 'tmp_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln59 = zext i1 %tmp_23 to i8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 419 'zext' 'zext_ln59' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i79.i32.i32(i79 %r_V_1, i32 24, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 420 'partselect' 'tmp_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 421 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i8 %zext_ln59, i8 %tmp_20" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 421 'select' 'select_ln1312' <Predicate = (!icmp_ln68)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 22> <Delay = 6.41>
ST_100 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 422 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 423 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 423 'speclooptripcount' 'empty_73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 424 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:71->proximal.cpp:50]   --->   Operation 424 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:71->proximal.cpp:50]   --->   Operation 425 'specregionbegin' 'tmp_5_i' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:74->proximal.cpp:50]   --->   Operation 426 'specpipeline' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 427 [1/1] (0.00ns)   --->   "%x_io_V_addr_1 = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln321_1" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 427 'getelementptr' 'x_io_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 428 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, %select_ln1312" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 428 'sub' 'sub_ln59' <Predicate = (!icmp_ln68 & p_Result_s)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 429 [1/1] (1.24ns)   --->   "%select_ln59 = select i1 %p_Result_s, i8 %sub_ln59, i8 %select_ln1312" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 429 'select' 'select_ln59' <Predicate = (!icmp_ln68)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 430 [1/1] (3.25ns)   --->   "store i8 %select_ln59, i8* %x_io_V_addr_1, align 1" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 430 'store' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_100 : Operation 431 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_5_i)" [proximal.cpp:77->proximal.cpp:50]   --->   Operation 431 'specregionend' 'empty_74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 432 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 432 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 101 <SV = 12> <Delay = 0.00>
ST_101 : Operation 433 [1/1] (0.00ns)   --->   "ret void" [proximal.cpp:51]   --->   Operation 433 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_io_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ coe_a_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_a_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coe_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_M_imag            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
fft_result_M_real     (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
fft_result_M_imag     (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
br_ln0                (br               ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln13              (phi              ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13              (add              ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln13_1            (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13_1            (add              ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln13             (icmp             ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_66              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln13_1           (icmp             ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln13_2            (phi              ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13_2            (add              ) [ 000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_67              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln13_3            (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13_3            (add              ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fft_result_M_real_a   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fft_result_M_imag_a   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln13_2           (icmp             ) [ 000011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
empty_68              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln13_3           (icmp             ) [ 000011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln54               (br               ) [ 000011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten        (phi              ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_0_i                 (phi              ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_0_i                 (phi              ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln54             (icmp             ) [ 000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
add_ln54              (add              ) [ 000001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
br_ln54               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_1                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln59_1         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln59_2         (select           ) [ 000001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln57             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln555_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln555             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln555_2          (zext             ) [ 000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
x_io_V_addr           (getelementptr    ) [ 000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln59            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1                   (add              ) [ 000001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
x_io_V_load           (load             ) [ 000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln555            (zext             ) [ 000000100111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i                 (sitofp           ) [ 000000100000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_assign_1          (fdiv             ) [ 000000100000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_69              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln57     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16_i              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln58     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln59            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
call_ln24             (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln26               (br               ) [ 000000000000000000000000000000001111111111111111111111111111111111111111111111111111111000000000000000]
indvar_flatten11      (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
y_0                   (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
x_0                   (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln26             (icmp             ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
add_ln26              (add              ) [ 000000000000000000000000000000001111111111111111111111111111111111111111111111111111111000000000000000]
br_ln26               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y                     (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln32           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln32_1         (select           ) [ 000000000000000000000000000000001111111111111111111111111111111111111111111111111111111000000000000000]
tmp_18                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1044           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1044            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1044_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coe_a_M_real_addr     (getelementptr    ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
coe_a_M_imag_addr     (getelementptr    ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
coe_b_addr            (getelementptr    ) [ 000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
fft_result_M_real_a_1 (getelementptr    ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
fft_result_M_imag_a_1 (getelementptr    ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
x                     (add              ) [ 000000000000000000000000000000001111111111111111111111111111111111111111111111111111111000000000000000]
coe_b_load            (load             ) [ 000000000000000000000000000000000101111111111111100000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln29     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (specregionbegin  ) [ 000000000000000000000000000000000100111111111111111111111111111111111111111111111111111000000000000000]
bitcast_ln32          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln32            (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln32             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln32_1           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln32               (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln32              (and              ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
br_ln32               (br               ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
fft_result_M_real_l   (load             ) [ 000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000]
fft_result_M_imag_l   (load             ) [ 000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (fpext            ) [ 000000000000000000000000000000000100001111110000000000000000000000000000000000000000000000000000000000]
coe_a_M_real_load     (load             ) [ 000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000000000]
tmp_2                 (fpext            ) [ 000000000000000000000000000000000100001111110000000000000000000000000000000000000000000000000000000000]
coe_a_M_imag_load     (load             ) [ 000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (fmul             ) [ 000000000000000000000000000000000100000000110000000000000000000000000000000000000000000000000000000000]
tmp_10                (fmul             ) [ 000000000000000000000000000000000100000000110000000000000000000000000000000000000000000000000000000000]
tmp_6                 (dmul             ) [ 000000000000000000000000000000000100000000001111100000000000000000000000000000000000000000000000000000]
tmp_8                 (fpext            ) [ 000000000000000000000000000000000100000000001111100000000000000000000000000000000000000000000000000000]
tmp_3                 (dmul             ) [ 000000000000000000000000000000000100000000001111100000000000000000000000000000000000000000000000000000]
tmp_11                (fpext            ) [ 000000000000000000000000000000000100000000001111100000000000000000000000000000000000000000000000000000]
tmp_9                 (dadd             ) [ 000000000000000000000000000000000100000000000000011111111111111111111111111111110000000000000000000000]
tmp_s                 (fpext            ) [ 000000000000000000000000000000000100000000000000011111111111111111111111111111110000000000000000000000]
tmp_12                (dadd             ) [ 000000000000000000000000000000000100000000000000011111111111111111111111111111110000000000000000000000]
tmp_1                 (ddiv             ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000001100000000000000000000]
tmp_13                (ddiv             ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000001100000000000000000000]
input_data_re         (fptrunc          ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000011110000000000000000]
input_data_im         (fptrunc          ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000011110000000000000000]
phitmp                (fmul             ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
phitmp1               (fmul             ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
br_ln35               (br               ) [ 000000000000000000000000000000000111111111111111111111111111111111111111111111111111111000000000000000]
phi_ln41              (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000001000000000000000]
phi_ln41_1            (phi              ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000001000000000000000]
specpipeline_ln39     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_71              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000001111111111111111111111111111111111111111111111111111111000000000000000]
call_ln48             (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln68               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
indvar_flatten23      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
y_0_i12               (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
x_0_i13               (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
icmp_ln68             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110]
add_ln68              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
br_ln68               (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_2                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln70             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln75           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln75_1         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
tmp_19                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln71             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln321            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln321             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln321_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110]
tmp_M_real_addr_2     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000]
x_2                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
tmp_M_real_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000000]
tmp_i1                (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001111000]
x_assign              (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000100]
p_Val2_s              (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s            (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000010]
tmp_V                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_1               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_V            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln682            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln339            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln339             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                 (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311           (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                   (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_1         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_2         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1287           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                   (lshr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                 (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln59             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1312         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000010]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_73              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln71     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln74     (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_io_V_addr_1         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln59              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln59           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln75            (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_74              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110]
ret_ln51              (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_io_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_io_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coe_a_M_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coe_a_M_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_a_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coe_b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coe_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProxGS_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_top_2D"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_M_real_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_M_real/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_M_imag_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_M_imag/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="fft_result_M_real_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_result_M_real/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fft_result_M_imag_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_result_M_imag/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_M_real_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="14" slack="0"/>
<pin id="136" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_M_real_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_M_imag_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln13/3 store_ln59/30 tmp_M_real_load/89 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 store_ln59/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fft_result_M_real_a_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_result_M_real_a/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="fft_result_M_imag_a_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_result_M_imag_a/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="53"/>
<pin id="260" dir="0" index="4" bw="14" slack="0"/>
<pin id="261" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
<pin id="263" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln13/5 fft_result_M_real_l/35 store_ln41/86 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="53"/>
<pin id="264" dir="0" index="4" bw="14" slack="0"/>
<pin id="265" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
<pin id="267" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln13/5 fft_result_M_imag_l/35 store_ln41/86 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_io_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="16" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_io_V_addr/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_M_imag_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="16" slack="0"/>
<pin id="195" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_M_imag_addr_1/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_io_V_load/6 store_ln75/100 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_M_real_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="24"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_M_real_addr_1/30 "/>
</bind>
</comp>

<comp id="211" class="1004" name="coe_a_M_real_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="16" slack="0"/>
<pin id="215" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coe_a_M_real_addr/33 "/>
</bind>
</comp>

<comp id="218" class="1004" name="coe_a_M_imag_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="16" slack="0"/>
<pin id="222" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coe_a_M_imag_addr/33 "/>
</bind>
</comp>

<comp id="225" class="1004" name="coe_b_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="16" slack="0"/>
<pin id="229" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coe_b_addr/33 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fft_result_M_real_a_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="16" slack="0"/>
<pin id="236" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_result_M_real_a_1/33 "/>
</bind>
</comp>

<comp id="238" class="1004" name="fft_result_M_imag_a_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="16" slack="0"/>
<pin id="242" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_result_M_imag_a_1/33 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coe_b_load/33 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="3"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coe_a_M_real_load/36 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="3"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coe_a_M_imag_load/36 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_M_real_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_M_real_addr_2/89 "/>
</bind>
</comp>

<comp id="275" class="1004" name="x_io_V_addr_1_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="16" slack="11"/>
<pin id="279" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_io_V_addr_1/100 "/>
</bind>
</comp>

<comp id="283" class="1005" name="phi_ln13_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="1"/>
<pin id="285" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="phi_ln13_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="phi_ln13_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="1"/>
<pin id="297" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13_1 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="phi_ln13_1_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13_1/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="phi_ln13_2_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="1"/>
<pin id="308" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13_2 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="phi_ln13_2_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13_2/4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="phi_ln13_3_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="1"/>
<pin id="320" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13_3 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="phi_ln13_3_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13_3/5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="indvar_flatten_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="15" slack="1"/>
<pin id="331" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvar_flatten_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="15" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="340" class="1005" name="y_0_i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="y_0_i_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i/6 "/>
</bind>
</comp>

<comp id="351" class="1005" name="x_0_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="x_0_i_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/6 "/>
</bind>
</comp>

<comp id="362" class="1005" name="indvar_flatten11_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="1"/>
<pin id="364" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="indvar_flatten11_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="15" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/33 "/>
</bind>
</comp>

<comp id="373" class="1005" name="y_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="y_0_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/33 "/>
</bind>
</comp>

<comp id="384" class="1005" name="x_0_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="x_0_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/33 "/>
</bind>
</comp>

<comp id="395" class="1005" name="phi_ln41_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="51"/>
<pin id="397" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="phi_ln41 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="phi_ln41_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="32" slack="51"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln41/86 "/>
</bind>
</comp>

<comp id="407" class="1005" name="phi_ln41_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="51"/>
<pin id="409" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="phi_ln41_1 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="phi_ln41_1_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="32" slack="51"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln41_1/86 "/>
</bind>
</comp>

<comp id="419" class="1005" name="indvar_flatten23_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="15" slack="1"/>
<pin id="421" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="indvar_flatten23_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="15" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/89 "/>
</bind>
</comp>

<comp id="430" class="1005" name="y_0_i12_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i12 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="y_0_i12_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i12/89 "/>
</bind>
</comp>

<comp id="441" class="1005" name="x_0_i13_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i13 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="x_0_i13_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i13/89 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fft_top_2D_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="459" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/31 call_ln48/87 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/38 tmp_i1/91 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10/38 x_assign/95 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp/82 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp1/82 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="p_r_assign_1/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_i/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="input_data_re/80 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="input_data_im/80 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_5/36 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_2/36 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_8/42 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_11/42 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="13"/>
<pin id="515" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_s/47 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/34 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="1"/>
<pin id="524" dir="0" index="1" bw="64" slack="1"/>
<pin id="525" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_9/44 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="0" index="1" bw="64" slack="1"/>
<pin id="529" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_12/44 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="1"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_6/38 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_3/38 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="1"/>
<pin id="542" dir="0" index="1" bw="64" slack="1"/>
<pin id="543" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_1/49 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="0" index="1" bw="64" slack="1"/>
<pin id="547" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_13/49 "/>
</bind>
</comp>

<comp id="548" class="1005" name="reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_i1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 x_assign "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln13_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln13_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="0"/>
<pin id="573" dir="0" index="1" bw="7" slack="1"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln1027_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln13_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="0" index="1" bw="7" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln13_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln13_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln13_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_16_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="0"/>
<pin id="611" dir="0" index="1" bw="7" slack="1"/>
<pin id="612" dir="0" index="2" bw="7" slack="0"/>
<pin id="613" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln1027_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="14" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln13_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_2/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln13_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="1"/>
<pin id="631" dir="0" index="1" bw="7" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_3/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln54_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="15" slack="0"/>
<pin id="637" dir="0" index="1" bw="15" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln54_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="y_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln56_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln59_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="0" index="2" bw="8" slack="0"/>
<pin id="663" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln59_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="0" index="2" bw="8" slack="0"/>
<pin id="671" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_17_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="15" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln57_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="15" slack="0"/>
<pin id="685" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln555_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555_1/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln555_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="15" slack="0"/>
<pin id="694" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln555/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln555_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555_2/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="x_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln555_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln555/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln26_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="15" slack="0"/>
<pin id="715" dir="0" index="1" bw="15" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/33 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln26_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="15" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/33 "/>
</bind>
</comp>

<comp id="725" class="1004" name="y_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/33 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln28_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/33 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln32_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="0" index="2" bw="8" slack="0"/>
<pin id="741" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/33 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln32_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="0" index="2" bw="8" slack="0"/>
<pin id="749" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/33 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_18_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/33 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln29_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="15" slack="0"/>
<pin id="763" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/33 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln1044_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044/33 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln1044_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="15" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1044/33 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln1044_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044_1/33 "/>
</bind>
</comp>

<comp id="784" class="1004" name="x_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/33 "/>
</bind>
</comp>

<comp id="790" class="1004" name="bitcast_ln32_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/35 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_14_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="6" slack="0"/>
<pin id="797" dir="0" index="3" bw="6" slack="0"/>
<pin id="798" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/35 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln32_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/35 "/>
</bind>
</comp>

<comp id="807" class="1004" name="icmp_ln32_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/35 "/>
</bind>
</comp>

<comp id="813" class="1004" name="icmp_ln32_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="23" slack="0"/>
<pin id="815" dir="0" index="1" bw="23" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/35 "/>
</bind>
</comp>

<comp id="819" class="1004" name="or_ln32_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/35 "/>
</bind>
</comp>

<comp id="825" class="1004" name="and_ln32_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/35 "/>
</bind>
</comp>

<comp id="831" class="1004" name="icmp_ln68_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="15" slack="0"/>
<pin id="833" dir="0" index="1" bw="15" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/89 "/>
</bind>
</comp>

<comp id="837" class="1004" name="add_ln68_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="15" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/89 "/>
</bind>
</comp>

<comp id="843" class="1004" name="y_2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/89 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln70_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/89 "/>
</bind>
</comp>

<comp id="855" class="1004" name="select_ln75_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="0" index="2" bw="8" slack="0"/>
<pin id="859" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/89 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln75_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="0" index="2" bw="8" slack="0"/>
<pin id="867" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/89 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_19_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="15" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/89 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln71_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="15" slack="0"/>
<pin id="881" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/89 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln321_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/89 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln321_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="15" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="0"/>
<pin id="890" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/89 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln321_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/89 "/>
</bind>
</comp>

<comp id="898" class="1004" name="x_2_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="0"/>
<pin id="901" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/89 "/>
</bind>
</comp>

<comp id="904" class="1004" name="p_Val2_s_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/99 "/>
</bind>
</comp>

<comp id="908" class="1004" name="p_Result_s_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="0" index="2" bw="6" slack="0"/>
<pin id="912" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/99 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_V_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/99 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_V_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/99 "/>
</bind>
</comp>

<comp id="930" class="1004" name="mantissa_V_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="25" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="0" index="2" bw="23" slack="0"/>
<pin id="934" dir="0" index="3" bw="1" slack="0"/>
<pin id="935" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/99 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln682_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="25" slack="0"/>
<pin id="942" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/99 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln339_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/99 "/>
</bind>
</comp>

<comp id="948" class="1004" name="add_ln339_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/99 "/>
</bind>
</comp>

<comp id="954" class="1004" name="isNeg_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="9" slack="0"/>
<pin id="957" dir="0" index="2" bw="5" slack="0"/>
<pin id="958" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/99 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sub_ln1311_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="0"/>
<pin id="964" dir="0" index="1" bw="8" slack="0"/>
<pin id="965" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/99 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln1311_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="0"/>
<pin id="970" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/99 "/>
</bind>
</comp>

<comp id="972" class="1004" name="ush_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="9" slack="0"/>
<pin id="975" dir="0" index="2" bw="9" slack="0"/>
<pin id="976" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/99 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sext_ln1311_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="9" slack="0"/>
<pin id="982" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/99 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln1311_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="0"/>
<pin id="986" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/99 "/>
</bind>
</comp>

<comp id="988" class="1004" name="zext_ln1287_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="9" slack="0"/>
<pin id="990" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/99 "/>
</bind>
</comp>

<comp id="992" class="1004" name="r_V_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="25" slack="0"/>
<pin id="994" dir="0" index="1" bw="9" slack="0"/>
<pin id="995" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/99 "/>
</bind>
</comp>

<comp id="998" class="1004" name="r_V_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="25" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/99 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_23_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="25" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/99 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln59_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/99 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_20_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="79" slack="0"/>
<pin id="1019" dir="0" index="2" bw="6" slack="0"/>
<pin id="1020" dir="0" index="3" bw="6" slack="0"/>
<pin id="1021" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/99 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="select_ln1312_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="8" slack="0"/>
<pin id="1029" dir="0" index="2" bw="8" slack="0"/>
<pin id="1030" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1312/99 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sub_ln59_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="1"/>
<pin id="1037" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/100 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="select_ln59_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="0" index="1" bw="8" slack="0"/>
<pin id="1042" dir="0" index="2" bw="8" slack="1"/>
<pin id="1043" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/100 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="add_ln13_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="7" slack="0"/>
<pin id="1048" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="add_ln13_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="7" slack="0"/>
<pin id="1053" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="add_ln13_2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="0"/>
<pin id="1064" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13_2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="add_ln13_3_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="7" slack="0"/>
<pin id="1069" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13_3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="icmp_ln13_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln13_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_3 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="icmp_ln54_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="add_ln54_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="15" slack="0"/>
<pin id="1086" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="select_ln59_2_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln59_2 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="zext_ln555_2_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="64" slack="24"/>
<pin id="1096" dir="1" index="1" bw="64" slack="24"/>
</pin_list>
<bind>
<opset="zext_ln555_2 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="x_io_V_addr_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="14" slack="1"/>
<pin id="1101" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x_io_V_addr "/>
</bind>
</comp>

<comp id="1104" class="1005" name="x_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="x_io_V_load_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="1"/>
<pin id="1111" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_io_V_load "/>
</bind>
</comp>

<comp id="1114" class="1005" name="zext_ln555_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln555 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp_i_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1124" class="1005" name="p_r_assign_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="1"/>
<pin id="1126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_assign_1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="icmp_ln26_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="add_ln26_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="15" slack="0"/>
<pin id="1135" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="select_ln32_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="0"/>
<pin id="1140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="coe_a_M_real_addr_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="14" slack="3"/>
<pin id="1145" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="coe_a_M_real_addr "/>
</bind>
</comp>

<comp id="1148" class="1005" name="coe_a_M_imag_addr_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="14" slack="3"/>
<pin id="1150" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="coe_a_M_imag_addr "/>
</bind>
</comp>

<comp id="1153" class="1005" name="coe_b_addr_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="14" slack="1"/>
<pin id="1155" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="coe_b_addr "/>
</bind>
</comp>

<comp id="1158" class="1005" name="fft_result_M_real_a_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="14" slack="2"/>
<pin id="1160" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="fft_result_M_real_a_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="fft_result_M_imag_a_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="14" slack="2"/>
<pin id="1166" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="fft_result_M_imag_a_1 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="x_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="0"/>
<pin id="1172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1175" class="1005" name="coe_b_load_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coe_b_load "/>
</bind>
</comp>

<comp id="1182" class="1005" name="and_ln32_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="fft_result_M_real_l_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fft_result_M_real_l "/>
</bind>
</comp>

<comp id="1191" class="1005" name="fft_result_M_imag_l_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fft_result_M_imag_l "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_5_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="64" slack="1"/>
<pin id="1198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="coe_a_M_real_load_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coe_a_M_real_load "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_2_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="64" slack="1"/>
<pin id="1208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="coe_a_M_imag_load_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coe_a_M_imag_load "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_6_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="64" slack="1"/>
<pin id="1218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_8_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="64" slack="1"/>
<pin id="1223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_3_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="1"/>
<pin id="1228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="tmp_11_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="64" slack="1"/>
<pin id="1233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="tmp_9_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="1"/>
<pin id="1238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="tmp_s_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="64" slack="1"/>
<pin id="1243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_12_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="1"/>
<pin id="1249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="tmp_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="64" slack="1"/>
<pin id="1254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_13_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="1"/>
<pin id="1259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="input_data_re_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_data_re "/>
</bind>
</comp>

<comp id="1267" class="1005" name="input_data_im_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_data_im "/>
</bind>
</comp>

<comp id="1272" class="1005" name="phitmp_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="1"/>
<pin id="1274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1277" class="1005" name="phitmp1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="icmp_ln68_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="add_ln68_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="15" slack="0"/>
<pin id="1288" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="select_ln75_1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="8" slack="0"/>
<pin id="1293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="zext_ln321_1_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="64" slack="11"/>
<pin id="1298" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln321_1 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="tmp_M_real_addr_2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="14" slack="1"/>
<pin id="1303" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_real_addr_2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="x_2_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="0"/>
<pin id="1308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_M_real_load_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_real_load "/>
</bind>
</comp>

<comp id="1316" class="1005" name="p_Result_s_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1321" class="1005" name="select_ln1312_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="1"/>
<pin id="1323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1312 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="132" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="158" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="164" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="184" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="225" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="286"><net_src comp="16" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="170" pin=4"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="177" pin=4"/></net>

<net id="422"><net_src comp="32" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="34" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="90" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="483"><net_src comp="92" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="502"><net_src comp="170" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="177" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="520"><net_src comp="244" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="534"><net_src comp="84" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="84" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="551"><net_src comp="463" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="557"><net_src comp="468" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="563"><net_src comp="287" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="18" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="299" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="18" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="24" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="283" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="299" pin="4"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="589"><net_src comp="299" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="30" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="283" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="30" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="310" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="18" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="322" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="18" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="24" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="306" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="322" pin="4"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="627"><net_src comp="322" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="30" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="306" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="30" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="333" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="36" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="333" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="38" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="344" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="40" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="355" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="42" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="34" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="355" pin="4"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="653" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="647" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="344" pin="4"/><net_sink comp="667" pin=2"/></net>

<net id="680"><net_src comp="44" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="667" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="16" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="659" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="683" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="707"><net_src comp="659" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="40" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="717"><net_src comp="366" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="36" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="366" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="38" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="40" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="377" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="388" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="42" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="34" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="388" pin="4"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="731" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="725" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="377" pin="4"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="44" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="745" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="16" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="737" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="761" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="788"><net_src comp="737" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="40" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="799"><net_src comp="74" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="76" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="78" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="806"><net_src comp="790" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="793" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="80" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="803" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="82" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="807" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="516" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="423" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="36" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="423" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="38" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="40" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="434" pin="4"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="445" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="42" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="34" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="862"><net_src comp="445" pin="4"/><net_sink comp="855" pin=2"/></net>

<net id="868"><net_src comp="849" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="843" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="434" pin="4"/><net_sink comp="863" pin=2"/></net>

<net id="876"><net_src comp="44" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="863" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="16" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="871" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="855" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="879" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="883" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="902"><net_src comp="40" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="855" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="554" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="96" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="904" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="98" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="922"><net_src comp="74" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="904" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="76" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="78" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="929"><net_src comp="904" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="936"><net_src comp="100" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="72" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="938"><net_src comp="926" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="939"><net_src comp="90" pin="0"/><net_sink comp="930" pin=3"/></net>

<net id="943"><net_src comp="930" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="916" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="102" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="959"><net_src comp="104" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="106" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="966"><net_src comp="108" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="916" pin="4"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="962" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="954" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="968" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="948" pin="2"/><net_sink comp="972" pin=2"/></net>

<net id="983"><net_src comp="972" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="972" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="980" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="930" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="984" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="940" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="988" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1009"><net_src comp="110" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="992" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="112" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1015"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1022"><net_src comp="114" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="998" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1024"><net_src comp="112" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1025"><net_src comp="98" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1031"><net_src comp="954" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="1012" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="1016" pin="4"/><net_sink comp="1026" pin=2"/></net>

<net id="1038"><net_src comp="34" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1044"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1045"><net_src comp="1039" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="1049"><net_src comp="559" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1054"><net_src comp="565" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1065"><net_src comp="597" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1070"><net_src comp="603" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1075"><net_src comp="623" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1079"><net_src comp="629" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="635" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="641" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1092"><net_src comp="667" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1097"><net_src comp="697" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1102"><net_src comp="184" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1107"><net_src comp="703" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1112"><net_src comp="197" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1117"><net_src comp="709" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1122"><net_src comp="490" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1127"><net_src comp="485" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="1132"><net_src comp="713" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="719" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1141"><net_src comp="745" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1146"><net_src comp="211" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1151"><net_src comp="218" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1156"><net_src comp="225" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1161"><net_src comp="232" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1167"><net_src comp="238" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1173"><net_src comp="784" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1178"><net_src comp="244" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1185"><net_src comp="825" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="170" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1194"><net_src comp="177" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1199"><net_src comp="499" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1204"><net_src comp="250" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1209"><net_src comp="503" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1214"><net_src comp="255" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1219"><net_src comp="530" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1224"><net_src comp="507" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1229"><net_src comp="535" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1234"><net_src comp="510" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1239"><net_src comp="522" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1244"><net_src comp="513" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1250"><net_src comp="526" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1255"><net_src comp="540" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1260"><net_src comp="544" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1265"><net_src comp="493" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1270"><net_src comp="496" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1275"><net_src comp="473" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1280"><net_src comp="478" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1285"><net_src comp="831" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="837" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1294"><net_src comp="863" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1299"><net_src comp="893" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1304"><net_src comp="268" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1309"><net_src comp="898" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1314"><net_src comp="144" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1319"><net_src comp="908" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1324"><net_src comp="1026" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="1039" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_io_V | {100 }
 - Input state : 
	Port: ProxGS : x_io_V | {6 7 }
	Port: ProxGS : coe_a_M_real | {36 37 }
	Port: ProxGS : coe_a_M_imag | {36 37 }
	Port: ProxGS : coe_b | {33 34 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
	State 3
		add_ln13_1 : 1
		tmp : 1
		zext_ln1027 : 2
		tmp_M_real_addr : 3
		tmp_M_imag_addr : 3
		store_ln13 : 4
		store_ln13 : 4
		icmp_ln13 : 1
		br_ln13 : 2
		br_ln13 : 1
	State 4
		add_ln13_2 : 1
	State 5
		add_ln13_3 : 1
		tmp_16 : 1
		zext_ln1027_1 : 2
		fft_result_M_real_a : 3
		fft_result_M_imag_a : 3
		store_ln13 : 4
		store_ln13 : 4
		icmp_ln13_2 : 1
		br_ln13 : 2
		br_ln13 : 1
	State 6
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		y_1 : 1
		icmp_ln56 : 1
		select_ln59_1 : 2
		select_ln59_2 : 2
		tmp_17 : 3
		zext_ln57 : 4
		zext_ln555_1 : 3
		add_ln555 : 5
		zext_ln555_2 : 6
		x_io_V_addr : 7
		tmp_M_imag_addr_1 : 7
		x_io_V_load : 8
		store_ln59 : 8
		x_1 : 3
	State 7
	State 8
		tmp_i : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		store_ln59 : 1
		empty_70 : 1
	State 31
	State 32
	State 33
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		y : 1
		icmp_ln28 : 1
		select_ln32 : 2
		select_ln32_1 : 2
		tmp_18 : 3
		zext_ln29 : 4
		zext_ln1044 : 3
		add_ln1044 : 5
		zext_ln1044_1 : 6
		coe_a_M_real_addr : 7
		coe_a_M_imag_addr : 7
		coe_b_addr : 7
		fft_result_M_real_a_1 : 7
		fft_result_M_imag_a_1 : 7
		coe_b_load : 8
		x : 3
	State 34
		tmp_15 : 1
	State 35
		tmp_14 : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_1 : 2
		or_ln32 : 3
		and_ln32 : 3
		br_ln32 : 3
	State 36
		tmp_5 : 1
		tmp_2 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		store_ln41 : 1
		store_ln41 : 1
	State 87
	State 88
	State 89
		icmp_ln68 : 1
		add_ln68 : 1
		br_ln68 : 2
		y_2 : 1
		icmp_ln70 : 1
		select_ln75 : 2
		select_ln75_1 : 2
		tmp_19 : 3
		zext_ln71 : 4
		zext_ln321 : 3
		add_ln321 : 5
		zext_ln321_1 : 6
		tmp_M_real_addr_2 : 7
		tmp_M_real_load : 8
		x_2 : 3
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
		p_Result_s : 1
		tmp_V : 1
		tmp_V_1 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln339 : 2
		add_ln339 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_1 : 6
		sext_ln1311_2 : 6
		zext_ln1287 : 7
		r_V : 7
		r_V_1 : 8
		tmp_23 : 8
		zext_ln59 : 9
		tmp_20 : 9
		select_ln1312 : 10
	State 100
		select_ln59 : 1
		store_ln75 : 2
		empty_74 : 1
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_fft_top_2D_fu_452 |    10   |    24   | 23.4087 |  11126  |   8816  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   ddiv   |       grp_fu_540      |    0    |    0    |    0    |   3211  |   3658  |    0    |
|          |       grp_fu_544      |    0    |    0    |    0    |   3211  |   3658  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   dadd   |       grp_fu_522      |    0    |    3    |    0    |   445   |   1149  |    0    |
|          |       grp_fu_526      |    0    |    3    |    0    |   445   |   1149  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |       grp_fu_463      |    0    |    3    |    0    |   143   |   321   |    0    |
|   fmul   |       grp_fu_468      |    0    |    3    |    0    |   143   |   321   |    0    |
|          |       grp_fu_473      |    0    |    3    |    0    |   143   |   321   |    0    |
|          |       grp_fu_478      |    0    |    3    |    0    |   143   |   321   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   dmul   |       grp_fu_530      |    0    |    11   |    0    |   317   |   578   |    0    |
|          |       grp_fu_535      |    0    |    11   |    0    |   317   |   578   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |       grp_fu_485      |    0    |    0    |    0    |   761   |   994   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |       grp_fu_499      |    0    |    0    |    0    |   100   |   138   |    0    |
|          |       grp_fu_503      |    0    |    0    |    0    |   100   |   138   |    0    |
|   fpext  |       grp_fu_507      |    0    |    0    |    0    |   100   |   138   |    0    |
|          |       grp_fu_510      |    0    |    0    |    0    |   100   |   138   |    0    |
|          |       grp_fu_513      |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  sitofp  |       grp_fu_490      |    0    |    0    |    0    |   340   |   554   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  fptrunc |       grp_fu_493      |    0    |    0    |    0    |   128   |   277   |    0    |
|          |       grp_fu_496      |    0    |    0    |    0    |   128   |   277   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_516      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    add_ln13_fu_559    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln13_1_fu_565   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln13_2_fu_597   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln13_3_fu_603   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln54_fu_641    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       y_1_fu_647      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln555_fu_691   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       x_1_fu_703      |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |    add_ln26_fu_719    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        y_fu_725       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln1044_fu_769   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        x_fu_784       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln68_fu_837    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       y_2_fu_843      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln321_fu_887   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       x_2_fu_898      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln339_fu_948   |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln13_fu_585   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_1_fu_591  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_2_fu_623  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_3_fu_629  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln54_fu_635   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln56_fu_653   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln26_fu_713   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln28_fu_731   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln32_fu_807   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln32_1_fu_813  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |    icmp_ln68_fu_831   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln70_fu_849   |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    shl   |      r_V_1_fu_998     |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  select_ln59_1_fu_659 |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln59_2_fu_667 |    0    |    0    |    0    |    0    |    8    |    0    |
|          |   select_ln32_fu_737  |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln32_1_fu_745 |    0    |    0    |    0    |    0    |    8    |    0    |
|  select  |   select_ln75_fu_855  |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln75_1_fu_863 |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       ush_fu_972      |    0    |    0    |    0    |    0    |    9    |    0    |
|          | select_ln1312_fu_1026 |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln59_fu_1039  |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |       r_V_fu_992      |    0    |    0    |    0    |    0    |    73   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |   sub_ln1311_fu_962   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    sub_ln59_fu_1034   |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln32_fu_819    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln32_fu_825    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |       tmp_fu_571      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_16_fu_609     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_17_fu_675     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_18_fu_753     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_19_fu_871     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   mantissa_V_fu_930   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln1027_fu_579  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln1027_1_fu_617 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln57_fu_683   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln555_1_fu_687  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln555_2_fu_697  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln555_fu_709   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln29_fu_761   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln1044_fu_765  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln1044_1_fu_775 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln71_fu_879   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln321_fu_883   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln321_1_fu_893  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln682_fu_940   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln339_fu_944   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln1287_fu_988  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln59_fu_1012   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_14_fu_793     |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|      tmp_V_fu_916     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_20_fu_1016    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln32_fu_803   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_V_1_fu_926    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   p_Result_s_fu_908   |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|      isNeg_fu_954     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_23_fu_1004    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   sext_ln1311_fu_968  |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |  sext_ln1311_1_fu_980 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  sext_ln1311_2_fu_984 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    10   |    64   | 23.4087 |  21567  |  24618  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|fft_result_M_imag|   32   |    0   |    0   |    0   |
|fft_result_M_real|   32   |    0   |    0   |    0   |
|    tmp_M_imag   |   32   |    0   |    0   |    0   |
|    tmp_M_real   |   32   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   128  |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln13_1_reg_1051     |    7   |
|      add_ln13_2_reg_1062     |    7   |
|      add_ln13_3_reg_1067     |    7   |
|       add_ln13_reg_1046      |    7   |
|       add_ln26_reg_1133      |   15   |
|       add_ln54_reg_1084      |   15   |
|       add_ln68_reg_1286      |   15   |
|       and_ln32_reg_1182      |    1   |
|  coe_a_M_imag_addr_reg_1148  |   14   |
|  coe_a_M_imag_load_reg_1211  |   32   |
|  coe_a_M_real_addr_reg_1143  |   14   |
|  coe_a_M_real_load_reg_1201  |   32   |
|      coe_b_addr_reg_1153     |   14   |
|      coe_b_load_reg_1175     |   32   |
|fft_result_M_imag_a_1_reg_1164|   14   |
| fft_result_M_imag_l_reg_1191 |   32   |
|fft_result_M_real_a_1_reg_1158|   14   |
| fft_result_M_real_l_reg_1186 |   32   |
|     icmp_ln13_2_reg_1072     |    1   |
|     icmp_ln13_3_reg_1076     |    1   |
|      icmp_ln26_reg_1129      |    1   |
|      icmp_ln54_reg_1080      |    1   |
|      icmp_ln68_reg_1282      |    1   |
|   indvar_flatten11_reg_362   |   15   |
|   indvar_flatten23_reg_419   |   15   |
|    indvar_flatten_reg_329    |   15   |
|    input_data_im_reg_1267    |   32   |
|    input_data_re_reg_1262    |   32   |
|      p_Result_s_reg_1316     |    1   |
|     p_r_assign_1_reg_1124    |   32   |
|      phi_ln13_1_reg_295      |    7   |
|      phi_ln13_2_reg_306      |    7   |
|      phi_ln13_3_reg_318      |    7   |
|       phi_ln13_reg_283       |    7   |
|      phi_ln41_1_reg_407      |   32   |
|       phi_ln41_reg_395       |   32   |
|       phitmp1_reg_1277       |   32   |
|        phitmp_reg_1272       |   32   |
|            reg_548           |   32   |
|            reg_554           |   32   |
|    select_ln1312_reg_1321    |    8   |
|    select_ln32_1_reg_1138    |    8   |
|    select_ln59_2_reg_1089    |    8   |
|    select_ln75_1_reg_1291    |    8   |
|        tmp_11_reg_1231       |   64   |
|        tmp_12_reg_1247       |   64   |
|        tmp_13_reg_1257       |   64   |
|        tmp_1_reg_1252        |   64   |
|        tmp_2_reg_1206        |   64   |
|        tmp_3_reg_1226        |   64   |
|        tmp_5_reg_1196        |   64   |
|        tmp_6_reg_1216        |   64   |
|        tmp_8_reg_1221        |   64   |
|        tmp_9_reg_1236        |   64   |
|  tmp_M_real_addr_2_reg_1301  |   14   |
|   tmp_M_real_load_reg_1311   |   32   |
|        tmp_i_reg_1119        |   32   |
|        tmp_s_reg_1241        |   64   |
|        x_0_i13_reg_441       |    8   |
|         x_0_i_reg_351        |    8   |
|          x_0_reg_384         |    8   |
|         x_1_reg_1104         |    8   |
|         x_2_reg_1306         |    8   |
|     x_io_V_addr_reg_1099     |   14   |
|     x_io_V_load_reg_1109     |    8   |
|          x_reg_1170          |    8   |
|        y_0_i12_reg_430       |    8   |
|         y_0_i_reg_340        |    8   |
|          y_0_reg_373         |    8   |
|     zext_ln321_1_reg_1296    |   64   |
|     zext_ln555_2_reg_1094    |   64   |
|      zext_ln555_reg_1114     |   32   |
+------------------------------+--------+
|             Total            |  1739  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_144   |  p0  |   4  |  14  |   56   ||    21   |
|   grp_access_fu_144   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_151   |  p0  |   2  |  14  |   28   ||    9    |
|   grp_access_fu_170   |  p0  |   2  |  14  |   28   ||    9    |
|   grp_access_fu_177   |  p0  |   2  |  14  |   28   ||    9    |
|   grp_access_fu_197   |  p0  |   3  |  14  |   42   ||    15   |
|   grp_access_fu_244   |  p0  |   2  |  14  |   28   ||    9    |
|    phi_ln13_reg_283   |  p0  |   2  |   7  |   14   ||    9    |
|   phi_ln13_2_reg_306  |  p0  |   2  |   7  |   14   ||    9    |
| grp_fft_top_2D_fu_452 |  p1  |   2  |   1  |    2   |
|       grp_fu_463      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_463      |  p1  |   2  |  32  |   64   |
|       grp_fu_468      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_468      |  p1  |   2  |  32  |   64   |
|       grp_fu_490      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_fu_499      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_503      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_516      |  p0  |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   768  || 31.9792 ||   153   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   10   |   64   |   23   |  21567 |  24618 |    0   |
|   Memory  |   128  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   31   |    -   |   153  |    -   |
|  Register |    -   |    -   |    -   |  1739  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   138  |   64   |   55   |  23306 |  24771 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
