

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 11:40:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  1.428 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_3  |       17|       17|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|      128|      130|    0|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      140|      176|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_2_1_U  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeg8j  |        0|  64|  65|    0|    14|   64|     1|          896|
    |line_buffer_1_1_U  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffehbi  |        0|  64|  65|    0|    14|   64|     1|          896|
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                                                                  |        0| 128| 130|    0|    28|  128|     2|         1792|
    +-------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_83_p2  |         +|   0|  0|  12|           4|           1|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  14|           5|           3|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_38                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  32|          7|    6|         13|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |j_fu_38                   |  4|   0|    4|          0|
    |trunc_ln46_cast7_reg_101  |  4|   0|   64|         60|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 12|   0|   72|         60|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+----------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|  convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1>|  return value|
+----------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

