<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>
defines: 
time_elapsed: 2.452s
ram usage: 42460 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmporkvhqpu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:9</a>: No timescale set for &#34;wire_test_case&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:41</a>: No timescale set for &#34;always_test_case&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-73" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:73</a>: No timescale set for &#34;BENCH&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-73" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:73</a>: Compile module &#34;work@BENCH&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:41</a>: Compile module &#34;work@always_test_case&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:9</a>: Compile module &#34;work@wire_test_case&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html#l-73" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v:73</a>: Top level module &#34;work@BENCH&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmporkvhqpu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_wire_test_case
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmporkvhqpu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmporkvhqpu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@BENCH)
 |vpiName:work@BENCH
 |uhdmallPackages:
 \_package: builtin, parent:work@BENCH
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@BENCH, file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:73, parent:work@BENCH
   |vpiDefName:work@BENCH
   |vpiFullName:work@BENCH
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:83
       |vpiFullName:work@BENCH
       |vpiStmt:
       \_assignment: , line:86
         |vpiLhs:
         \_ref_obj: (clock), line:86
           |vpiName:clock
           |vpiFullName:work@BENCH.clock
         |vpiRhs:
         \_constant: , line:86
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:87
         |vpiLhs:
         \_ref_obj: (reset), line:87
           |vpiName:reset
           |vpiFullName:work@BENCH.reset
         |vpiRhs:
         \_constant: , line:87
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:88
         |vpiLhs:
         \_ref_obj: (count), line:88
           |vpiName:count
           |vpiFullName:work@BENCH.count
         |vpiRhs:
         \_constant: , line:88
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:89
         |#1000
       |vpiStmt:
       \_if_stmt: , line:90
         |vpiCondition:
         \_operation: , line:90
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (errors), line:90
             |vpiName:errors
             |vpiFullName:work@BENCH.errors
           |vpiOperand:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_sys_func_call: ($display), line:91
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:91
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:92
         |vpiName:$finish
   |vpiProcess:
   \_always: , line:95
     |vpiAlwaysType:1
     |vpiStmt:
     \_begin: , line:95
       |vpiFullName:work@BENCH
       |vpiStmt:
       \_delay_control: , line:96
         |#10
         |vpiStmt:
         \_assignment: , line:96
           |vpiLhs:
           \_ref_obj: (clock), line:96
             |vpiName:clock
             |vpiFullName:work@BENCH.clock
           |vpiRhs:
           \_operation: , line:96
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (clock), line:96
               |vpiName:clock
               |vpiFullName:work@BENCH.clock
   |vpiProcess:
   \_always: , line:99
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:99
       |vpiCondition:
       \_operation: , line:99
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:99
           |vpiName:clock
           |vpiFullName:work@BENCH.clock
       |vpiStmt:
       \_begin: , line:99
         |vpiFullName:work@BENCH
         |vpiStmt:
         \_assignment: , line:100
           |vpiLhs:
           \_ref_obj: (count), line:100
             |vpiName:count
             |vpiFullName:work@BENCH.count
           |vpiRhs:
           \_operation: , line:100
             |vpiOpType:24
             |vpiOperand:
             \_ref_obj: (count), line:100
               |vpiName:count
               |vpiFullName:work@BENCH.count
             |vpiOperand:
             \_constant: , line:100
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_case_stmt: , line:101
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (count), line:101
             |vpiName:count
             |vpiFullName:work@BENCH.count
           |vpiCaseItem:
           \_case_item: , line:102
             |vpiExpr:
             \_constant: , line:102
               |vpiConstType:7
               |vpiDecompile:10
               |vpiSize:32
               |INT:10
             |vpiStmt:
             \_begin: , line:102
               |vpiFullName:work@BENCH
               |vpiStmt:
               \_assignment: , line:103
                 |vpiLhs:
                 \_ref_obj: (reset), line:103
                   |vpiName:reset
                   |vpiFullName:work@BENCH.reset
                 |vpiRhs:
                 \_constant: , line:103
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:108
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (errors), line:108
         |vpiName:errors
         |vpiFullName:work@BENCH.errors
       |vpiRhs:
       \_constant: , line:108
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiProcess:
   \_always: , line:110
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:110
       |vpiCondition:
       \_operation: , line:110
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (clock), line:110
           |vpiName:clock
           |vpiFullName:work@BENCH.clock
       |vpiStmt:
       \_if_stmt: , line:111
         |vpiCondition:
         \_operation: , line:111
           |vpiOpType:17
           |vpiOperand:
           \_ref_obj: (array_out1), line:111
             |vpiName:array_out1
             |vpiFullName:work@BENCH.array_out1
           |vpiOperand:
           \_ref_obj: (array_out2), line:111
             |vpiName:array_out2
             |vpiFullName:work@BENCH.array_out2
         |vpiStmt:
         \_begin: , line:112
           |vpiFullName:work@BENCH
           |vpiStmt:
           \_sys_func_call: ($display), line:113
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:113
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED: %b !== %b&#34;
               |vpiSize:19
               |STRING:&#34;FAILED: %b !== %b&#34;
             |vpiArgument:
             \_ref_obj: (array_out1), line:113
               |vpiName:array_out1
             |vpiArgument:
             \_ref_obj: (array_out2), line:113
               |vpiName:array_out2
           |vpiStmt:
           \_assignment: , line:114
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (errors), line:114
               |vpiName:errors
               |vpiFullName:work@BENCH.errors
             |vpiRhs:
             \_operation: , line:114
               |vpiOpType:24
               |vpiOperand:
               \_ref_obj: (errors), line:114
                 |vpiName:errors
                 |vpiFullName:work@BENCH.errors
               |vpiOperand:
               \_constant: , line:114
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
   |vpiNet:
   \_logic_net: (array_out1), line:74
     |vpiName:array_out1
     |vpiFullName:work@BENCH.array_out1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (array_out2), line:74
     |vpiName:array_out2
     |vpiFullName:work@BENCH.array_out2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clock), line:75
     |vpiName:clock
     |vpiFullName:work@BENCH.clock
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reset), line:75
     |vpiName:reset
     |vpiFullName:work@BENCH.reset
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (count), line:77
     |vpiName:count
     |vpiFullName:work@BENCH.count
   |vpiNet:
   \_logic_net: (errors), line:78
     |vpiName:errors
     |vpiFullName:work@BENCH.errors
 |uhdmallModules:
 \_module: work@always_test_case, file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:41, parent:work@BENCH
   |vpiDefName:work@always_test_case
   |vpiFullName:work@always_test_case
   |vpiProcess:
   \_always: , line:52
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:52
       |vpiCondition:
       \_operation: , line:52
         |vpiOpType:35
         |vpiOperand:
         \_ref_obj: (readptr), line:52
           |vpiName:readptr
         |vpiOperand:
         \_bit_select: (body), line:52
           |vpiName:body
           |vpiIndex:
           \_ref_obj: (readptr), line:52
             |vpiName:readptr
       |vpiStmt:
       \_begin: , line:52
         |vpiFullName:work@always_test_case
         |vpiStmt:
         \_assignment: , line:53
           |vpiLhs:
           \_ref_obj: (array_out), line:53
             |vpiName:array_out
             |vpiFullName:work@always_test_case.array_out
           |vpiRhs:
           \_bit_select: (body), line:53
             |vpiName:body
             |vpiFullName:work@always_test_case.body
             |vpiIndex:
             \_ref_obj: (readptr), line:53
               |vpiName:readptr
   |vpiProcess:
   \_always: , line:56
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:56
       |vpiCondition:
       \_operation: , line:56
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:56
           |vpiName:clock
           |vpiFullName:work@always_test_case.clock
       |vpiStmt:
       \_begin: , line:56
         |vpiFullName:work@always_test_case
         |vpiStmt:
         \_if_else: , line:57
           |vpiCondition:
           \_operation: , line:57
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (reset), line:57
               |vpiName:reset
               |vpiFullName:work@always_test_case.reset
             |vpiOperand:
             \_constant: , line:57
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiStmt:
           \_begin: , line:57
             |vpiFullName:work@always_test_case
             |vpiStmt:
             \_assignment: , line:58
               |vpiLhs:
               \_ref_obj: (readptr), line:58
                 |vpiName:readptr
                 |vpiFullName:work@always_test_case.readptr
               |vpiRhs:
               \_constant: , line:58
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0000
                 |vpiSize:16
                 |HEX:16&#39;h0000
             |vpiStmt:
             \_assignment: , line:59
               |vpiLhs:
               \_bit_select: (body), line:59
                 |vpiName:body
                 |vpiFullName:work@always_test_case.body
                 |vpiIndex:
                 \_constant: , line:59
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
               |vpiRhs:
               \_constant: , line:59
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0001
                 |vpiSize:16
                 |HEX:16&#39;h0001
             |vpiStmt:
             \_assignment: , line:60
               |vpiLhs:
               \_bit_select: (body), line:60
                 |vpiName:body
                 |vpiFullName:work@always_test_case.body
                 |vpiIndex:
                 \_constant: , line:60
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
               |vpiRhs:
               \_constant: , line:60
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0002
                 |vpiSize:16
                 |HEX:16&#39;h0002
             |vpiStmt:
             \_assignment: , line:61
               |vpiLhs:
               \_bit_select: (body), line:61
                 |vpiName:body
                 |vpiFullName:work@always_test_case.body
                 |vpiIndex:
                 \_constant: , line:61
                   |vpiConstType:7
                   |vpiDecompile:2
                   |vpiSize:32
                   |INT:2
               |vpiRhs:
               \_constant: , line:61
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0003
                 |vpiSize:16
                 |HEX:16&#39;h0003
             |vpiStmt:
             \_assignment: , line:62
               |vpiLhs:
               \_bit_select: (body), line:62
                 |vpiName:body
                 |vpiFullName:work@always_test_case.body
                 |vpiIndex:
                 \_constant: , line:62
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
               |vpiRhs:
               \_constant: , line:62
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0005
                 |vpiSize:16
                 |HEX:16&#39;h0005
             |vpiStmt:
             \_assignment: , line:63
               |vpiLhs:
               \_bit_select: (body), line:63
                 |vpiName:body
                 |vpiFullName:work@always_test_case.body
                 |vpiIndex:
                 \_constant: , line:63
                   |vpiConstType:7
                   |vpiDecompile:4
                   |vpiSize:32
                   |INT:4
               |vpiRhs:
               \_constant: , line:63
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0008
                 |vpiSize:16
                 |HEX:16&#39;h0008
             |vpiStmt:
             \_assignment: , line:64
               |vpiLhs:
               \_bit_select: (body), line:64
                 |vpiName:body
                 |vpiFullName:work@always_test_case.body
                 |vpiIndex:
                 \_constant: , line:64
                   |vpiConstType:7
                   |vpiDecompile:5
                   |vpiSize:32
                   |INT:5
               |vpiRhs:
               \_constant: , line:64
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h000D
                 |vpiSize:16
                 |HEX:16&#39;h000D
             |vpiStmt:
             \_assignment: , line:65
               |vpiLhs:
               \_bit_select: (body), line:65
                 |vpiName:body
                 |vpiFullName:work@always_test_case.body
                 |vpiIndex:
                 \_constant: , line:65
                   |vpiConstType:7
                   |vpiDecompile:6
                   |vpiSize:32
                   |INT:6
               |vpiRhs:
               \_constant: , line:65
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0015
                 |vpiSize:16
                 |HEX:16&#39;h0015
           |vpiElseStmt:
           \_begin: , line:67
             |vpiFullName:work@always_test_case
             |vpiStmt:
             \_assignment: , line:68
               |vpiLhs:
               \_ref_obj: (readptr), line:68
                 |vpiName:readptr
                 |vpiFullName:work@always_test_case.readptr
               |vpiRhs:
               \_operation: , line:68
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (readptr), line:68
                   |vpiName:readptr
                   |vpiFullName:work@always_test_case.readptr
                 |vpiOperand:
                 \_constant: , line:68
                   |vpiConstType:5
                   |vpiDecompile:16&#39;h0001
                   |vpiSize:16
                   |HEX:16&#39;h0001
   |vpiPort:
   \_port: (array_out), line:41
     |vpiName:array_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_out), line:51
         |vpiName:array_out
         |vpiFullName:work@always_test_case.array_out
         |vpiNetType:48
   |vpiPort:
   \_port: (clock), line:41
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:41
         |vpiName:clock
         |vpiFullName:work@always_test_case.clock
   |vpiPort:
   \_port: (reset), line:41
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:41
         |vpiName:reset
         |vpiFullName:work@always_test_case.reset
   |vpiNet:
   \_logic_net: (readptr), line:45
     |vpiName:readptr
     |vpiFullName:work@always_test_case.readptr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (body), line:46
     |vpiName:body
     |vpiFullName:work@always_test_case.body
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (array_out), line:51
   |vpiNet:
   \_logic_net: (clock), line:41
   |vpiNet:
   \_logic_net: (reset), line:41
 |uhdmallModules:
 \_module: work@wire_test_case, file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:9, parent:work@BENCH
   |vpiDefName:work@wire_test_case
   |vpiFullName:work@wire_test_case
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:24
       |vpiCondition:
       \_operation: , line:24
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:24
           |vpiName:clock
           |vpiFullName:work@wire_test_case.clock
       |vpiStmt:
       \_begin: , line:24
         |vpiFullName:work@wire_test_case
         |vpiStmt:
         \_if_else: , line:25
           |vpiCondition:
           \_operation: , line:25
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (reset), line:25
               |vpiName:reset
               |vpiFullName:work@wire_test_case.reset
             |vpiOperand:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiStmt:
           \_begin: , line:25
             |vpiFullName:work@wire_test_case
             |vpiStmt:
             \_assignment: , line:26
               |vpiLhs:
               \_ref_obj: (readptr), line:26
                 |vpiName:readptr
                 |vpiFullName:work@wire_test_case.readptr
               |vpiRhs:
               \_constant: , line:26
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0000
                 |vpiSize:16
                 |HEX:16&#39;h0000
             |vpiStmt:
             \_assignment: , line:27
               |vpiLhs:
               \_bit_select: (body), line:27
                 |vpiName:body
                 |vpiFullName:work@wire_test_case.body
                 |vpiIndex:
                 \_constant: , line:27
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
               |vpiRhs:
               \_constant: , line:27
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0001
                 |vpiSize:16
                 |HEX:16&#39;h0001
             |vpiStmt:
             \_assignment: , line:28
               |vpiLhs:
               \_bit_select: (body), line:28
                 |vpiName:body
                 |vpiFullName:work@wire_test_case.body
                 |vpiIndex:
                 \_constant: , line:28
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
               |vpiRhs:
               \_constant: , line:28
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0002
                 |vpiSize:16
                 |HEX:16&#39;h0002
             |vpiStmt:
             \_assignment: , line:29
               |vpiLhs:
               \_bit_select: (body), line:29
                 |vpiName:body
                 |vpiFullName:work@wire_test_case.body
                 |vpiIndex:
                 \_constant: , line:29
                   |vpiConstType:7
                   |vpiDecompile:2
                   |vpiSize:32
                   |INT:2
               |vpiRhs:
               \_constant: , line:29
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0003
                 |vpiSize:16
                 |HEX:16&#39;h0003
             |vpiStmt:
             \_assignment: , line:30
               |vpiLhs:
               \_bit_select: (body), line:30
                 |vpiName:body
                 |vpiFullName:work@wire_test_case.body
                 |vpiIndex:
                 \_constant: , line:30
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
               |vpiRhs:
               \_constant: , line:30
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0005
                 |vpiSize:16
                 |HEX:16&#39;h0005
             |vpiStmt:
             \_assignment: , line:31
               |vpiLhs:
               \_bit_select: (body), line:31
                 |vpiName:body
                 |vpiFullName:work@wire_test_case.body
                 |vpiIndex:
                 \_constant: , line:31
                   |vpiConstType:7
                   |vpiDecompile:4
                   |vpiSize:32
                   |INT:4
               |vpiRhs:
               \_constant: , line:31
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0008
                 |vpiSize:16
                 |HEX:16&#39;h0008
             |vpiStmt:
             \_assignment: , line:32
               |vpiLhs:
               \_bit_select: (body), line:32
                 |vpiName:body
                 |vpiFullName:work@wire_test_case.body
                 |vpiIndex:
                 \_constant: , line:32
                   |vpiConstType:7
                   |vpiDecompile:5
                   |vpiSize:32
                   |INT:5
               |vpiRhs:
               \_constant: , line:32
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h000D
                 |vpiSize:16
                 |HEX:16&#39;h000D
             |vpiStmt:
             \_assignment: , line:33
               |vpiLhs:
               \_bit_select: (body), line:33
                 |vpiName:body
                 |vpiFullName:work@wire_test_case.body
                 |vpiIndex:
                 \_constant: , line:33
                   |vpiConstType:7
                   |vpiDecompile:6
                   |vpiSize:32
                   |INT:6
               |vpiRhs:
               \_constant: , line:33
                 |vpiConstType:5
                 |vpiDecompile:16&#39;h0015
                 |vpiSize:16
                 |HEX:16&#39;h0015
           |vpiElseStmt:
           \_begin: , line:35
             |vpiFullName:work@wire_test_case
             |vpiStmt:
             \_assignment: , line:36
               |vpiLhs:
               \_ref_obj: (readptr), line:36
                 |vpiName:readptr
                 |vpiFullName:work@wire_test_case.readptr
               |vpiRhs:
               \_operation: , line:36
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (readptr), line:36
                   |vpiName:readptr
                   |vpiFullName:work@wire_test_case.readptr
                 |vpiOperand:
                 \_constant: , line:36
                   |vpiConstType:5
                   |vpiDecompile:16&#39;h0001
                   |vpiSize:16
                   |HEX:16&#39;h0001
   |vpiPort:
   \_port: (array_out), line:9
     |vpiName:array_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (array_out), line:16
         |vpiName:array_out
         |vpiFullName:work@wire_test_case.array_out
         |vpiNetType:1
   |vpiPort:
   \_port: (clock), line:9
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:9
         |vpiName:clock
         |vpiFullName:work@wire_test_case.clock
   |vpiPort:
   \_port: (reset), line:9
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:9
         |vpiName:reset
         |vpiFullName:work@wire_test_case.reset
   |vpiContAssign:
   \_cont_assign: , line:17
     |vpiRhs:
     \_bit_select: (body), line:17
       |vpiName:body
       |vpiFullName:work@wire_test_case.body
       |vpiIndex:
       \_ref_obj: (readptr), line:17
         |vpiName:readptr
     |vpiLhs:
     \_ref_obj: (array_out), line:17
       |vpiName:array_out
       |vpiFullName:work@wire_test_case.array_out
       |vpiActual:
       \_logic_net: (array_out), line:16
   |vpiNet:
   \_logic_net: (readptr), line:13
     |vpiName:readptr
     |vpiFullName:work@wire_test_case.readptr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (body), line:14
     |vpiName:body
     |vpiFullName:work@wire_test_case.body
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (array_out), line:16
   |vpiNet:
   \_logic_net: (clock), line:9
   |vpiNet:
   \_logic_net: (reset), line:9
 |uhdmtopModules:
 \_module: work@BENCH (work@BENCH), file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:73
   |vpiDefName:work@BENCH
   |vpiName:work@BENCH
   |vpiModule:
   \_module: work@wire_test_case (usingwire), file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:80, parent:work@BENCH
     |vpiDefName:work@wire_test_case
     |vpiName:usingwire
     |vpiFullName:work@BENCH.usingwire
     |vpiPort:
     \_port: (array_out1), line:9, parent:usingwire
       |vpiName:array_out1
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (array_out1)
         |vpiName:array_out1
         |vpiActual:
         \_logic_net: (array_out1), line:74, parent:work@BENCH
           |vpiName:array_out1
           |vpiFullName:work@BENCH.array_out1
           |vpiNetType:1
           |vpiRange:
           \_range: , line:74
             |vpiLeftRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (array_out), line:16, parent:usingwire
           |vpiName:array_out
           |vpiFullName:work@BENCH.usingwire.array_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:16
             |vpiLeftRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clock), line:9, parent:usingwire
       |vpiName:clock
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clock)
         |vpiName:clock
         |vpiActual:
         \_logic_net: (clock), line:75, parent:work@BENCH
           |vpiName:clock
           |vpiFullName:work@BENCH.clock
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clock), line:9, parent:usingwire
           |vpiName:clock
           |vpiFullName:work@BENCH.usingwire.clock
     |vpiPort:
     \_port: (reset), line:9, parent:usingwire
       |vpiName:reset
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (reset)
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:75, parent:work@BENCH
           |vpiName:reset
           |vpiFullName:work@BENCH.reset
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (reset), line:9, parent:usingwire
           |vpiName:reset
           |vpiFullName:work@BENCH.usingwire.reset
     |vpiNet:
     \_logic_net: (readptr), line:13, parent:usingwire
       |vpiName:readptr
       |vpiFullName:work@BENCH.usingwire.readptr
       |vpiNetType:48
       |vpiRange:
       \_range: , line:13
         |vpiLeftRange:
         \_constant: , line:13
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:13
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (array_out), line:16, parent:usingwire
     |vpiNet:
     \_logic_net: (clock), line:9, parent:usingwire
     |vpiNet:
     \_logic_net: (reset), line:9, parent:usingwire
     |vpiArrayNet:
     \_array_net: (body), line:14, parent:usingwire
       |vpiName:body
       |vpiFullName:work@BENCH.usingwire.body
       |vpiNet:
       \_logic_net: , parent:body
         |vpiFullName:work@BENCH.usingwire.body
         |vpiNetType:48
         |vpiRange:
         \_range: , line:14
           |vpiLeftRange:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiRange:
       \_range: , line:14
         |vpiLeftRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:15
           |vpiSize:32
           |INT:15
         |vpiRightRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@BENCH (work@BENCH), file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:73
   |vpiModule:
   \_module: work@always_test_case (usingalways), file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:81, parent:work@BENCH
     |vpiDefName:work@always_test_case
     |vpiName:usingalways
     |vpiFullName:work@BENCH.usingalways
     |vpiPort:
     \_port: (array_out2), line:41, parent:usingalways
       |vpiName:array_out2
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (array_out2)
         |vpiName:array_out2
         |vpiActual:
         \_logic_net: (array_out2), line:74, parent:work@BENCH
           |vpiName:array_out2
           |vpiFullName:work@BENCH.array_out2
           |vpiNetType:1
           |vpiRange:
           \_range: , line:74
             |vpiLeftRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (array_out), line:51, parent:usingalways
           |vpiName:array_out
           |vpiFullName:work@BENCH.usingalways.array_out
           |vpiNetType:48
           |vpiRange:
           \_range: , line:51
             |vpiLeftRange:
             \_constant: , line:51
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:51
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clock), line:41, parent:usingalways
       |vpiName:clock
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clock)
         |vpiName:clock
         |vpiActual:
         \_logic_net: (clock), line:75, parent:work@BENCH
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clock), line:41, parent:usingalways
           |vpiName:clock
           |vpiFullName:work@BENCH.usingalways.clock
     |vpiPort:
     \_port: (reset), line:41, parent:usingalways
       |vpiName:reset
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (reset)
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:75, parent:work@BENCH
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (reset), line:41, parent:usingalways
           |vpiName:reset
           |vpiFullName:work@BENCH.usingalways.reset
     |vpiNet:
     \_logic_net: (readptr), line:45, parent:usingalways
       |vpiName:readptr
       |vpiFullName:work@BENCH.usingalways.readptr
       |vpiNetType:48
       |vpiRange:
       \_range: , line:45
         |vpiLeftRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (array_out), line:51, parent:usingalways
     |vpiNet:
     \_logic_net: (clock), line:41, parent:usingalways
     |vpiNet:
     \_logic_net: (reset), line:41, parent:usingalways
     |vpiArrayNet:
     \_array_net: (body), line:46, parent:usingalways
       |vpiName:body
       |vpiFullName:work@BENCH.usingalways.body
       |vpiNet:
       \_logic_net: , parent:body
         |vpiFullName:work@BENCH.usingalways.body
         |vpiNetType:48
         |vpiRange:
         \_range: , line:46
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiRange:
       \_range: , line:46
         |vpiLeftRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:15
           |vpiSize:32
           |INT:15
         |vpiRightRange:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@BENCH (work@BENCH), file:<a href="../../../../third_party/tests/ivtest/ivltests/memidx.v.html" target="file-frame">third_party/tests/ivtest/ivltests/memidx.v</a>, line:73
   |vpiNet:
   \_logic_net: (array_out1), line:74, parent:work@BENCH
   |vpiNet:
   \_logic_net: (array_out2), line:74, parent:work@BENCH
   |vpiNet:
   \_logic_net: (clock), line:75, parent:work@BENCH
   |vpiNet:
   \_logic_net: (reset), line:75, parent:work@BENCH
   |vpiNet:
   \_logic_net: (count), line:77, parent:work@BENCH
     |vpiName:count
     |vpiFullName:work@BENCH.count
   |vpiNet:
   \_logic_net: (errors), line:78, parent:work@BENCH
     |vpiName:errors
     |vpiFullName:work@BENCH.errors
Object: \work_BENCH of type 3000
Object: \work_BENCH of type 32
Object: \usingwire of type 32
Object: \array_out1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 44
Object: \reset of type 44
Object: \readptr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \array_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 36
Object: \reset of type 36
Object: \usingalways of type 32
Object: \array_out2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 44
Object: \reset of type 44
Object: \readptr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \array_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 36
Object: \reset of type 36
Object: \array_out1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \array_out2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clock of type 36
Object: \reset of type 36
Object: \count of type 36
Object: \errors of type 36
Object: \work_BENCH of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clock of type 608
Object:  of type 7
Object:  of type 3
Object: \reset of type 608
Object:  of type 7
Object:  of type 3
Object: \count of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>