A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_HM_POWER_COLLAPSE_ENABLE,VAR_0
A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_IFPC_ENABLE,VAR_1
A6XX_GMU_PWR_COL_INTER_FRAME_CTRL_SPTPRAC_POWER_CONTROL_ENABLE,VAR_2
A6XX_GMU_RPMH_CTRL_CX_VOTE_ENABLE,VAR_3
A6XX_GMU_RPMH_CTRL_DDR_VOTE_ENABLE,VAR_4
A6XX_GMU_RPMH_CTRL_GFX_VOTE_ENABLE,VAR_5
A6XX_GMU_RPMH_CTRL_LLC_VOTE_ENABLE,VAR_6
A6XX_GMU_RPMH_CTRL_MX_VOTE_ENABLE,VAR_7
A6XX_GMU_RPMH_CTRL_RPMH_INTERFACE_ENABLE,VAR_8
GMU_PWR_COL_HYST,VAR_9
REG_A6XX_GMU_PWR_COL_INTER_FRAME_CTRL,VAR_10
REG_A6XX_GMU_PWR_COL_INTER_FRAME_HYST,VAR_11
REG_A6XX_GMU_PWR_COL_SPTPRAC_HYST,VAR_12
REG_A6XX_GMU_RPMH_CTRL,VAR_13
REG_A6XX_GMU_SYS_BUS_CONFIG,VAR_14
gmu_rmw,FUNC_0
gmu_write,FUNC_1
a6xx_gmu_power_config,FUNC_2
gmu,VAR_15
