Analysis & Synthesis report for NIOS_II
Fri Sep 08 17:52:09 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for processor_altpll_0:altpll_0
 18. Source assignments for processor_altpll_0:altpll_0|processor_altpll_0_stdsync_sv6:stdsync2|processor_altpll_0_dffpipe_l2c:dffpipe3
 19. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 20. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 21. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated
 23. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5j81:auto_generated
 28. Source assignments for processor_uart_0:uart_0
 29. Source assignments for processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux
 33. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 34. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 35. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 36. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 37. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 38. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 39. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 40. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 41. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 42. Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 43. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for altera_reset_controller:rst_controller_001
 46. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a
 51. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b
 53. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 55. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram
 56. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 58. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 59. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 60. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 61. Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy
 62. Parameter Settings for User Entity Instance: processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 64. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 65. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 66. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 67. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 68. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 69. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 70. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 71. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 72. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
 73. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 74. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 75. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 76. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
 79. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
 82. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 83. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 86. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 89. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 92. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
 95. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_004|processor_mm_interconnect_0_router_002_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_005|processor_mm_interconnect_0_router_003_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_006|processor_mm_interconnect_0_router_003_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_007|processor_mm_interconnect_0_router_003_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_008|processor_mm_interconnect_0_router_003_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
115. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
116. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
117. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
118. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
119. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
120. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
121. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
122. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
123. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
124. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
125. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
126. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
127. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
128. Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
129. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
130. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
131. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
132. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
133. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
134. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
135. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
136. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
137. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
138. altsyncram Parameter Settings by Entity Instance
139. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
140. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
141. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
142. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
143. Port Connectivity Checks: "altera_reset_controller:rst_controller"
144. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
145. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
146. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
147. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
148. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
149. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode"
150. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode"
151. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode"
152. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode"
153. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
154. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
155. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
156. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
157. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
158. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
159. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
160. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
161. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
162. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
163. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
164. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
165. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
166. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
167. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
168. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
169. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
170. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
171. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
172. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
173. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
174. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
175. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
176. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
177. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
178. Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
179. Port Connectivity Checks: "processor_uart_0:uart_0"
180. Port Connectivity Checks: "processor_spi_0:spi_0"
181. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy"
182. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
183. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
184. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_pib:the_processor_nios2_gen2_0_cpu_nios2_oci_pib"
185. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo|processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
186. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace|processor_nios2_gen2_0_cpu_nios2_oci_td_mode:processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
187. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_itrace:the_processor_nios2_gen2_0_cpu_nios2_oci_itrace"
188. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk"
189. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk"
190. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug"
191. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci"
192. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_test_bench:the_processor_nios2_gen2_0_cpu_test_bench"
193. Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0"
194. Port Connectivity Checks: "processor_altpll_0:altpll_0|processor_altpll_0_altpll_kr22:sd1"
195. Port Connectivity Checks: "processor_altpll_0:altpll_0"
196. Post-Synthesis Netlist Statistics for Top Partition
197. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
198. Elapsed Time Per Partition
199. Analysis & Synthesis Messages
200. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 08 17:52:09 2017       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; NIOS_II                                     ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,149                                       ;
;     Total combinational functions  ; 1,773                                       ;
;     Dedicated logic registers      ; 1,206                                       ;
; Total registers                    ; 1206                                        ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 75,776                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF256C8GES   ;                    ;
; Top-level entity name                                                      ; processor          ; NIOS_II            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                  ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/processor.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/processor.v                                                                 ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_sc_fifo.v                                          ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_clock_crosser.v                                 ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_arbitrator.sv                                      ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv                              ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_master_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_master_agent.sv                                    ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_master_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_master_translator.sv                               ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_slave_agent.sv                                     ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_slave_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_merlin_slave_translator.sv                                ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_controller.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_controller.v                                        ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_synchronizer.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_synchronizer.v                                      ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_std_synchronizer_nocut.v                                  ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_altpll_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_altpll_0.v                                             ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_irq_mapper.sv                                          ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0.v                                    ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v                  ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv                         ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv                     ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv                           ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv                       ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv                            ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv                        ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv                        ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv                        ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv                     ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv                     ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv                           ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv                       ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0.v                                         ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v                                     ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v                     ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v                          ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_onchip_memory2_0.v                                     ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_pio_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_pio_0.v                                                ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_spi_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_spi_0.v                                                ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_timer_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_timer_0.v                                              ; processor   ;
; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_uart_0.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_uart_0.v                                               ; processor   ;
; altsyncram.tdf                                                                                                                                ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                                                                                         ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                                                                                   ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                                                                                                ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; aglobal151.inc                                                                                                                                ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/aglobal151.inc                                                                   ;             ;
; a_rdenreg.inc                                                                                                                                 ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                                                                                    ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                                                                                    ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                                                                                  ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_s0c1.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_s0c1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                                                                     ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                        ;             ;
; db/altsyncram_qk21.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_qk21.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                                                                      ; yes             ; Megafunction                                 ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; db/altsyncram_5j81.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_5j81.tdf                                                                      ;             ;
; sld_hub.vhd                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sld325d2f22/alt_sld_fab.v                                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v                                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                            ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,149                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 1773                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 929                                                                             ;
;     -- 3 input functions                    ; 490                                                                             ;
;     -- <=2 input functions                  ; 354                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 1651                                                                            ;
;     -- arithmetic mode                      ; 122                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 1206                                                                            ;
;     -- Dedicated logic registers            ; 1206                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 15                                                                              ;
; Total memory bits                           ; 75776                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; processor_altpll_0:altpll_0|processor_altpll_0_altpll_kr22:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 1175                                                                            ;
; Total fan-out                               ; 11877                                                                           ;
; Average fan-out                             ; 3.77                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |processor                                                                                                                              ; 1773 (1)          ; 1206 (0)     ; 75776       ; 0          ; 0            ; 0       ; 0         ; 15   ; 0            ; 0          ; |processor                                                                                                                                                                                                                                                                                                                                                                                                         ; processor    ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; processor    ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; processor    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; processor    ;
;    |altera_reset_controller:rst_controller_002|                                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                              ; processor    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; processor    ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; processor    ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; processor    ;
;    |processor_altpll_0:altpll_0|                                                                                                        ; 8 (7)             ; 6 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                             ; processor    ;
;       |processor_altpll_0_altpll_kr22:sd1|                                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_altpll_0:altpll_0|processor_altpll_0_altpll_kr22:sd1                                                                                                                                                                                                                                                                                                                                          ; processor    ;
;       |processor_altpll_0_stdsync_sv6:stdsync2|                                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_altpll_0:altpll_0|processor_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                     ; processor    ;
;          |processor_altpll_0_dffpipe_l2c:dffpipe3|                                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_altpll_0:altpll_0|processor_altpll_0_stdsync_sv6:stdsync2|processor_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                             ; processor    ;
;    |processor_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 280 (0)           ; 179 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; processor    ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                       ; 8 (8)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                 ; processor    ;
;       |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                         ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; processor    ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; processor    ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; processor    ;
;       |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; processor    ;
;       |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; processor    ;
;       |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; processor    ;
;       |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; processor    ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 4 (0)             ; 10 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                      ; processor    ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)             ; 10 (6)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; processor    ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; processor    ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; processor    ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 4 (0)             ; 22 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                          ; processor    ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)             ; 22 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                 ; processor    ;
;             |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                            ; processor    ;
;             |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                            ; processor    ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; processor    ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 8 (8)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; processor    ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 5 (5)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; processor    ;
;       |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                              ; 3 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                        ; processor    ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                          ; processor    ;
;       |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                  ; processor    ;
;       |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                    ; 1 (1)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                              ; processor    ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; processor    ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                             ; processor    ;
;       |altera_merlin_slave_translator:pio_0_s1_translator|                                                                              ; 4 (4)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                        ; processor    ;
;       |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                                ; 4 (4)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                          ; processor    ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 6 (6)             ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                      ; processor    ;
;       |altera_merlin_slave_translator:uart_0_s1_translator|                                                                             ; 7 (7)             ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                       ; processor    ;
;       |processor_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; processor    ;
;       |processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                   ; processor    ;
;       |processor_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                   ; processor    ;
;       |processor_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                                       ; processor    ;
;       |processor_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 56 (52)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; processor    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; processor    ;
;       |processor_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; processor    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; processor    ;
;       |processor_mm_interconnect_0_router:router|                                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; processor    ;
;       |processor_mm_interconnect_0_router_001:router_001|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                         ; processor    ;
;       |processor_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 36 (36)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; processor    ;
;       |processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                       ; processor    ;
;    |processor_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 986 (0)           ; 581 (0)      ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; processor    ;
;       |processor_nios2_gen2_0_cpu:cpu|                                                                                                  ; 986 (692)         ; 581 (310)    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; processor    ;
;          |processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|                                                ; 294 (38)          ; 271 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; processor    ;
;             |processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|                         ; 91 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; processor    ;
;                |processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|                        ; 6 (6)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; processor    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|                              ; 81 (81)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck                                                            ; processor    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; work         ;
;             |processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|                               ; 10 (10)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; processor    ;
;             |processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break|                                 ; 33 (33)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; processor    ;
;             |processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|                                 ; 8 (8)             ; 9 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; processor    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; work         ;
;             |processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|                                       ; 114 (114)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; processor    ;
;                |processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; processor    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                      |altsyncram_qk21:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                  ; work         ;
;          |processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; processor    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_s0c1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; work         ;
;          |processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; processor    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_s0c1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; work         ;
;    |processor_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 2 (2)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                             ; processor    ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram_5j81:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5j81:auto_generated                                                                                                                                                                                                                                                                                                    ; work         ;
;    |processor_pio_0:pio_0|                                                                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                   ; processor    ;
;    |processor_spi_0:spi_0|                                                                                                              ; 119 (119)         ; 122 (122)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                   ; processor    ;
;    |processor_timer_0:timer_0|                                                                                                          ; 125 (125)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                               ; processor    ;
;    |processor_uart_0:uart_0|                                                                                                            ; 122 (0)           ; 92 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                 ; processor    ;
;       |processor_uart_0_regs:the_processor_uart_0_regs|                                                                                 ; 39 (39)           ; 29 (29)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs                                                                                                                                                                                                                                                                                                                                 ; processor    ;
;       |processor_uart_0_rx:the_processor_uart_0_rx|                                                                                     ; 46 (46)           ; 37 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx                                                                                                                                                                                                                                                                                                                                     ; processor    ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                 ; work         ;
;       |processor_uart_0_tx:the_processor_uart_0_tx|                                                                                     ; 37 (37)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|processor_uart_0:uart_0|processor_uart_0_tx:the_processor_uart_0_tx                                                                                                                                                                                                                                                                                                                                     ; processor    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 116 (1)           ; 76 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 115 (0)           ; 76 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 115 (0)           ; 76 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 115 (1)           ; 76 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 114 (0)           ; 71 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 114 (77)          ; 71 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                              ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5j81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File                                                  ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; N/A    ; Qsys                                     ; 15.1    ; N/A          ; N/A          ; |processor                                                                                                                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altpll                                   ; 15.1    ; N/A          ; N/A          ; |processor|processor_altpll_0:altpll_0                                                                                                                                                                                                                                         ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                  ;
; Altera ; altera_irq_mapper                        ; 15.1    ; N/A          ; N/A          ; |processor|processor_irq_mapper:irq_mapper                                                                                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_mm_interconnect                   ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                       ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                    ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                             ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                          ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                         ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                       ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                           ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                       ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                      ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                             ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                          ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                      ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                            ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                              ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                         ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                              ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                         ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                    ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router                                                                                                                                                                             ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_004                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_005                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_006                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_007                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_008                                                                                                                                                                     ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                           ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                                ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                           ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                      ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                            ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                       ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                             ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                        ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                   ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_nios2_gen2                        ; 15.1    ; N/A          ; N/A          ; |processor|processor_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                 ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 15.1    ; N/A          ; N/A          ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                  ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 15.1    ; N/A          ; N/A          ; |processor|processor_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                         ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_pio                        ; 15.1    ; N/A          ; N/A          ; |processor|processor_pio_0:pio_0                                                                                                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |processor|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |processor|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |processor|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                          ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_spi                        ; 15.1    ; N/A          ; N/A          ; |processor|processor_spi_0:spi_0                                                                                                                                                                                                                                               ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_timer                      ; 15.1    ; N/A          ; N/A          ; |processor|processor_timer_0:timer_0                                                                                                                                                                                                                                           ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
; Altera ; altera_avalon_uart                       ; 15.1    ; N/A          ; N/A          ; |processor|processor_uart_0:uart_0                                                                                                                                                                                                                                             ; D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/processor.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51,57,58,72..74]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51,57,58,72..74]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs|readdata[10..15]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_pio_0:pio_0|readdata[8..31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_im:the_processor_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_im:the_processor_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                    ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                    ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                    ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                    ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                  ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                  ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                 ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                 ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ;
; processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                                              ; Merged with processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                              ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                    ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                    ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                    ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                    ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                 ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                        ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                  ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                  ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                      ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                       ; Merged with processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 552                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                               ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                              ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                          ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                         ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                          ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                        ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                         ;
; processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs|readdata[12]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs|readdata[11]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs|readdata[10]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[30]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[29]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[28]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[27]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[26]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[25]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[24]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[23]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[22]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[21]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[20]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[19]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[18]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[17]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[16]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[15]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[14]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[13]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[12]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[11]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[10]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_pio_0:pio_0|readdata[8]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                  ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                    ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                  ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                    ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                  ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                               ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                               ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                               ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                 ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                              ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                              ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                      ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                      ; Lost Fanouts              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs|readdata[15]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs|readdata[14]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs|readdata[13]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                            ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                     ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                              ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                               ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                  ; Stuck at GND              ; processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC              ; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1206  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 193   ;
; Number of registers using Asynchronous Clear ; 875   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 532   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; processor_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                   ; 3       ;
; processor_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                   ; 3       ;
; processor_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                   ; 3       ;
; processor_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                   ; 3       ;
; processor_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                   ; 3       ;
; processor_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                   ; 3       ;
; processor_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                   ; 3       ;
; processor_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                  ; 3       ;
; processor_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                                  ; 3       ;
; processor_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; processor_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                                 ; 1       ;
; processor_uart_0:uart_0|processor_uart_0_tx:the_processor_uart_0_tx|txd                                                                                                                                                                                                                                                         ; 1       ;
; processor_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                           ; 1       ;
; processor_uart_0:uart_0|processor_uart_0_tx:the_processor_uart_0_tx|pre_txd                                                                                                                                                                                                                                                     ; 2       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 35      ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; 2       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                        ; 21      ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; 1       ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ; 9       ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                       ; 7       ;
; processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                           ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                  ; 1       ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                     ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 142     ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                      ; 2       ;
; processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                     ; 2       ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                     ; 2       ;
; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                     ; 2       ;
; processor_uart_0:uart_0|processor_uart_0_tx:the_processor_uart_0_tx|tx_ready                                                                                                                                                                                                                                                    ; 6       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; processor_uart_0:uart_0|processor_uart_0_tx:the_processor_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                              ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; processor_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                                  ; 2       ;
; processor_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                  ; 2       ;
; processor_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                                  ; 2       ;
; processor_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                                  ; 2       ;
; processor_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                                  ; 2       ;
; processor_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                                  ; 2       ;
; processor_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                                  ; 2       ;
; processor_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                                 ; 2       ;
; processor_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                                 ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; processor_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 56                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|processor_spi_0:spi_0|shift_reg[7]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |processor|processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |processor|processor_spi_0:spi_0|data_to_cpu[15]                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |processor|processor_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |processor|processor_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |processor|processor_spi_0:spi_0|data_to_cpu[4]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |processor|processor_uart_0:uart_0|processor_uart_0_tx:the_processor_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|sr[36]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|sr[34]      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|sr[6]       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|sr[29]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|E_logic_result[24]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor|processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |processor|processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for processor_altpll_0:altpll_0 ;
+----------------+-------+------+--------------------+
; Assignment     ; Value ; From ; To                 ;
+----------------+-------+------+--------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg         ;
+----------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_altpll_0:altpll_0|processor_altpll_0_stdsync_sv6:stdsync2|processor_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5j81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for processor_uart_0:uart_0  ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qk21      ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                         ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_5j81      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                  ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 15    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_004|processor_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_005|processor_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_006|processor_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_007|processor_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_008|processor_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                    ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "processor_uart_0:uart_0"        ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_spi_0:spi_0"                                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_pib:the_processor_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo|processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace|processor_nios2_gen2_0_cpu_nios2_oci_td_mode:processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_itrace:the_processor_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_test_bench:the_processor_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "processor_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------+
; Port          ; Type   ; Severity ; Details                     ;
+---------------+--------+----------+-----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected      ;
+---------------+--------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_altpll_0:altpll_0|processor_altpll_0_altpll_kr22:sd1"                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "processor_altpll_0:altpll_0" ;
+-----------+--------+----------+-------------------------+
; Port      ; Type   ; Severity ; Details                 ;
+-----------+--------+----------+-------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected  ;
; locked    ; Output ; Info     ; Explicitly unconnected  ;
; phasedone ; Output ; Info     ; Explicitly unconnected  ;
+-----------+--------+----------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 1130                        ;
;     CLR               ; 388                         ;
;     CLR SCLR          ; 8                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 139                         ;
;     ENA CLR           ; 293                         ;
;     ENA CLR SLD       ; 40                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 118                         ;
; cycloneiii_lcell_comb ; 1658                        ;
;     arith             ; 114                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 33                          ;
;     normal            ; 1544                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 195                         ;
;         3 data inputs ; 435                         ;
;         4 data inputs ; 875                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.78                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 90                                       ;
; cycloneiii_ff         ; 76                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 18                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 116                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 108                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 22                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.83                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Sep 08 17:50:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_II -c NIOS_II
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "processor.qsys"
Info (12250): 2017.09.08.17:51:16 Progress: Loading NIOS_II/processor.qsys
Info (12250): 2017.09.08.17:51:16 Progress: Reading input file
Info (12250): 2017.09.08.17:51:17 Progress: Adding altpll_0 [altpll 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module altpll_0
Info (12250): 2017.09.08.17:51:18 Progress: Adding clk_0 [clock_source 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module clk_0
Info (12250): 2017.09.08.17:51:18 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2017.09.08.17:51:18 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2017.09.08.17:51:18 Progress: Adding pio_0 [altera_avalon_pio 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module pio_0
Info (12250): 2017.09.08.17:51:18 Progress: Adding spi_0 [altera_avalon_spi 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module spi_0
Info (12250): 2017.09.08.17:51:18 Progress: Adding timer_0 [altera_avalon_timer 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module timer_0
Info (12250): 2017.09.08.17:51:18 Progress: Adding uart_0 [altera_avalon_uart 15.1]
Info (12250): 2017.09.08.17:51:18 Progress: Parameterizing module uart_0
Info (12250): 2017.09.08.17:51:18 Progress: Building connections
Info (12250): 2017.09.08.17:51:19 Progress: Parameterizing connections
Info (12250): 2017.09.08.17:51:19 Progress: Validating
Info (12250): 2017.09.08.17:51:19 Progress: Done reading input file
Info (12250): Processor.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Processor.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Processor.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Processor.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): Processor: Generating processor "processor" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Warning (12251): Processor: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning (12251): Processor: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info (12250): Altpll_0: "processor" instantiated altpll "altpll_0"
Info (12250): Nios2_gen2_0: "processor" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0003_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "processor" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_0: Starting RTL generation for module 'processor_pio_0'
Info (12250): Pio_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0004_pio_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0004_pio_0_gen//processor_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'processor_pio_0'
Info (12250): Pio_0: "processor" instantiated altera_avalon_pio "pio_0"
Info (12250): Spi_0: Starting RTL generation for module 'processor_spi_0'
Info (12250): Spi_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=processor_spi_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0005_spi_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0005_spi_0_gen//processor_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Spi_0: Done RTL generation for module 'processor_spi_0'
Info (12250): Spi_0: "processor" instantiated altera_avalon_spi "spi_0"
Info (12250): Timer_0: Starting RTL generation for module 'processor_timer_0'
Info (12250): Timer_0:   Generation command is [exec D:/Programy/QuartusPrimeLite/quartus/bin64//perl/bin/perl.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=processor_timer_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0006_timer_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0006_timer_0_gen//processor_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'processor_timer_0'
Info (12250): Timer_0: "processor" instantiated altera_avalon_timer "timer_0"
Info (12250): Uart_0: Starting RTL generation for module 'processor_uart_0'
Info (12250): Uart_0:   Generation command is [exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=processor_uart_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0007_uart_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0007_uart_0_gen//processor_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'processor_uart_0'
Info (12250): Uart_0: "processor" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "processor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "processor" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "processor" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'processor_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec D:/Programy/QuartusPrimeLite/quartus/bin64//eperlcmd.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=processor_nios2_gen2_0_cpu --dir=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0010_cpu_gen/ --quartus_bindir=D:/Programy/QuartusPrimeLite/quartus/bin64/ --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7417_4202330212866000094.dir/0010_cpu_gen//processor_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2017.09.08 17:51:41 (*) Starting Nios II generation
Info (12250): Cpu: # 2017.09.08 17:51:41 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2017.09.08 17:51:41 (*)   Couldn't query license setup in Quartus directory D:/Programy/QuartusPrimeLite/quartus/bin64/
Info (12250): Cpu: # 2017.09.08 17:51:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2017.09.08 17:51:41 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2017.09.08 17:51:42 (*)   Plaintext license not found.
Info (12250): Cpu: # 2017.09.08 17:51:42 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2017.09.08 17:51:42 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2017.09.08 17:51:42 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2017.09.08 17:51:43 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2017.09.08 17:51:43 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2017.09.08 17:51:44 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'processor_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info (12250): Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Processor: Done "processor" with 32 modules, 48 files
Info (12249): Finished elaborating Qsys system entity "processor.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/processor.v
    Info (12023): Found entity 1: processor File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/processor/submodules/processor_altpll_0.v
    Info (12023): Found entity 1: processor_altpll_0_dffpipe_l2c File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v Line: 38
    Info (12023): Found entity 2: processor_altpll_0_stdsync_sv6 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v Line: 99
    Info (12023): Found entity 3: processor_altpll_0_altpll_kr22 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v Line: 131
    Info (12023): Found entity 4: processor_altpll_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_irq_mapper.sv
    Info (12023): Found entity 1: processor_irq_mapper File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0.v
    Info (12023): Found entity 1: processor_mm_interconnect_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: processor_mm_interconnect_0_avalon_st_adapter File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_demux File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_demux_001 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_mux File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_cmd_mux_001 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_default_decode File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_001_default_decode File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router_001 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_002_default_decode File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router_002 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_router_003_default_decode File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: processor_mm_interconnect_0_router_003 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_demux_001 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_demux_003 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_mux File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: processor_mm_interconnect_0_rsp_mux_001 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0.v
    Info (12023): Found entity 1: processor_nios2_gen2_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: processor_nios2_gen2_0_cpu_register_bank_a_module File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: processor_nios2_gen2_0_cpu_register_bank_b_module File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 86
    Info (12023): Found entity 3: processor_nios2_gen2_0_cpu_nios2_oci_debug File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 151
    Info (12023): Found entity 4: processor_nios2_gen2_0_cpu_nios2_oci_break File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 292
    Info (12023): Found entity 5: processor_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 584
    Info (12023): Found entity 6: processor_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 790
    Info (12023): Found entity 7: processor_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 976
    Info (12023): Found entity 8: processor_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1278
    Info (12023): Found entity 9: processor_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1345
    Info (12023): Found entity 10: processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1426
    Info (12023): Found entity 11: processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1497
    Info (12023): Found entity 12: processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1539
    Info (12023): Found entity 13: processor_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1585
    Info (12023): Found entity 14: processor_nios2_gen2_0_cpu_nios2_oci_pib File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2070
    Info (12023): Found entity 15: processor_nios2_gen2_0_cpu_nios2_oci_im File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2092
    Info (12023): Found entity 16: processor_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2161
    Info (12023): Found entity 17: processor_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2177
    Info (12023): Found entity 18: processor_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2269
    Info (12023): Found entity 19: processor_nios2_gen2_0_cpu_nios2_ocimem File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2332
    Info (12023): Found entity 20: processor_nios2_gen2_0_cpu_nios2_oci File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2510
    Info (12023): Found entity 21: processor_nios2_gen2_0_cpu File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2981
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_tck File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: processor_nios2_gen2_0_cpu_test_bench File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_onchip_memory2_0.v
    Info (12023): Found entity 1: processor_onchip_memory2_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_pio_0.v
    Info (12023): Found entity 1: processor_pio_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_spi_0.v
    Info (12023): Found entity 1: processor_spi_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_timer_0.v
    Info (12023): Found entity 1: processor_timer_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_timer_0.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/processor/submodules/processor_uart_0.v
    Info (12023): Found entity 1: processor_uart_0_tx File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 21
    Info (12023): Found entity 2: processor_uart_0_rx_stimulus_source File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 193
    Info (12023): Found entity 3: processor_uart_0_rx File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 286
    Info (12023): Found entity 4: processor_uart_0_regs File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 544
    Info (12023): Found entity 5: processor_uart_0 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 789
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "processor_altpll_0" for hierarchy "processor_altpll_0:altpll_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 92
Info (12128): Elaborating entity "processor_altpll_0_stdsync_sv6" for hierarchy "processor_altpll_0:altpll_0|processor_altpll_0_stdsync_sv6:stdsync2" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v Line: 259
Info (12128): Elaborating entity "processor_altpll_0_dffpipe_l2c" for hierarchy "processor_altpll_0:altpll_0|processor_altpll_0_stdsync_sv6:stdsync2|processor_altpll_0_dffpipe_l2c:dffpipe3" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v Line: 117
Info (12128): Elaborating entity "processor_altpll_0_altpll_kr22" for hierarchy "processor_altpll_0:altpll_0|processor_altpll_0_altpll_kr22:sd1" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v Line: 265
Info (12128): Elaborating entity "processor_nios2_gen2_0" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 121
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_test_bench" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_test_bench:the_processor_nios2_gen2_0_cpu_test_bench" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 3689
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 4205
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 57
Info (12133): Instantiated megafunction "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_s0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 4223
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 4709
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2678
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 217
Info (12133): Instantiated megafunction "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2708
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2729
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2755
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_itrace:the_processor_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2771
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2786
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace|processor_nios2_gen2_0_cpu_nios2_oci_td_mode:processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1394
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2801
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo|processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1703
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo|processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1712
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo|processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 1721
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_pib:the_processor_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2806
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_oci_im:the_processor_nios2_gen2_0_cpu_nios2_oci_im" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2820
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2839
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2859
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2480
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2308
Info (12130): Elaborated megafunction instantiation "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2308
Info (12133): Instantiated megafunction "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2308
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf
    Info (12023): Found entity 1: altsyncram_qk21 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_qk21.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qk21" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated" File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v Line: 2961
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "processor_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy" File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "processor_nios2_gen2_0:nios2_gen2_0|processor_nios2_gen2_0_cpu:cpu|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "processor_onchip_memory2_0" for hierarchy "processor_onchip_memory2_0:onchip_memory2_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v Line: 63
Info (12130): Elaborated megafunction instantiation "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v Line: 63
Info (12133): Instantiated megafunction "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v Line: 63
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5j81.tdf
    Info (12023): Found entity 1: altsyncram_5j81 File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_5j81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5j81" for hierarchy "processor_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5j81:auto_generated" File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "processor_pio_0" for hierarchy "processor_pio_0:pio_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 142
Info (12128): Elaborating entity "processor_spi_0" for hierarchy "processor_spi_0:spi_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 158
Info (12128): Elaborating entity "processor_timer_0" for hierarchy "processor_timer_0:timer_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 169
Info (12128): Elaborating entity "processor_uart_0" for hierarchy "processor_uart_0:uart_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 186
Info (12128): Elaborating entity "processor_uart_0_tx" for hierarchy "processor_uart_0:uart_0|processor_uart_0_tx:the_processor_uart_0_tx" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 862
Info (12128): Elaborating entity "processor_uart_0_rx" for hierarchy "processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 880
Info (12128): Elaborating entity "processor_uart_0_rx_stimulus_source" for hierarchy "processor_uart_0:uart_0|processor_uart_0_rx:the_processor_uart_0_rx|processor_uart_0_rx_stimulus_source:the_processor_uart_0_rx_stimulus_source" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 363
Info (12128): Elaborating entity "processor_uart_0_regs" for hierarchy "processor_uart_0:uart_0|processor_uart_0_regs:the_processor_uart_0_regs" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v Line: 911
Info (12128): Elaborating entity "processor_mm_interconnect_0" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 246
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 622
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 682
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 746
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 810
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 874
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 938
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 1002
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 1066
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 1292
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 1376
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 1417
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 1583
Info (12128): Elaborating entity "processor_mm_interconnect_0_router" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2224
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router:router|processor_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2240
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_001_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_001:router_001|processor_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_002" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2256
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_002_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_002:router_002|processor_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_003" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2272
Info (12128): Elaborating entity "processor_mm_interconnect_0_router_003_default_decode" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_router_003:router_003|processor_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_demux" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2405
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_demux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2428
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_mux" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2451
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "processor_mm_interconnect_0_cmd_mux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2468
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_demux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2599
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_demux_003" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2639
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_mux" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2743
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "processor_mm_interconnect_0_rsp_mux_001" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2766
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2800
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "processor_mm_interconnect_0_avalon_st_adapter" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v Line: 2863
Info (12128): Elaborating entity "processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "processor_mm_interconnect_0:mm_interconnect_0|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "processor_irq_mapper" for hierarchy "processor_irq_mapper:irq_mapper" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 255
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 318
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v Line: 381
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.09.08.17:51:54 Progress: Loading sld325d2f22/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_spi_0.v Line: 242
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/output_files/NIOS_II.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2331 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 2182 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 922 megabytes
    Info: Processing ended: Fri Sep 08 17:52:09 2017
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:02:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/output_files/NIOS_II.map.smsg.


