*design* DebussyLib (btIdent Verdi3_L-2016.06-1)
Command arguments:
    +define+verilog
    /home/soke/ICdesign/base/sync_fifo/sim/../rtl/sync_fifo.v
    /home/soke/ICdesign/base/sync_fifo/sim/../tb/sync_fifo_tb.v

Highest level modules:
sync_fifo

Total	0 error(s),   0 warning(s)
