% Publications

<style>
  h1 {
    font-size: 1.5rem;
  }
  #body-container {
    max-width: max-content;
    font-size: 0.95rem;
  }
  .abs-card, .bib-card {
    max-width: 45rem;
  }
</style>

# Publications

::: {.pub-entry}
  **Reticle: A Virtual Machine for Programming Modern FPGAs** \
  Luis Vega, Joseph McMahan, Adrian Sampson, Dan Grossman, and Luis Ceze \
  Programming Language Design and Implementation (PLDI) 2021 \
  [paper](pubs/pldi21_vega_reticle.pdf) &nbsp;
:::

::: {.pub-entry}
  **LastLayer: Towards Hardware and Software Continuous Integration** \
  Luis Vega, Jared Roesch, Joseph McMahan, and Luis Ceze \
  IEEE Micro 2020 \
  [paper](pubs/ieeemicro20_vega_lastlayer.pdf) &nbsp;
:::

::: {.pub-entry}
  **Evaluating Celerity: A 16nm 695 Giga-RISC-V Instructions/s Manycore Processor with Synthesizable PLL** \
  Austin Rovinski, Chun Zhao, Khalid Al-Hawaj, Paul Gao, Shaolin Xie, Christopher Torng,
  Scott Davidson, Aporva Amarnath, Luis Vega, Bandhav Veluri, Anuj Rao, Tutu Ajayi,
  Julian Puscar, Steve Dai, Ritchie Zhao, Dustin Richmond, Zhiru Zhang, Ian Galton,
  Christopher Batten, Michael B. Taylor, and Ron G. Dreslinski \
  IEEE Solid-State Circuits Letters 2019 \
  [paper](pubs/isscl19_eval_celerity.pdf) &nbsp;
:::

::: {.pub-entry}
  **A Hardware-Software Blueprint for Flexible Deep Learning Specialization** \
  Thierry Moreau, Tianqi Chen, Luis Vega, Jared Roesch, Lianmin Zheng, Eddie Yan,
  Josh Fromm, Ziheng Jiang, Luis Ceze, Carlos Guestrin, Arvind Krishnamurthy \
  IEEE Micro 2019 \
  [paper](pubs/ieeemicro19_moreau_vta.pdf) &nbsp;
:::

::: {.pub-entry}
  **A 1.4 GHz 695 Giga RISC-V Inst/s 496-core Manycore Processor with Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS** \
  Austin Rovinski, Chun Zhao, Khalid Al-Hawaj, Paul Gao, Shaolin Xie, Christopher Torng,
  Scott Davidson, Aporva Amarnath, Luis Vega, Bandhav Veluri, Anuj Rao, Tutu Ajayi,
  Julian Puscar, Steve Dai, Ritchie Zhao, Dustin Richmond, Zhiru Zhang, Ian Galton,
  Christopher Batten, Michael B. Taylor, and Ron G. Dreslinski \
  IEEE Symposium on VLSI Technology and Circuits 2019 \
  [paper](pubs/vlsi2019_rovinski_celerity.pdf) &nbsp;
:::

::: {.pub-entry}
  **Extreme Datacenter Specialization for Planet-Scale Computing: ASIC Clouds** \
  Shaolin Xie, Scott Davidson, Ikuo Magaki, Moein Khazraee, Luis Vega, Lu Zhang, and Michael B. Taylor \
  ACM SIGOPS Operating Systems Review 2018 \
  [paper](pubs/sigops18_xie_extreme.pdf) &nbsp;
:::

::: {.pub-entry}
  **Hiding Intermittent Information Leakage with Architectural Support for Blinking** \
  Alric Althoff, Joseph McMahan, Luis Vega, Scott Davidson, Timothy Sherwood,
  Michael B. Taylor, and Ryan Kastner \
  International Symposium on Computer Architecture (ISCA) 2018 \
  [paper](pubs/isca18_althoff_blinking.pdf) &nbsp;
:::

::: {.pub-entry}
  **The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips** \
  Scott Davidson, Shaolin Xie, Christopher Torng, Khalid Al-Hawaj, Austin Rovinski,
  Tutu Ajayi, Luis Vega, Chun Zhao, Ritchie Zhao, Steve Dai, Aporva Amarnath,
  Bandhav Veluri, Paul Gao, Anuj Rao, Gai Liu, Rajesh K. Gupta, Zhiru Zhang,
  Ronald G. Dreslinski, Christopher Batten, and Michael B. Taylor \
  IEEE Micro 2018 \
  [paper](pubs/ieeemicro18_davidson_celerity.pdf) &nbsp;
:::

::: {.pub-entry}
  **Celerity: An Open-Source RISC-V Tiered Accelerator Fabric** \
  Tutu Ajayi, Khalid Al-Hawaj, Aporva Amarnath, Steve Dai, Scott Davidson,
  Paul Gao, Gai Liu, Atieh Lotfi, Julian Puscar, Anuj Rao, Austin Rovinski,
  Loai Salem, Ningxiao Sun, Christopher Torng, Luis Vega, Bandhav Veluri,
  Xiaoyang Wang, Shaolin Xie, Chun Zhao, Ritchie Zhao, Christopher Batten,
  Ronald G. Dreslinski, Ian Galton, Rajesh K. Gupta, Patrick P. Mercier,
  Mani Srivastava, Michael B. Taylor, and Zhiru Zhang \
  Hotchips 2017 \
:::

::: {.pub-entry}
  **Specializing a Planet's Computation: ASIC Clouds** \
  Moein Khazraee, Luis Vega Gutierrez, Ikuo Magaki and Michael Bedford Taylor \
  IEEE Micro 2017 \
  [paper](pubs/ieeemicro17_khazraee_asic_cloud.pdf) &nbsp;
:::

::: {.pub-entry}
  **Moonwalk: NRE Optimization in ASIC Clouds** \
  Moein Khazraee, Lu Zhang, Luis Vega and Michael Bedford Taylor \
  Architectural Support for Programming Languages and Operating Systems (ASPLOS) 2017 \
  [paper](pubs/asplos17_khazraee_moonwalk.pdf) &nbsp;
:::

::: {.pub-entry}
  **ASIC Clouds: Specializing the Datacenter** \
  Ikuo Magaki, Moein Khazraee, Luis Vega Gutierrez and Michael Bedford Taylor \
  International Symposium on Computer Architecture (ISCA) 2016 \
  [paper](pubs/isca16_magaki_asic_cloud.pdf) &nbsp;
:::

&nbsp;

# Aggregators

- [Google Scholar](https://scholar.google.com/citations?user=HgEGs5MAAAAJ)
- [ACM Digital Library](https://dl.acm.org/profile/99659151446)
