
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  00001c02  00001c96  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c02  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000120  0080010a  0080010a  00001ca0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001ca0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001cd0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000368  00000000  00000000  00001d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001ddc  00000000  00000000  00002074  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001100  00000000  00000000  00003e50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003ce2  00000000  00000000  00004f50  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000aec  00000000  00000000  00008c34  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000089c4  00000000  00000000  00009720  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001542  00000000  00000000  000120e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000288  00000000  00000000  00013626  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00003bf0  00000000  00000000  000138ae  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
       4:	0c 94 86 02 	jmp	0x50c	; 0x50c <__vector_1>
       8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
       c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      28:	0c 94 b8 0c 	jmp	0x1970	; 0x1970 <__vector_10>
      2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      30:	0c 94 c0 06 	jmp	0xd80	; 0xd80 <__vector_12>
      34:	0c 94 13 07 	jmp	0xe26	; 0xe26 <__vector_13>
      38:	0c 94 86 08 	jmp	0x110c	; 0x110c <__vector_14>
      3c:	0c 94 84 00 	jmp	0x108	; 0x108 <__vector_15>
      40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
      50:	11 24       	eor	r1, r1
      52:	1f be       	out	0x3f, r1	; 63
      54:	cf ef       	ldi	r28, 0xFF	; 255
      56:	d2 e0       	ldi	r29, 0x02	; 2
      58:	de bf       	out	0x3e, r29	; 62
      5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
      5c:	11 e0       	ldi	r17, 0x01	; 1
      5e:	a0 e0       	ldi	r26, 0x00	; 0
      60:	b1 e0       	ldi	r27, 0x01	; 1
      62:	e2 e0       	ldi	r30, 0x02	; 2
      64:	fc e1       	ldi	r31, 0x1C	; 28
      66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
      68:	05 90       	lpm	r0, Z+
      6a:	0d 92       	st	X+, r0
      6c:	aa 30       	cpi	r26, 0x0A	; 10
      6e:	b1 07       	cpc	r27, r17
      70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
      72:	22 e0       	ldi	r18, 0x02	; 2
      74:	aa e0       	ldi	r26, 0x0A	; 10
      76:	b1 e0       	ldi	r27, 0x01	; 1
      78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
      7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
      7c:	aa 32       	cpi	r26, 0x2A	; 42
      7e:	b2 07       	cpc	r27, r18
      80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
      82:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <main>
      86:	0c 94 ff 0d 	jmp	0x1bfe	; 0x1bfe <_exit>

0000008a <__bad_interrupt>:
      8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:
****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
}
      8e:	cf 93       	push	r28
      90:	df 93       	push	r29
      92:	cd b7       	in	r28, 0x3d	; 61
      94:	de b7       	in	r29, 0x3e	; 62
      96:	8c e7       	ldi	r24, 0x7C	; 124
      98:	90 e0       	ldi	r25, 0x00	; 0
      9a:	2c e7       	ldi	r18, 0x7C	; 124
      9c:	30 e0       	ldi	r19, 0x00	; 0
      9e:	f9 01       	movw	r30, r18
      a0:	20 81       	ld	r18, Z
      a2:	2f 7b       	andi	r18, 0xBF	; 191
      a4:	fc 01       	movw	r30, r24
      a6:	20 83       	st	Z, r18
      a8:	87 e7       	ldi	r24, 0x77	; 119
      aa:	90 e0       	ldi	r25, 0x00	; 0
      ac:	27 e7       	ldi	r18, 0x77	; 119
      ae:	30 e0       	ldi	r19, 0x00	; 0
      b0:	f9 01       	movw	r30, r18
      b2:	20 81       	ld	r18, Z
      b4:	2b 7f       	andi	r18, 0xFB	; 251
      b6:	fc 01       	movw	r30, r24
      b8:	20 83       	st	Z, r18
      ba:	8c e7       	ldi	r24, 0x7C	; 124
      bc:	90 e0       	ldi	r25, 0x00	; 0
      be:	2c e7       	ldi	r18, 0x7C	; 124
      c0:	30 e0       	ldi	r19, 0x00	; 0
      c2:	f9 01       	movw	r30, r18
      c4:	20 81       	ld	r18, Z
      c6:	28 60       	ori	r18, 0x08	; 8
      c8:	fc 01       	movw	r30, r24
      ca:	20 83       	st	Z, r18
      cc:	8c e7       	ldi	r24, 0x7C	; 124
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	2c e7       	ldi	r18, 0x7C	; 124
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	f9 01       	movw	r30, r18
      d6:	20 81       	ld	r18, Z
      d8:	28 7f       	andi	r18, 0xF8	; 248
      da:	fc 01       	movw	r30, r24
      dc:	20 83       	st	Z, r18
      de:	8a e7       	ldi	r24, 0x7A	; 122
      e0:	90 e0       	ldi	r25, 0x00	; 0
      e2:	2a e7       	ldi	r18, 0x7A	; 122
      e4:	30 e0       	ldi	r19, 0x00	; 0
      e6:	f9 01       	movw	r30, r18
      e8:	20 81       	ld	r18, Z
      ea:	28 68       	ori	r18, 0x88	; 136
      ec:	fc 01       	movw	r30, r24
      ee:	20 83       	st	Z, r18
      f0:	8a e7       	ldi	r24, 0x7A	; 122
      f2:	90 e0       	ldi	r25, 0x00	; 0
      f4:	2a e7       	ldi	r18, 0x7A	; 122
      f6:	30 e0       	ldi	r19, 0x00	; 0
      f8:	f9 01       	movw	r30, r18
      fa:	20 81       	ld	r18, Z
      fc:	28 7f       	andi	r18, 0xF8	; 248
      fe:	fc 01       	movw	r30, r24
     100:	20 83       	st	Z, r18
     102:	df 91       	pop	r29
     104:	cf 91       	pop	r28
     106:	08 95       	ret

00000108 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
     108:	1f 92       	push	r1
     10a:	0f 92       	push	r0
     10c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     110:	0f 92       	push	r0
     112:	11 24       	eor	r1, r1
     114:	2f 93       	push	r18
     116:	3f 93       	push	r19
     118:	8f 93       	push	r24
     11a:	9f 93       	push	r25
     11c:	ef 93       	push	r30
     11e:	ff 93       	push	r31
     120:	cf 93       	push	r28
     122:	df 93       	push	r29
     124:	cd b7       	in	r28, 0x3d	; 61
     126:	de b7       	in	r29, 0x3e	; 62
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
     128:	8a e7       	ldi	r24, 0x7A	; 122
     12a:	90 e0       	ldi	r25, 0x00	; 0
     12c:	2a e7       	ldi	r18, 0x7A	; 122
     12e:	30 e0       	ldi	r19, 0x00	; 0
     130:	f9 01       	movw	r30, r18
     132:	20 81       	ld	r18, Z
     134:	20 61       	ori	r18, 0x10	; 16
     136:	fc 01       	movw	r30, r24
     138:	20 83       	st	Z, r18
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
     13a:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
     13e:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
     142:	89 e7       	ldi	r24, 0x79	; 121
     144:	90 e0       	ldi	r25, 0x00	; 0
     146:	fc 01       	movw	r30, r24
     148:	80 81       	ld	r24, Z
     14a:	88 2f       	mov	r24, r24
     14c:	90 e0       	ldi	r25, 0x00	; 0
     14e:	98 2f       	mov	r25, r24
     150:	88 27       	eor	r24, r24
     152:	9c 01       	movw	r18, r24
     154:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     158:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     15c:	82 2b       	or	r24, r18
     15e:	93 2b       	or	r25, r19
     160:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     164:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
     168:	88 e7       	ldi	r24, 0x78	; 120
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	fc 01       	movw	r30, r24
     16e:	80 81       	ld	r24, Z
     170:	28 2f       	mov	r18, r24
     172:	30 e0       	ldi	r19, 0x00	; 0
     174:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
     178:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     17c:	82 2b       	or	r24, r18
     17e:	93 2b       	or	r25, r19
     180:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     184:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
     188:	df 91       	pop	r29
     18a:	cf 91       	pop	r28
     18c:	ff 91       	pop	r31
     18e:	ef 91       	pop	r30
     190:	9f 91       	pop	r25
     192:	8f 91       	pop	r24
     194:	3f 91       	pop	r19
     196:	2f 91       	pop	r18
     198:	0f 90       	pop	r0
     19a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     19e:	0f 90       	pop	r0
     1a0:	1f 90       	pop	r1
     1a2:	18 95       	reti

000001a4 <Init_Analog_Servo_Driver>:
    }
    else
    {
        return MIN_PULSE_WIDTH_TENTHMS+this_position;
    }
}
     1a4:	cf 93       	push	r28
     1a6:	df 93       	push	r29
     1a8:	cd b7       	in	r28, 0x3d	; 61
     1aa:	de b7       	in	r29, 0x3e	; 62
     1ac:	85 e2       	ldi	r24, 0x25	; 37
     1ae:	90 e0       	ldi	r25, 0x00	; 0
     1b0:	25 e2       	ldi	r18, 0x25	; 37
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	f9 01       	movw	r30, r18
     1b6:	20 81       	ld	r18, Z
     1b8:	2b 7f       	andi	r18, 0xFB	; 251
     1ba:	fc 01       	movw	r30, r24
     1bc:	20 83       	st	Z, r18
     1be:	84 e2       	ldi	r24, 0x24	; 36
     1c0:	90 e0       	ldi	r25, 0x00	; 0
     1c2:	24 e2       	ldi	r18, 0x24	; 36
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	f9 01       	movw	r30, r18
     1c8:	20 81       	ld	r18, Z
     1ca:	24 60       	ori	r18, 0x04	; 4
     1cc:	fc 01       	movw	r30, r24
     1ce:	20 83       	st	Z, r18
     1d0:	63 e0       	ldi	r22, 0x03	; 3
     1d2:	71 e0       	ldi	r23, 0x01	; 1
     1d4:	8a e0       	ldi	r24, 0x0A	; 10
     1d6:	91 e0       	ldi	r25, 0x01	; 1
     1d8:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <Register_Timer>
     1dc:	66 e1       	ldi	r22, 0x16	; 22
     1de:	71 e0       	ldi	r23, 0x01	; 1
     1e0:	8e e0       	ldi	r24, 0x0E	; 14
     1e2:	91 e0       	ldi	r25, 0x01	; 1
     1e4:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <Register_Timer>
     1e8:	8a e0       	ldi	r24, 0x0A	; 10
     1ea:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <Requested_Pulse_Width_TenthMS>
     1ee:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <Signal_Enable>
     1f2:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <Step>
     1f6:	60 e0       	ldi	r22, 0x00	; 0
     1f8:	70 e0       	ldi	r23, 0x00	; 0
     1fa:	cb 01       	movw	r24, r22
     1fc:	0e 94 16 01 	call	0x22c	; 0x22c <generate_signal>
     200:	df 91       	pop	r29
     202:	cf 91       	pop	r28
     204:	08 95       	ret

00000206 <stop_signal>:
    Description
        stops the PPM command pulses being sent to the servo

****************************************************************************/
static void stop_signal(uint32_t unused)
{
     206:	cf 93       	push	r28
     208:	df 93       	push	r29
     20a:	00 d0       	rcall	.+0      	; 0x20c <stop_signal+0x6>
     20c:	00 d0       	rcall	.+0      	; 0x20e <stop_signal+0x8>
     20e:	cd b7       	in	r28, 0x3d	; 61
     210:	de b7       	in	r29, 0x3e	; 62
     212:	69 83       	std	Y+1, r22	; 0x01
     214:	7a 83       	std	Y+2, r23	; 0x02
     216:	8b 83       	std	Y+3, r24	; 0x03
     218:	9c 83       	std	Y+4, r25	; 0x04
    // Clear Signal_Enable flag
    Signal_Enable = false;
     21a:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <Signal_Enable>
}
     21e:	0f 90       	pop	r0
     220:	0f 90       	pop	r0
     222:	0f 90       	pop	r0
     224:	0f 90       	pop	r0
     226:	df 91       	pop	r29
     228:	cf 91       	pop	r28
     22a:	08 95       	ret

0000022c <generate_signal>:
        -       Timer Expires
        1       Start timer for (pulse period-pulse width), set line low

****************************************************************************/
static void generate_signal(uint32_t unused)
{
     22c:	cf 93       	push	r28
     22e:	df 93       	push	r29
     230:	00 d0       	rcall	.+0      	; 0x232 <generate_signal+0x6>
     232:	00 d0       	rcall	.+0      	; 0x234 <generate_signal+0x8>
     234:	cd b7       	in	r28, 0x3d	; 61
     236:	de b7       	in	r29, 0x3e	; 62
     238:	69 83       	std	Y+1, r22	; 0x01
     23a:	7a 83       	std	Y+2, r23	; 0x02
     23c:	8b 83       	std	Y+3, r24	; 0x03
     23e:	9c 83       	std	Y+4, r25	; 0x04
    // Switch for fastest execution time
    switch (Step)
     240:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <Step>
     244:	88 2f       	mov	r24, r24
     246:	90 e0       	ldi	r25, 0x00	; 0
     248:	00 97       	sbiw	r24, 0x00	; 0
     24a:	19 f0       	breq	.+6      	; 0x252 <generate_signal+0x26>
     24c:	01 97       	sbiw	r24, 0x01	; 1
     24e:	f9 f0       	breq	.+62     	; 0x28e <generate_signal+0x62>
            // Restart timer for the rest of the pulse period
            Start_Short_Timer(&Signal_Timer, (PULSE_PERIOD_TENTHMS-Current_Pulse_Width_TenthMS));
            break;

        default:
            break;
     250:	3c c0       	rjmp	.+120    	; 0x2ca <generate_signal+0x9e>
    // Switch for fastest execution time
    switch (Step)
    {
        case STEP0:
            // Get requested pulse width for this pulse frame
            Current_Pulse_Width_TenthMS = Requested_Pulse_Width_TenthMS;
     252:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <Requested_Pulse_Width_TenthMS>
     256:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <Current_Pulse_Width_TenthMS>
            // If signal is enabled, set line high, otherwise the line will stay low
            if (Signal_Enable)
     25a:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <Signal_Enable>
     25e:	88 23       	and	r24, r24
     260:	49 f0       	breq	.+18     	; 0x274 <generate_signal+0x48>
            {
                // Set line high
                ANALOG_SERVO_CH1_PORT |= (1<<ANALOG_SERVO_CH1_PIN);
     262:	85 e2       	ldi	r24, 0x25	; 37
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	25 e2       	ldi	r18, 0x25	; 37
     268:	30 e0       	ldi	r19, 0x00	; 0
     26a:	f9 01       	movw	r30, r18
     26c:	20 81       	ld	r18, Z
     26e:	24 60       	ori	r18, 0x04	; 4
     270:	fc 01       	movw	r30, r24
     272:	20 83       	st	Z, r18
            }
            // Restart timer for pulse length
            Start_Short_Timer(&Signal_Timer, Current_Pulse_Width_TenthMS);
     274:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <Current_Pulse_Width_TenthMS>
     278:	88 2f       	mov	r24, r24
     27a:	90 e0       	ldi	r25, 0x00	; 0
     27c:	a0 e0       	ldi	r26, 0x00	; 0
     27e:	b0 e0       	ldi	r27, 0x00	; 0
     280:	ac 01       	movw	r20, r24
     282:	bd 01       	movw	r22, r26
     284:	8e e0       	ldi	r24, 0x0E	; 14
     286:	91 e0       	ldi	r25, 0x01	; 1
     288:	0e 94 3a 0c 	call	0x1874	; 0x1874 <Start_Short_Timer>
            break;
     28c:	1e c0       	rjmp	.+60     	; 0x2ca <generate_signal+0x9e>

        case STEP1:
            // Set line low
            ANALOG_SERVO_CH1_PORT &= ~(1<<ANALOG_SERVO_CH1_PIN);
     28e:	85 e2       	ldi	r24, 0x25	; 37
     290:	90 e0       	ldi	r25, 0x00	; 0
     292:	25 e2       	ldi	r18, 0x25	; 37
     294:	30 e0       	ldi	r19, 0x00	; 0
     296:	f9 01       	movw	r30, r18
     298:	20 81       	ld	r18, Z
     29a:	2b 7f       	andi	r18, 0xFB	; 251
     29c:	fc 01       	movw	r30, r24
     29e:	20 83       	st	Z, r18
            // Restart timer for the rest of the pulse period
            Start_Short_Timer(&Signal_Timer, (PULSE_PERIOD_TENTHMS-Current_Pulse_Width_TenthMS));
     2a0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <Current_Pulse_Width_TenthMS>
     2a4:	88 2f       	mov	r24, r24
     2a6:	90 e0       	ldi	r25, 0x00	; 0
     2a8:	28 ec       	ldi	r18, 0xC8	; 200
     2aa:	30 e0       	ldi	r19, 0x00	; 0
     2ac:	a9 01       	movw	r20, r18
     2ae:	48 1b       	sub	r20, r24
     2b0:	59 0b       	sbc	r21, r25
     2b2:	ca 01       	movw	r24, r20
     2b4:	09 2e       	mov	r0, r25
     2b6:	00 0c       	add	r0, r0
     2b8:	aa 0b       	sbc	r26, r26
     2ba:	bb 0b       	sbc	r27, r27
     2bc:	ac 01       	movw	r20, r24
     2be:	bd 01       	movw	r22, r26
     2c0:	8e e0       	ldi	r24, 0x0E	; 14
     2c2:	91 e0       	ldi	r25, 0x01	; 1
     2c4:	0e 94 3a 0c 	call	0x1874	; 0x1874 <Start_Short_Timer>
            break;
     2c8:	00 00       	nop
        default:
            break;
    }

    // Step number for next timer expired cycle
    Step ^= STEP_BITS_XOR_MASK;
     2ca:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <Step>
     2ce:	81 e0       	ldi	r24, 0x01	; 1
     2d0:	89 27       	eor	r24, r25
     2d2:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <Step>
}
     2d6:	0f 90       	pop	r0
     2d8:	0f 90       	pop	r0
     2da:	0f 90       	pop	r0
     2dc:	0f 90       	pop	r0
     2de:	df 91       	pop	r29
     2e0:	cf 91       	pop	r28
     2e2:	08 95       	ret

000002e4 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     2e4:	cf 93       	push	r28
     2e6:	df 93       	push	r29
     2e8:	00 d0       	rcall	.+0      	; 0x2ea <Post_Event+0x6>
     2ea:	00 d0       	rcall	.+0      	; 0x2ec <Post_Event+0x8>
     2ec:	cd b7       	in	r28, 0x3d	; 61
     2ee:	de b7       	in	r29, 0x3e	; 62
     2f0:	69 83       	std	Y+1, r22	; 0x01
     2f2:	7a 83       	std	Y+2, r23	; 0x02
     2f4:	8b 83       	std	Y+3, r24	; 0x03
     2f6:	9c 83       	std	Y+4, r25	; 0x04
    // Set flag in event list
    Pending_Events |= event_mask;
     2f8:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <Pending_Events>
     2fc:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <Pending_Events+0x1>
     300:	40 91 16 01 	lds	r20, 0x0116	; 0x800116 <Pending_Events+0x2>
     304:	50 91 17 01 	lds	r21, 0x0117	; 0x800117 <Pending_Events+0x3>
     308:	89 81       	ldd	r24, Y+1	; 0x01
     30a:	9a 81       	ldd	r25, Y+2	; 0x02
     30c:	ab 81       	ldd	r26, Y+3	; 0x03
     30e:	bc 81       	ldd	r27, Y+4	; 0x04
     310:	82 2b       	or	r24, r18
     312:	93 2b       	or	r25, r19
     314:	a4 2b       	or	r26, r20
     316:	b5 2b       	or	r27, r21
     318:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <Pending_Events>
     31c:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <Pending_Events+0x1>
     320:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <Pending_Events+0x2>
     324:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <Pending_Events+0x3>
}
     328:	0f 90       	pop	r0
     32a:	0f 90       	pop	r0
     32c:	0f 90       	pop	r0
     32e:	0f 90       	pop	r0
     330:	df 91       	pop	r29
     332:	cf 91       	pop	r28
     334:	08 95       	ret

00000336 <Run_Events>:
    Description
        Runs a no-end loop to process and clear any pending events

****************************************************************************/
void Run_Events(void)
{
     336:	cf 93       	push	r28
     338:	df 93       	push	r29
     33a:	00 d0       	rcall	.+0      	; 0x33c <Run_Events+0x6>
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
     340:	1a 82       	std	Y+2, r1	; 0x02
     342:	19 82       	std	Y+1, r1	; 0x01
     344:	27 c0       	rjmp	.+78     	; 0x394 <Run_Events+0x5e>
        {
            if (is_event_pending((0x01 << event)))
     346:	81 e0       	ldi	r24, 0x01	; 1
     348:	90 e0       	ldi	r25, 0x00	; 0
     34a:	09 80       	ldd	r0, Y+1	; 0x01
     34c:	02 c0       	rjmp	.+4      	; 0x352 <Run_Events+0x1c>
     34e:	88 0f       	add	r24, r24
     350:	99 1f       	adc	r25, r25
     352:	0a 94       	dec	r0
     354:	e2 f7       	brpl	.-8      	; 0x34e <Run_Events+0x18>
     356:	09 2e       	mov	r0, r25
     358:	00 0c       	add	r0, r0
     35a:	aa 0b       	sbc	r26, r26
     35c:	bb 0b       	sbc	r27, r27
     35e:	bc 01       	movw	r22, r24
     360:	cd 01       	movw	r24, r26
     362:	0e 94 cf 01 	call	0x39e	; 0x39e <is_event_pending>
     366:	88 23       	and	r24, r24
     368:	81 f0       	breq	.+32     	; 0x38a <Run_Events+0x54>
            {
                Run_Services((0x01 << event));
     36a:	81 e0       	ldi	r24, 0x01	; 1
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	09 80       	ldd	r0, Y+1	; 0x01
     370:	02 c0       	rjmp	.+4      	; 0x376 <Run_Events+0x40>
     372:	88 0f       	add	r24, r24
     374:	99 1f       	adc	r25, r25
     376:	0a 94       	dec	r0
     378:	e2 f7       	brpl	.-8      	; 0x372 <Run_Events+0x3c>
     37a:	09 2e       	mov	r0, r25
     37c:	00 0c       	add	r0, r0
     37e:	aa 0b       	sbc	r26, r26
     380:	bb 0b       	sbc	r27, r27
     382:	bc 01       	movw	r22, r24
     384:	cd 01       	movw	r24, r26
     386:	0e 94 31 02 	call	0x462	; 0x462 <Run_Services>
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
     38a:	89 81       	ldd	r24, Y+1	; 0x01
     38c:	9a 81       	ldd	r25, Y+2	; 0x02
     38e:	01 96       	adiw	r24, 0x01	; 1
     390:	9a 83       	std	Y+2, r25	; 0x02
     392:	89 83       	std	Y+1, r24	; 0x01
     394:	89 81       	ldd	r24, Y+1	; 0x01
     396:	9a 81       	ldd	r25, Y+2	; 0x02
     398:	03 97       	sbiw	r24, 0x03	; 3
     39a:	ac f2       	brlt	.-86     	; 0x346 <Run_Events+0x10>
            if (is_event_pending((0x01 << event)))
            {
                Run_Services((0x01 << event));
            }
        }
    }
     39c:	d1 cf       	rjmp	.-94     	; 0x340 <Run_Events+0xa>

0000039e <is_event_pending>:
    Description
        Checks if an particular event is pending and if so, clears it

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
     39e:	cf 93       	push	r28
     3a0:	df 93       	push	r29
     3a2:	00 d0       	rcall	.+0      	; 0x3a4 <is_event_pending+0x6>
     3a4:	00 d0       	rcall	.+0      	; 0x3a6 <is_event_pending+0x8>
     3a6:	cd b7       	in	r28, 0x3d	; 61
     3a8:	de b7       	in	r29, 0x3e	; 62
     3aa:	69 83       	std	Y+1, r22	; 0x01
     3ac:	7a 83       	std	Y+2, r23	; 0x02
     3ae:	8b 83       	std	Y+3, r24	; 0x03
     3b0:	9c 83       	std	Y+4, r25	; 0x04
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     3b2:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <Pending_Events>
     3b6:	30 91 15 01 	lds	r19, 0x0115	; 0x800115 <Pending_Events+0x1>
     3ba:	40 91 16 01 	lds	r20, 0x0116	; 0x800116 <Pending_Events+0x2>
     3be:	50 91 17 01 	lds	r21, 0x0117	; 0x800117 <Pending_Events+0x3>
     3c2:	89 81       	ldd	r24, Y+1	; 0x01
     3c4:	9a 81       	ldd	r25, Y+2	; 0x02
     3c6:	ab 81       	ldd	r26, Y+3	; 0x03
     3c8:	bc 81       	ldd	r27, Y+4	; 0x04
     3ca:	28 23       	and	r18, r24
     3cc:	39 23       	and	r19, r25
     3ce:	4a 23       	and	r20, r26
     3d0:	5b 23       	and	r21, r27
     3d2:	89 81       	ldd	r24, Y+1	; 0x01
     3d4:	9a 81       	ldd	r25, Y+2	; 0x02
     3d6:	ab 81       	ldd	r26, Y+3	; 0x03
     3d8:	bc 81       	ldd	r27, Y+4	; 0x04
     3da:	28 17       	cp	r18, r24
     3dc:	39 07       	cpc	r19, r25
     3de:	4a 07       	cpc	r20, r26
     3e0:	5b 07       	cpc	r21, r27
     3e2:	01 f5       	brne	.+64     	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     3e4:	89 81       	ldd	r24, Y+1	; 0x01
     3e6:	9a 81       	ldd	r25, Y+2	; 0x02
     3e8:	ab 81       	ldd	r26, Y+3	; 0x03
     3ea:	bc 81       	ldd	r27, Y+4	; 0x04
     3ec:	9c 01       	movw	r18, r24
     3ee:	ad 01       	movw	r20, r26
     3f0:	20 95       	com	r18
     3f2:	30 95       	com	r19
     3f4:	40 95       	com	r20
     3f6:	50 95       	com	r21
     3f8:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <Pending_Events>
     3fc:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <Pending_Events+0x1>
     400:	a0 91 16 01 	lds	r26, 0x0116	; 0x800116 <Pending_Events+0x2>
     404:	b0 91 17 01 	lds	r27, 0x0117	; 0x800117 <Pending_Events+0x3>
     408:	82 23       	and	r24, r18
     40a:	93 23       	and	r25, r19
     40c:	a4 23       	and	r26, r20
     40e:	b5 23       	and	r27, r21
     410:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <Pending_Events>
     414:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <Pending_Events+0x1>
     418:	a0 93 16 01 	sts	0x0116, r26	; 0x800116 <Pending_Events+0x2>
     41c:	b0 93 17 01 	sts	0x0117, r27	; 0x800117 <Pending_Events+0x3>

        // Return true
        return true;
     420:	81 e0       	ldi	r24, 0x01	; 1
     422:	01 c0       	rjmp	.+2      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
    }
    // This event is not pending
    else
    {
        return false;
     424:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     426:	0f 90       	pop	r0
     428:	0f 90       	pop	r0
     42a:	0f 90       	pop	r0
     42c:	0f 90       	pop	r0
     42e:	df 91       	pop	r29
     430:	cf 91       	pop	r28
     432:	08 95       	ret

00000434 <Initialize_Framework>:
    Description
        Calls all initializer functions, can service up to 99 functions

****************************************************************************/
void Initialize_Framework(void)
{
     434:	cf 93       	push	r28
     436:	df 93       	push	r29
     438:	cd b7       	in	r28, 0x3d	; 61
     43a:	de b7       	in	r29, 0x3e	; 62
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     43c:	0e 94 52 0a 	call	0x14a4	; 0x14a4 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     440:	0e 94 73 04 	call	0x8e6	; 0x8e6 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     444:	0e 94 65 07 	call	0xeca	; 0xeca <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     448:	0e 94 52 02 	call	0x4a4	; 0x4a4 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     44c:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     450:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     454:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <Init_SPI_Service>
    #endif
    #ifdef INITIALIZER_07
    INITIALIZER_07();
     458:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <Init_Master_Service>
    INITIALIZER_15();
    #endif
    #ifdef INITIALIZER_16
    INITIALIZER_16();
    #endif
}
     45c:	df 91       	pop	r29
     45e:	cf 91       	pop	r28
     460:	08 95       	ret

00000462 <Run_Services>:
        Calls the services which process events, 
            can service up to 99 functions

****************************************************************************/
void Run_Services(uint32_t event)
{
     462:	cf 93       	push	r28
     464:	df 93       	push	r29
     466:	00 d0       	rcall	.+0      	; 0x468 <Run_Services+0x6>
     468:	00 d0       	rcall	.+0      	; 0x46a <Run_Services+0x8>
     46a:	cd b7       	in	r28, 0x3d	; 61
     46c:	de b7       	in	r29, 0x3e	; 62
     46e:	69 83       	std	Y+1, r22	; 0x01
     470:	7a 83       	std	Y+2, r23	; 0x02
     472:	8b 83       	std	Y+3, r24	; 0x03
     474:	9c 83       	std	Y+4, r25	; 0x04
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     476:	89 81       	ldd	r24, Y+1	; 0x01
     478:	9a 81       	ldd	r25, Y+2	; 0x02
     47a:	ab 81       	ldd	r26, Y+3	; 0x03
     47c:	bc 81       	ldd	r27, Y+4	; 0x04
     47e:	bc 01       	movw	r22, r24
     480:	cd 01       	movw	r24, r26
     482:	0e 94 35 05 	call	0xa6a	; 0xa6a <Run_Master_Service>
    #endif
    #ifdef SERVICE_01
    SERVICE_01(event);
     486:	89 81       	ldd	r24, Y+1	; 0x01
     488:	9a 81       	ldd	r25, Y+2	; 0x02
     48a:	ab 81       	ldd	r26, Y+3	; 0x03
     48c:	bc 81       	ldd	r27, Y+4	; 0x04
     48e:	bc 01       	movw	r22, r24
     490:	cd 01       	movw	r24, r26
     492:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <Run_SPI_Service>
    SERVICE_14(event);
    #endif
    #ifdef SERVICE_15
    SERVICE_15(event);
    #endif
}
     496:	0f 90       	pop	r0
     498:	0f 90       	pop	r0
     49a:	0f 90       	pop	r0
     49c:	0f 90       	pop	r0
     49e:	df 91       	pop	r29
     4a0:	cf 91       	pop	r28
     4a2:	08 95       	ret

000004a4 <Init_IOC_Module>:
    Description
        Initializes the IOC module

****************************************************************************/
void Init_IOC_Module(void)
{
     4a4:	cf 93       	push	r28
     4a6:	df 93       	push	r29
     4a8:	cd b7       	in	r28, 0x3d	; 61
     4aa:	de b7       	in	r29, 0x3e	; 62
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     4ac:	84 e2       	ldi	r24, 0x24	; 36
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	24 e2       	ldi	r18, 0x24	; 36
     4b2:	30 e0       	ldi	r19, 0x00	; 0
     4b4:	f9 01       	movw	r30, r18
     4b6:	20 81       	ld	r18, Z
     4b8:	2f 7b       	andi	r18, 0xBF	; 191
     4ba:	fc 01       	movw	r30, r24
     4bc:	20 83       	st	Z, r18
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
     4be:	89 e6       	ldi	r24, 0x69	; 105
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	29 e6       	ldi	r18, 0x69	; 105
     4c4:	30 e0       	ldi	r19, 0x00	; 0
     4c6:	f9 01       	movw	r30, r18
     4c8:	20 81       	ld	r18, Z
     4ca:	2d 7f       	andi	r18, 0xFD	; 253
     4cc:	fc 01       	movw	r30, r24
     4ce:	20 83       	st	Z, r18
    EICRA |= (1<<ISC00);
     4d0:	89 e6       	ldi	r24, 0x69	; 105
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	29 e6       	ldi	r18, 0x69	; 105
     4d6:	30 e0       	ldi	r19, 0x00	; 0
     4d8:	f9 01       	movw	r30, r18
     4da:	20 81       	ld	r18, Z
     4dc:	21 60       	ori	r18, 0x01	; 1
     4de:	fc 01       	movw	r30, r24
     4e0:	20 83       	st	Z, r18
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     4e2:	8d e3       	ldi	r24, 0x3D	; 61
     4e4:	90 e0       	ldi	r25, 0x00	; 0
     4e6:	2d e3       	ldi	r18, 0x3D	; 61
     4e8:	30 e0       	ldi	r19, 0x00	; 0
     4ea:	f9 01       	movw	r30, r18
     4ec:	20 81       	ld	r18, Z
     4ee:	21 60       	ori	r18, 0x01	; 1
     4f0:	fc 01       	movw	r30, r24
     4f2:	20 83       	st	Z, r18
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     4f4:	8c e3       	ldi	r24, 0x3C	; 60
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	2c e3       	ldi	r18, 0x3C	; 60
     4fa:	30 e0       	ldi	r19, 0x00	; 0
     4fc:	f9 01       	movw	r30, r18
     4fe:	20 81       	ld	r18, Z
     500:	21 60       	ori	r18, 0x01	; 1
     502:	fc 01       	movw	r30, r24
     504:	20 83       	st	Z, r18
}
     506:	df 91       	pop	r29
     508:	cf 91       	pop	r28
     50a:	08 95       	ret

0000050c <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     50c:	1f 92       	push	r1
     50e:	0f 92       	push	r0
     510:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     514:	0f 92       	push	r0
     516:	11 24       	eor	r1, r1
     518:	2f 93       	push	r18
     51a:	3f 93       	push	r19
     51c:	8f 93       	push	r24
     51e:	9f 93       	push	r25
     520:	ef 93       	push	r30
     522:	ff 93       	push	r31
     524:	cf 93       	push	r28
     526:	df 93       	push	r29
     528:	cd b7       	in	r28, 0x3d	; 61
     52a:	de b7       	in	r29, 0x3e	; 62
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     52c:	8c e3       	ldi	r24, 0x3C	; 60
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	2c e3       	ldi	r18, 0x3C	; 60
     532:	30 e0       	ldi	r19, 0x00	; 0
     534:	f9 01       	movw	r30, r18
     536:	20 81       	ld	r18, Z
     538:	21 60       	ori	r18, 0x01	; 1
     53a:	fc 01       	movw	r30, r24
     53c:	20 83       	st	Z, r18
}
     53e:	df 91       	pop	r29
     540:	cf 91       	pop	r28
     542:	ff 91       	pop	r31
     544:	ef 91       	pop	r30
     546:	9f 91       	pop	r25
     548:	8f 91       	pop	r24
     54a:	3f 91       	pop	r19
     54c:	2f 91       	pop	r18
     54e:	0f 90       	pop	r0
     550:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     554:	0f 90       	pop	r0
     556:	1f 90       	pop	r1
     558:	18 95       	reti

0000055a <lin_init>:
//           == 0 : Initialization failed, LIN type is not in accordance
//           != 0 : Initialization performed
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
     55a:	cf 93       	push	r28
     55c:	df 93       	push	r29
     55e:	00 d0       	rcall	.+0      	; 0x560 <lin_init+0x6>
     560:	00 d0       	rcall	.+0      	; 0x562 <lin_init+0x8>
     562:	1f 92       	push	r1
     564:	cd b7       	in	r28, 0x3d	; 61
     566:	de b7       	in	r29, 0x3e	; 62
     568:	89 83       	std	Y+1, r24	; 0x01
     56a:	4a 83       	std	Y+2, r20	; 0x02
     56c:	5b 83       	std	Y+3, r21	; 0x03
     56e:	6c 83       	std	Y+4, r22	; 0x04
     570:	7d 83       	std	Y+5, r23	; 0x05
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     572:	81 e2       	ldi	r24, 0x21	; 33
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	21 e2       	ldi	r18, 0x21	; 33
     578:	30 e0       	ldi	r19, 0x00	; 0
     57a:	f9 01       	movw	r30, r18
     57c:	20 81       	ld	r18, Z
     57e:	2e 7f       	andi	r18, 0xFE	; 254
     580:	fc 01       	movw	r30, r24
     582:	20 83       	st	Z, r18
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     584:	81 e2       	ldi	r24, 0x21	; 33
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	21 e2       	ldi	r18, 0x21	; 33
     58a:	30 e0       	ldi	r19, 0x00	; 0
     58c:	f9 01       	movw	r30, r18
     58e:	20 81       	ld	r18, Z
     590:	2d 7f       	andi	r18, 0xFD	; 253
     592:	fc 01       	movw	r30, r24
     594:	20 83       	st	Z, r18
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     596:	82 e2       	ldi	r24, 0x22	; 34
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	22 e2       	ldi	r18, 0x22	; 34
     59c:	30 e0       	ldi	r19, 0x00	; 0
     59e:	f9 01       	movw	r30, r18
     5a0:	20 81       	ld	r18, Z
     5a2:	21 60       	ori	r18, 0x01	; 1
     5a4:	fc 01       	movw	r30, r24
     5a6:	20 83       	st	Z, r18
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     5a8:	82 e2       	ldi	r24, 0x22	; 34
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	22 e2       	ldi	r18, 0x22	; 34
     5ae:	30 e0       	ldi	r19, 0x00	; 0
     5b0:	f9 01       	movw	r30, r18
     5b2:	20 81       	ld	r18, Z
     5b4:	22 60       	ori	r18, 0x02	; 2
     5b6:	fc 01       	movw	r30, r24
     5b8:	20 83       	st	Z, r18

    Lin_full_reset();
     5ba:	88 ec       	ldi	r24, 0xC8	; 200
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	20 e8       	ldi	r18, 0x80	; 128
     5c0:	fc 01       	movw	r30, r24
     5c2:	20 83       	st	Z, r18
     5c4:	8a ec       	ldi	r24, 0xCA	; 202
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	fc 01       	movw	r30, r24
     5ca:	10 82       	st	Z, r1
     5cc:	8d ec       	ldi	r24, 0xCD	; 205
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	fc 01       	movw	r30, r24
     5d2:	10 82       	st	Z, r1
     5d4:	8e ec       	ldi	r24, 0xCE	; 206
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	fc 01       	movw	r30, r24
     5da:	10 82       	st	Z, r1
    Lin_set_baudrate(b_rate);
     5dc:	8e ec       	ldi	r24, 0xCE	; 206
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	2a 81       	ldd	r18, Y+2	; 0x02
     5e2:	3b 81       	ldd	r19, Y+3	; 0x03
     5e4:	23 2f       	mov	r18, r19
     5e6:	33 27       	eor	r19, r19
     5e8:	fc 01       	movw	r30, r24
     5ea:	20 83       	st	Z, r18
     5ec:	8d ec       	ldi	r24, 0xCD	; 205
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	2a 81       	ldd	r18, Y+2	; 0x02
     5f2:	fc 01       	movw	r30, r24
     5f4:	20 83       	st	Z, r18
			
    if (l_type == LIN_1X) {
     5f6:	89 81       	ldd	r24, Y+1	; 0x01
     5f8:	80 34       	cpi	r24, 0x40	; 64
     5fa:	31 f4       	brne	.+12     	; 0x608 <lin_init+0xae>
    			Lin_1x_enable();
     5fc:	88 ec       	ldi	r24, 0xC8	; 200
     5fe:	90 e0       	ldi	r25, 0x00	; 0
     600:	28 e4       	ldi	r18, 0x48	; 72
     602:	fc 01       	movw	r30, r24
     604:	20 83       	st	Z, r18
     606:	0b c0       	rjmp	.+22     	; 0x61e <lin_init+0xc4>
    } else if (l_type == LIN_2X) {
     608:	89 81       	ldd	r24, Y+1	; 0x01
     60a:	88 23       	and	r24, r24
     60c:	31 f4       	brne	.+12     	; 0x61a <lin_init+0xc0>
    			Lin_2x_enable();
     60e:	88 ec       	ldi	r24, 0xC8	; 200
     610:	90 e0       	ldi	r25, 0x00	; 0
     612:	28 e0       	ldi	r18, 0x08	; 8
     614:	fc 01       	movw	r30, r24
     616:	20 83       	st	Z, r18
     618:	02 c0       	rjmp	.+4      	; 0x61e <lin_init+0xc4>
    } else {
    			return 0;
     61a:	80 e0       	ldi	r24, 0x00	; 0
     61c:	0f c0       	rjmp	.+30     	; 0x63c <lin_init+0xe2>
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     61e:	8a ec       	ldi	r24, 0xCA	; 202
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	2f e0       	ldi	r18, 0x0F	; 15
     624:	fc 01       	movw	r30, r24
     626:	20 83       	st	Z, r18
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
     628:	8c ec       	ldi	r24, 0xCC	; 204
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	2c ec       	ldi	r18, 0xCC	; 204
     62e:	30 e0       	ldi	r19, 0x00	; 0
     630:	f9 01       	movw	r30, r18
     632:	20 81       	ld	r18, Z
     634:	20 68       	ori	r18, 0x80	; 128
     636:	fc 01       	movw	r30, r24
     638:	20 83       	st	Z, r18
    }
    
    return 1;
     63a:	81 e0       	ldi	r24, 0x01	; 1
}
     63c:	0f 90       	pop	r0
     63e:	0f 90       	pop	r0
     640:	0f 90       	pop	r0
     642:	0f 90       	pop	r0
     644:	0f 90       	pop	r0
     646:	df 91       	pop	r29
     648:	cf 91       	pop	r28
     64a:	08 95       	ret

0000064c <lin_tx_header>:
//           == 0 : Initialization failed, LIN type is not in accordance
//           != 0 : Header transmission of the header on-going
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
     64c:	cf 93       	push	r28
     64e:	df 93       	push	r29
     650:	00 d0       	rcall	.+0      	; 0x652 <lin_tx_header+0x6>
     652:	1f 92       	push	r1
     654:	cd b7       	in	r28, 0x3d	; 61
     656:	de b7       	in	r29, 0x3e	; 62
     658:	89 83       	std	Y+1, r24	; 0x01
     65a:	6a 83       	std	Y+2, r22	; 0x02
     65c:	4b 83       	std	Y+3, r20	; 0x03
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     65e:	88 ec       	ldi	r24, 0xC8	; 200
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	28 ec       	ldi	r18, 0xC8	; 200
     664:	30 e0       	ldi	r19, 0x00	; 0
     666:	f9 01       	movw	r30, r18
     668:	20 81       	ld	r18, Z
     66a:	2c 7f       	andi	r18, 0xFC	; 252
     66c:	fc 01       	movw	r30, r24
     66e:	20 83       	st	Z, r18
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
     670:	89 81       	ldd	r24, Y+1	; 0x01
     672:	80 34       	cpi	r24, 0x40	; 64
     674:	99 f5       	brne	.+102    	; 0x6dc <lin_tx_header+0x90>
        Lin_1x_set_id(l_id);                                                                                                                             
     676:	80 ed       	ldi	r24, 0xD0	; 208
     678:	90 e0       	ldi	r25, 0x00	; 0
     67a:	20 ed       	ldi	r18, 0xD0	; 208
     67c:	30 e0       	ldi	r19, 0x00	; 0
     67e:	f9 01       	movw	r30, r18
     680:	20 81       	ld	r18, Z
     682:	20 7f       	andi	r18, 0xF0	; 240
     684:	fc 01       	movw	r30, r24
     686:	20 83       	st	Z, r18
     688:	80 ed       	ldi	r24, 0xD0	; 208
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	20 ed       	ldi	r18, 0xD0	; 208
     68e:	30 e0       	ldi	r19, 0x00	; 0
     690:	f9 01       	movw	r30, r18
     692:	20 81       	ld	r18, Z
     694:	32 2f       	mov	r19, r18
     696:	2a 81       	ldd	r18, Y+2	; 0x02
     698:	2f 70       	andi	r18, 0x0F	; 15
     69a:	23 2b       	or	r18, r19
     69c:	fc 01       	movw	r30, r24
     69e:	20 83       	st	Z, r18
        Lin_1x_set_len(l_len);
     6a0:	80 ed       	ldi	r24, 0xD0	; 208
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	20 ed       	ldi	r18, 0xD0	; 208
     6a6:	30 e0       	ldi	r19, 0x00	; 0
     6a8:	f9 01       	movw	r30, r18
     6aa:	20 81       	ld	r18, Z
     6ac:	2f 7c       	andi	r18, 0xCF	; 207
     6ae:	fc 01       	movw	r30, r24
     6b0:	20 83       	st	Z, r18
     6b2:	80 ed       	ldi	r24, 0xD0	; 208
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	20 ed       	ldi	r18, 0xD0	; 208
     6b8:	30 e0       	ldi	r19, 0x00	; 0
     6ba:	f9 01       	movw	r30, r18
     6bc:	20 81       	ld	r18, Z
     6be:	42 2f       	mov	r20, r18
     6c0:	2b 81       	ldd	r18, Y+3	; 0x03
     6c2:	22 2f       	mov	r18, r18
     6c4:	30 e0       	ldi	r19, 0x00	; 0
     6c6:	2c 5f       	subi	r18, 0xFC	; 252
     6c8:	3f 4f       	sbci	r19, 0xFF	; 255
     6ca:	22 0f       	add	r18, r18
     6cc:	33 1f       	adc	r19, r19
     6ce:	22 0f       	add	r18, r18
     6d0:	33 1f       	adc	r19, r19
     6d2:	20 73       	andi	r18, 0x30	; 48
     6d4:	24 2b       	or	r18, r20
     6d6:	fc 01       	movw	r30, r24
     6d8:	20 83       	st	Z, r18
     6da:	1b c0       	rjmp	.+54     	; 0x712 <lin_tx_header+0xc6>
    } else if (l_type == LIN_2X) {
     6dc:	89 81       	ldd	r24, Y+1	; 0x01
     6de:	88 23       	and	r24, r24
     6e0:	b1 f4       	brne	.+44     	; 0x70e <lin_tx_header+0xc2>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     6e2:	80 ed       	ldi	r24, 0xD0	; 208
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	20 ed       	ldi	r18, 0xD0	; 208
     6e8:	30 e0       	ldi	r19, 0x00	; 0
     6ea:	f9 01       	movw	r30, r18
     6ec:	20 81       	ld	r18, Z
     6ee:	20 7c       	andi	r18, 0xC0	; 192
     6f0:	fc 01       	movw	r30, r24
     6f2:	20 83       	st	Z, r18
     6f4:	80 ed       	ldi	r24, 0xD0	; 208
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	20 ed       	ldi	r18, 0xD0	; 208
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	f9 01       	movw	r30, r18
     6fe:	20 81       	ld	r18, Z
     700:	32 2f       	mov	r19, r18
     702:	2a 81       	ldd	r18, Y+2	; 0x02
     704:	2f 73       	andi	r18, 0x3F	; 63
     706:	23 2b       	or	r18, r19
     708:	fc 01       	movw	r30, r24
     70a:	20 83       	st	Z, r18
     70c:	02 c0       	rjmp	.+4      	; 0x712 <lin_tx_header+0xc6>
    } else {
        return 0;
     70e:	80 e0       	ldi	r24, 0x00	; 0
     710:	13 c0       	rjmp	.+38     	; 0x738 <lin_tx_header+0xec>
    }
    
    Lin_tx_header();            // Set command
     712:	88 ec       	ldi	r24, 0xC8	; 200
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	28 ec       	ldi	r18, 0xC8	; 200
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	f9 01       	movw	r30, r18
     71c:	20 81       	ld	r18, Z
     71e:	2c 7f       	andi	r18, 0xFC	; 252
     720:	fc 01       	movw	r30, r24
     722:	20 83       	st	Z, r18
     724:	88 ec       	ldi	r24, 0xC8	; 200
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	28 ec       	ldi	r18, 0xC8	; 200
     72a:	30 e0       	ldi	r19, 0x00	; 0
     72c:	f9 01       	movw	r30, r18
     72e:	20 81       	ld	r18, Z
     730:	21 60       	ori	r18, 0x01	; 1
     732:	fc 01       	movw	r30, r24
     734:	20 83       	st	Z, r18
    return 1;
     736:	81 e0       	ldi	r24, 0x01	; 1
}
     738:	0f 90       	pop	r0
     73a:	0f 90       	pop	r0
     73c:	0f 90       	pop	r0
     73e:	df 91       	pop	r29
     740:	cf 91       	pop	r28
     742:	08 95       	ret

00000744 <lin_rx_response>:
//           == 0 : Initialization failed, LIN type is not in accordance
//           != 0 : Response reception on-going
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
     744:	cf 93       	push	r28
     746:	df 93       	push	r29
     748:	00 d0       	rcall	.+0      	; 0x74a <lin_rx_response+0x6>
     74a:	cd b7       	in	r28, 0x3d	; 61
     74c:	de b7       	in	r29, 0x3e	; 62
     74e:	89 83       	std	Y+1, r24	; 0x01
     750:	6a 83       	std	Y+2, r22	; 0x02
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     752:	89 81       	ldd	r24, Y+1	; 0x01
     754:	80 34       	cpi	r24, 0x40	; 64
     756:	51 f4       	brne	.+20     	; 0x76c <lin_rx_response+0x28>
        Lin_1x_set_type();              // Change is necessary                                        
     758:	88 ec       	ldi	r24, 0xC8	; 200
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	28 ec       	ldi	r18, 0xC8	; 200
     75e:	30 e0       	ldi	r19, 0x00	; 0
     760:	f9 01       	movw	r30, r18
     762:	20 81       	ld	r18, Z
     764:	20 64       	ori	r18, 0x40	; 64
     766:	fc 01       	movw	r30, r24
     768:	20 83       	st	Z, r18
     76a:	14 c0       	rjmp	.+40     	; 0x794 <lin_rx_response+0x50>
    } else if (l_type == LIN_2X) {                                                                                                                            
     76c:	89 81       	ldd	r24, Y+1	; 0x01
     76e:	88 23       	and	r24, r24
     770:	79 f4       	brne	.+30     	; 0x790 <lin_rx_response+0x4c>
        Lin_2x_set_type();              // Change is necessary                                        
     772:	88 ec       	ldi	r24, 0xC8	; 200
     774:	90 e0       	ldi	r25, 0x00	; 0
     776:	28 ec       	ldi	r18, 0xC8	; 200
     778:	30 e0       	ldi	r19, 0x00	; 0
     77a:	f9 01       	movw	r30, r18
     77c:	20 81       	ld	r18, Z
     77e:	fc 01       	movw	r30, r24
     780:	20 83       	st	Z, r18
        Lin_set_rx_len(l_len);                                                                                                                        
     782:	8f ec       	ldi	r24, 0xCF	; 207
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	2a 81       	ldd	r18, Y+2	; 0x02
     788:	2f 70       	andi	r18, 0x0F	; 15
     78a:	fc 01       	movw	r30, r24
     78c:	20 83       	st	Z, r18
     78e:	02 c0       	rjmp	.+4      	; 0x794 <lin_rx_response+0x50>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     790:	80 e0       	ldi	r24, 0x00	; 0
     792:	13 c0       	rjmp	.+38     	; 0x7ba <lin_rx_response+0x76>
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     794:	88 ec       	ldi	r24, 0xC8	; 200
     796:	90 e0       	ldi	r25, 0x00	; 0
     798:	28 ec       	ldi	r18, 0xC8	; 200
     79a:	30 e0       	ldi	r19, 0x00	; 0
     79c:	f9 01       	movw	r30, r18
     79e:	20 81       	ld	r18, Z
     7a0:	2c 7f       	andi	r18, 0xFC	; 252
     7a2:	fc 01       	movw	r30, r24
     7a4:	20 83       	st	Z, r18
     7a6:	88 ec       	ldi	r24, 0xC8	; 200
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	28 ec       	ldi	r18, 0xC8	; 200
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	f9 01       	movw	r30, r18
     7b0:	20 81       	ld	r18, Z
     7b2:	22 60       	ori	r18, 0x02	; 2
     7b4:	fc 01       	movw	r30, r24
     7b6:	20 83       	st	Z, r18
    return 1;                                                                                                                                                 
     7b8:	81 e0       	ldi	r24, 0x01	; 1
}
     7ba:	0f 90       	pop	r0
     7bc:	0f 90       	pop	r0
     7be:	df 91       	pop	r29
     7c0:	cf 91       	pop	r28
     7c2:	08 95       	ret

000007c4 <lin_tx_response>:
//           == 0 : Initialization failed, LIN type is not in accordance
//           != 0 : Response transmission on-going
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
     7c4:	cf 93       	push	r28
     7c6:	df 93       	push	r29
     7c8:	00 d0       	rcall	.+0      	; 0x7ca <lin_tx_response+0x6>
     7ca:	00 d0       	rcall	.+0      	; 0x7cc <lin_tx_response+0x8>
     7cc:	1f 92       	push	r1
     7ce:	cd b7       	in	r28, 0x3d	; 61
     7d0:	de b7       	in	r29, 0x3e	; 62
     7d2:	8a 83       	std	Y+2, r24	; 0x02
     7d4:	7c 83       	std	Y+4, r23	; 0x04
     7d6:	6b 83       	std	Y+3, r22	; 0x03
     7d8:	4d 83       	std	Y+5, r20	; 0x05
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     7da:	8a 81       	ldd	r24, Y+2	; 0x02
     7dc:	80 34       	cpi	r24, 0x40	; 64
     7de:	51 f4       	brne	.+20     	; 0x7f4 <lin_tx_response+0x30>
        Lin_1x_set_type();              // Change is necessary                                           
     7e0:	88 ec       	ldi	r24, 0xC8	; 200
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	28 ec       	ldi	r18, 0xC8	; 200
     7e6:	30 e0       	ldi	r19, 0x00	; 0
     7e8:	f9 01       	movw	r30, r18
     7ea:	20 81       	ld	r18, Z
     7ec:	20 64       	ori	r18, 0x40	; 64
     7ee:	fc 01       	movw	r30, r24
     7f0:	20 83       	st	Z, r18
     7f2:	15 c0       	rjmp	.+42     	; 0x81e <lin_tx_response+0x5a>
    } else if (l_type == LIN_2X) {                                                                                                                               
     7f4:	8a 81       	ldd	r24, Y+2	; 0x02
     7f6:	88 23       	and	r24, r24
     7f8:	81 f4       	brne	.+32     	; 0x81a <lin_tx_response+0x56>
        Lin_2x_set_type();				// Change is necessary                                           
     7fa:	88 ec       	ldi	r24, 0xC8	; 200
     7fc:	90 e0       	ldi	r25, 0x00	; 0
     7fe:	28 ec       	ldi	r18, 0xC8	; 200
     800:	30 e0       	ldi	r19, 0x00	; 0
     802:	f9 01       	movw	r30, r18
     804:	20 81       	ld	r18, Z
     806:	fc 01       	movw	r30, r24
     808:	20 83       	st	Z, r18
        Lin_set_tx_len(l_len);                                                                                                                           
     80a:	8f ec       	ldi	r24, 0xCF	; 207
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	2d 81       	ldd	r18, Y+5	; 0x05
     810:	22 95       	swap	r18
     812:	20 7f       	andi	r18, 0xF0	; 240
     814:	fc 01       	movw	r30, r24
     816:	20 83       	st	Z, r18
     818:	02 c0       	rjmp	.+4      	; 0x81e <lin_tx_response+0x5a>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     81a:	80 e0       	ldi	r24, 0x00	; 0
     81c:	2d c0       	rjmp	.+90     	; 0x878 <lin_tx_response+0xb4>
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     81e:	81 ed       	ldi	r24, 0xD1	; 209
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	fc 01       	movw	r30, r24
     824:	10 82       	st	Z, r1
    for (i = 0; i < l_len; i++) {                                                                                                                                
     826:	19 82       	std	Y+1, r1	; 0x01
     828:	10 c0       	rjmp	.+32     	; 0x84a <lin_tx_response+0x86>
        Lin_set_data(*l_data++);                                                                                                                         
     82a:	22 ed       	ldi	r18, 0xD2	; 210
     82c:	30 e0       	ldi	r19, 0x00	; 0
     82e:	8b 81       	ldd	r24, Y+3	; 0x03
     830:	9c 81       	ldd	r25, Y+4	; 0x04
     832:	ac 01       	movw	r20, r24
     834:	4f 5f       	subi	r20, 0xFF	; 255
     836:	5f 4f       	sbci	r21, 0xFF	; 255
     838:	5c 83       	std	Y+4, r21	; 0x04
     83a:	4b 83       	std	Y+3, r20	; 0x03
     83c:	fc 01       	movw	r30, r24
     83e:	80 81       	ld	r24, Z
     840:	f9 01       	movw	r30, r18
     842:	80 83       	st	Z, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     844:	89 81       	ldd	r24, Y+1	; 0x01
     846:	8f 5f       	subi	r24, 0xFF	; 255
     848:	89 83       	std	Y+1, r24	; 0x01
     84a:	99 81       	ldd	r25, Y+1	; 0x01
     84c:	8d 81       	ldd	r24, Y+5	; 0x05
     84e:	98 17       	cp	r25, r24
     850:	60 f3       	brcs	.-40     	; 0x82a <lin_tx_response+0x66>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     852:	88 ec       	ldi	r24, 0xC8	; 200
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	28 ec       	ldi	r18, 0xC8	; 200
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	f9 01       	movw	r30, r18
     85c:	20 81       	ld	r18, Z
     85e:	2c 7f       	andi	r18, 0xFC	; 252
     860:	fc 01       	movw	r30, r24
     862:	20 83       	st	Z, r18
     864:	88 ec       	ldi	r24, 0xC8	; 200
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	28 ec       	ldi	r18, 0xC8	; 200
     86a:	30 e0       	ldi	r19, 0x00	; 0
     86c:	f9 01       	movw	r30, r18
     86e:	20 81       	ld	r18, Z
     870:	23 60       	ori	r18, 0x03	; 3
     872:	fc 01       	movw	r30, r24
     874:	20 83       	st	Z, r18
    return 1;                                                                                                                                                    
     876:	81 e0       	ldi	r24, 0x01	; 1
}
     878:	0f 90       	pop	r0
     87a:	0f 90       	pop	r0
     87c:	0f 90       	pop	r0
     87e:	0f 90       	pop	r0
     880:	0f 90       	pop	r0
     882:	df 91       	pop	r29
     884:	cf 91       	pop	r28
     886:	08 95       	ret

00000888 <lin_get_response>:
//
//  This function returns nothing
//
//  Warning: none
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	00 d0       	rcall	.+0      	; 0x88e <lin_get_response+0x6>
     88e:	00 d0       	rcall	.+0      	; 0x890 <lin_get_response+0x8>
     890:	cd b7       	in	r28, 0x3d	; 61
     892:	de b7       	in	r29, 0x3e	; 62
     894:	9c 83       	std	Y+4, r25	; 0x04
     896:	8b 83       	std	Y+3, r24	; 0x03
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     898:	8f ec       	ldi	r24, 0xCF	; 207
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	fc 01       	movw	r30, r24
     89e:	80 81       	ld	r24, Z
     8a0:	8f 70       	andi	r24, 0x0F	; 15
     8a2:	8a 83       	std	Y+2, r24	; 0x02
    Lin_clear_index();                                                                                                                                  
     8a4:	81 ed       	ldi	r24, 0xD1	; 209
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	fc 01       	movw	r30, r24
     8aa:	10 82       	st	Z, r1
    for (i = 0; i < l_len; i++) {                                                                                                                       
     8ac:	19 82       	std	Y+1, r1	; 0x01
     8ae:	10 c0       	rjmp	.+32     	; 0x8d0 <lin_get_response+0x48>
        (*l_data++) = Lin_get_data();                                                                                                           
     8b0:	8b 81       	ldd	r24, Y+3	; 0x03
     8b2:	9c 81       	ldd	r25, Y+4	; 0x04
     8b4:	9c 01       	movw	r18, r24
     8b6:	2f 5f       	subi	r18, 0xFF	; 255
     8b8:	3f 4f       	sbci	r19, 0xFF	; 255
     8ba:	3c 83       	std	Y+4, r19	; 0x04
     8bc:	2b 83       	std	Y+3, r18	; 0x03
     8be:	22 ed       	ldi	r18, 0xD2	; 210
     8c0:	30 e0       	ldi	r19, 0x00	; 0
     8c2:	f9 01       	movw	r30, r18
     8c4:	20 81       	ld	r18, Z
     8c6:	fc 01       	movw	r30, r24
     8c8:	20 83       	st	Z, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     8ca:	89 81       	ldd	r24, Y+1	; 0x01
     8cc:	8f 5f       	subi	r24, 0xFF	; 255
     8ce:	89 83       	std	Y+1, r24	; 0x01
     8d0:	99 81       	ldd	r25, Y+1	; 0x01
     8d2:	8a 81       	ldd	r24, Y+2	; 0x02
     8d4:	98 17       	cp	r25, r24
     8d6:	60 f3       	brcs	.-40     	; 0x8b0 <lin_get_response+0x28>
        (*l_data++) = Lin_get_data();                                                                                                           
    }                                                                                                                                                   
}                                                                                                                                                               
     8d8:	0f 90       	pop	r0
     8da:	0f 90       	pop	r0
     8dc:	0f 90       	pop	r0
     8de:	0f 90       	pop	r0
     8e0:	df 91       	pop	r29
     8e2:	cf 91       	pop	r28
     8e4:	08 95       	ret

000008e6 <Init_LIN_XCVR_WD_Kicker>:
    Description
        Initializes and starts the watchdog kicker for LIN xcvr

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
     8e6:	cf 93       	push	r28
     8e8:	df 93       	push	r29
     8ea:	cd b7       	in	r28, 0x3d	; 61
     8ec:	de b7       	in	r29, 0x3e	; 62
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
     8ee:	82 e2       	ldi	r24, 0x22	; 34
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	22 e2       	ldi	r18, 0x22	; 34
     8f4:	30 e0       	ldi	r19, 0x00	; 0
     8f6:	f9 01       	movw	r30, r18
     8f8:	20 81       	ld	r18, Z
     8fa:	28 60       	ori	r18, 0x08	; 8
     8fc:	fc 01       	movw	r30, r24
     8fe:	20 83       	st	Z, r18
    DDRA |= (1<<PINA3);
     900:	81 e2       	ldi	r24, 0x21	; 33
     902:	90 e0       	ldi	r25, 0x00	; 0
     904:	21 e2       	ldi	r18, 0x21	; 33
     906:	30 e0       	ldi	r19, 0x00	; 0
     908:	f9 01       	movw	r30, r18
     90a:	20 81       	ld	r18, Z
     90c:	28 60       	ori	r18, 0x08	; 8
     90e:	fc 01       	movw	r30, r24
     910:	20 83       	st	Z, r18

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
     912:	6a e9       	ldi	r22, 0x9A	; 154
     914:	74 e0       	ldi	r23, 0x04	; 4
     916:	88 e1       	ldi	r24, 0x18	; 24
     918:	91 e0       	ldi	r25, 0x01	; 1
     91a:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     91e:	43 e2       	ldi	r20, 0x23	; 35
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	60 e0       	ldi	r22, 0x00	; 0
     924:	70 e0       	ldi	r23, 0x00	; 0
     926:	88 e1       	ldi	r24, 0x18	; 24
     928:	91 e0       	ldi	r25, 0x01	; 1
     92a:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>
}
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	08 95       	ret

00000934 <kick_LIN_XCVR_WD>:
    Description
        Initializes and starts the watchdog kicker for LIN xcvr

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
     934:	cf 93       	push	r28
     936:	df 93       	push	r29
     938:	00 d0       	rcall	.+0      	; 0x93a <kick_LIN_XCVR_WD+0x6>
     93a:	00 d0       	rcall	.+0      	; 0x93c <kick_LIN_XCVR_WD+0x8>
     93c:	cd b7       	in	r28, 0x3d	; 61
     93e:	de b7       	in	r29, 0x3e	; 62
     940:	69 83       	std	Y+1, r22	; 0x01
     942:	7a 83       	std	Y+2, r23	; 0x02
     944:	8b 83       	std	Y+3, r24	; 0x03
     946:	9c 83       	std	Y+4, r25	; 0x04
    // Flip Parity
    Parity ^= 1;
     948:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <Parity>
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	89 27       	eor	r24, r25
     950:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     954:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Parity>
     958:	88 23       	and	r24, r24
     95a:	91 f4       	brne	.+36     	; 0x980 <kick_LIN_XCVR_WD+0x4c>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     95c:	82 e2       	ldi	r24, 0x22	; 34
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	22 e2       	ldi	r18, 0x22	; 34
     962:	30 e0       	ldi	r19, 0x00	; 0
     964:	f9 01       	movw	r30, r18
     966:	20 81       	ld	r18, Z
     968:	27 7f       	andi	r18, 0xF7	; 247
     96a:	fc 01       	movw	r30, r24
     96c:	20 83       	st	Z, r18
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     96e:	42 e0       	ldi	r20, 0x02	; 2
     970:	50 e0       	ldi	r21, 0x00	; 0
     972:	60 e0       	ldi	r22, 0x00	; 0
     974:	70 e0       	ldi	r23, 0x00	; 0
     976:	88 e1       	ldi	r24, 0x18	; 24
     978:	91 e0       	ldi	r25, 0x01	; 1
     97a:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>
     97e:	11 c0       	rjmp	.+34     	; 0x9a2 <kick_LIN_XCVR_WD+0x6e>
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
     980:	82 e2       	ldi	r24, 0x22	; 34
     982:	90 e0       	ldi	r25, 0x00	; 0
     984:	22 e2       	ldi	r18, 0x22	; 34
     986:	30 e0       	ldi	r19, 0x00	; 0
     988:	f9 01       	movw	r30, r18
     98a:	20 81       	ld	r18, Z
     98c:	28 60       	ori	r18, 0x08	; 8
     98e:	fc 01       	movw	r30, r24
     990:	20 83       	st	Z, r18
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     992:	43 e2       	ldi	r20, 0x23	; 35
     994:	50 e0       	ldi	r21, 0x00	; 0
     996:	60 e0       	ldi	r22, 0x00	; 0
     998:	70 e0       	ldi	r23, 0x00	; 0
     99a:	88 e1       	ldi	r24, 0x18	; 24
     99c:	91 e0       	ldi	r25, 0x01	; 1
     99e:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>
    }
}
     9a2:	0f 90       	pop	r0
     9a4:	0f 90       	pop	r0
     9a6:	0f 90       	pop	r0
     9a8:	0f 90       	pop	r0
     9aa:	df 91       	pop	r29
     9ac:	cf 91       	pop	r28
     9ae:	08 95       	ret

000009b0 <main>:
    Description
        No-end loop

****************************************************************************/
int main(void)
{
     9b0:	cf 93       	push	r28
     9b2:	df 93       	push	r29
     9b4:	cd b7       	in	r28, 0x3d	; 61
     9b6:	de b7       	in	r29, 0x3e	; 62
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
     9b8:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
     9ba:	81 e6       	ldi	r24, 0x61	; 97
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	20 e8       	ldi	r18, 0x80	; 128
     9c0:	fc 01       	movw	r30, r24
     9c2:	20 83       	st	Z, r18
    CLKPR = 0;
     9c4:	81 e6       	ldi	r24, 0x61	; 97
     9c6:	90 e0       	ldi	r25, 0x00	; 0
     9c8:	fc 01       	movw	r30, r24
     9ca:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
     9cc:	0e 94 1a 02 	call	0x434	; 0x434 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
     9d0:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
     9d2:	0e 94 9b 01 	call	0x336	; 0x336 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
     9d6:	80 e0       	ldi	r24, 0x00	; 0
     9d8:	90 e0       	ldi	r25, 0x00	; 0
}
     9da:	df 91       	pop	r29
     9dc:	cf 91       	pop	r28
     9de:	08 95       	ret

000009e0 <Init_Master_Service>:
    Description
        Initializes the master node

****************************************************************************/
void Init_Master_Service(void)
{
     9e0:	cf 93       	push	r28
     9e2:	df 93       	push	r29
     9e4:	cd b7       	in	r28, 0x3d	; 61
     9e6:	de b7       	in	r29, 0x3e	; 62
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
     9e8:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <My_Node_ID>

    // Initialize the data arrays to proper things
    clear_cmds();
     9ec:	0e 94 bf 05 	call	0xb7e	; 0xb7e <clear_cmds>

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
     9f0:	40 e2       	ldi	r20, 0x20	; 32
     9f2:	51 e0       	ldi	r21, 0x01	; 1
     9f4:	6e e1       	ldi	r22, 0x1E	; 30
     9f6:	71 e0       	ldi	r23, 0x01	; 1
     9f8:	8d e1       	ldi	r24, 0x1D	; 29
     9fa:	91 e0       	ldi	r25, 0x01	; 1
     9fc:	0e 94 ce 05 	call	0xb9c	; 0xb9c <MS_LIN_Initialize>
	
	// Initialize SPI
	MS_SPI_Initialize(&My_Node_ID);
     a00:	8d e1       	ldi	r24, 0x1D	; 29
     a02:	91 e0       	ldi	r25, 0x01	; 1
     a04:	0e 94 bf 07 	call	0xf7e	; 0xf7e <MS_SPI_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
     a08:	6c e8       	ldi	r22, 0x8C	; 140
     a0a:	75 e0       	ldi	r23, 0x05	; 5
     a0c:	82 e2       	ldi	r24, 0x22	; 34
     a0e:	91 e0       	ldi	r25, 0x01	; 1
     a10:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     a14:	44 e0       	ldi	r20, 0x04	; 4
     a16:	50 e0       	ldi	r21, 0x00	; 0
     a18:	60 e0       	ldi	r22, 0x00	; 0
     a1a:	70 e0       	ldi	r23, 0x00	; 0
     a1c:	82 e2       	ldi	r24, 0x22	; 34
     a1e:	91 e0       	ldi	r25, 0x01	; 1
     a20:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
     a24:	62 e7       	ldi	r22, 0x72	; 114
     a26:	71 e0       	ldi	r23, 0x01	; 1
     a28:	85 e0       	ldi	r24, 0x05	; 5
     a2a:	91 e0       	ldi	r25, 0x01	; 1
     a2c:	0e 94 e5 0a 	call	0x15ca	; 0x15ca <Register_Timer>
    Start_Timer(&Testing_Timer, 500);
     a30:	44 ef       	ldi	r20, 0xF4	; 244
     a32:	51 e0       	ldi	r21, 0x01	; 1
     a34:	60 e0       	ldi	r22, 0x00	; 0
     a36:	70 e0       	ldi	r23, 0x00	; 0
     a38:	85 e0       	ldi	r24, 0x05	; 5
     a3a:	91 e0       	ldi	r25, 0x01	; 1
     a3c:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>
    PORTB &= ~(1<<PINB6);
     a40:	85 e2       	ldi	r24, 0x25	; 37
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	25 e2       	ldi	r18, 0x25	; 37
     a46:	30 e0       	ldi	r19, 0x00	; 0
     a48:	f9 01       	movw	r30, r18
     a4a:	20 81       	ld	r18, Z
     a4c:	2f 7b       	andi	r18, 0xBF	; 191
     a4e:	fc 01       	movw	r30, r24
     a50:	20 83       	st	Z, r18
    DDRB |= (1<<PINB6);
     a52:	84 e2       	ldi	r24, 0x24	; 36
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	24 e2       	ldi	r18, 0x24	; 36
     a58:	30 e0       	ldi	r19, 0x00	; 0
     a5a:	f9 01       	movw	r30, r18
     a5c:	20 81       	ld	r18, Z
     a5e:	20 64       	ori	r18, 0x40	; 64
     a60:	fc 01       	movw	r30, r24
     a62:	20 83       	st	Z, r18
}
     a64:	df 91       	pop	r29
     a66:	cf 91       	pop	r28
     a68:	08 95       	ret

00000a6a <Run_Master_Service>:
    Description
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
     a6a:	cf 93       	push	r28
     a6c:	df 93       	push	r29
     a6e:	00 d0       	rcall	.+0      	; 0xa70 <Run_Master_Service+0x6>
     a70:	00 d0       	rcall	.+0      	; 0xa72 <Run_Master_Service+0x8>
     a72:	cd b7       	in	r28, 0x3d	; 61
     a74:	de b7       	in	r29, 0x3e	; 62
     a76:	69 83       	std	Y+1, r22	; 0x01
     a78:	7a 83       	std	Y+2, r23	; 0x02
     a7a:	8b 83       	std	Y+3, r24	; 0x03
     a7c:	9c 83       	std	Y+4, r25	; 0x04
    switch(event_mask)
     a7e:	89 81       	ldd	r24, Y+1	; 0x01
     a80:	9a 81       	ldd	r25, Y+2	; 0x02
     a82:	ab 81       	ldd	r26, Y+3	; 0x03
     a84:	bc 81       	ldd	r27, Y+4	; 0x04
     a86:	81 15       	cp	r24, r1
     a88:	22 e0       	ldi	r18, 0x02	; 2
     a8a:	92 07       	cpc	r25, r18
     a8c:	a1 05       	cpc	r26, r1
     a8e:	b1 05       	cpc	r27, r1
     a90:	c9 f1       	breq	.+114    	; 0xb04 <Run_Master_Service+0x9a>
     a92:	81 15       	cp	r24, r1
     a94:	e4 e0       	ldi	r30, 0x04	; 4
     a96:	9e 07       	cpc	r25, r30
     a98:	a1 05       	cpc	r26, r1
     a9a:	b1 05       	cpc	r27, r1
     a9c:	a9 f1       	breq	.+106    	; 0xb08 <Run_Master_Service+0x9e>
     a9e:	02 97       	sbiw	r24, 0x02	; 2
     aa0:	a1 05       	cpc	r26, r1
     aa2:	b1 05       	cpc	r27, r1
     aa4:	09 f0       	breq	.+2      	; 0xaa8 <Run_Master_Service+0x3e>
            #endif

            break;

        default:
            break;
     aa6:	31 c0       	rjmp	.+98     	; 0xb0a <Run_Master_Service+0xa0>
			//RecvList[1] = &Recv2;
			//// SPI Test
			//
			//Write_SPI(3, 2, SPI_TX, &RecvList[0]);
			//SPI_Transmit();
			Start_Timer(&Testing_Timer, 500);
     aa8:	44 ef       	ldi	r20, 0xF4	; 244
     aaa:	51 e0       	ldi	r21, 0x01	; 1
     aac:	60 e0       	ldi	r22, 0x00	; 0
     aae:	70 e0       	ldi	r23, 0x00	; 0
     ab0:	85 e0       	ldi	r24, 0x05	; 5
     ab2:	91 e0       	ldi	r25, 0x01	; 1
     ab4:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>
            //Start_Timer(&Testing_Timer, 500);

            // Not yet
            // Hold_Analog_Servo_Position(10);
            #if 1
            parity ^= 1;
     ab8:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <parity>
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	89 27       	eor	r24, r25
     ac0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <parity>
            if (parity)
     ac4:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <parity>
     ac8:	88 23       	and	r24, r24
     aca:	51 f0       	breq	.+20     	; 0xae0 <Run_Master_Service+0x76>
            {
                PORTB |= (1<<PINB6);
     acc:	85 e2       	ldi	r24, 0x25	; 37
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	25 e2       	ldi	r18, 0x25	; 37
     ad2:	30 e0       	ldi	r19, 0x00	; 0
     ad4:	f9 01       	movw	r30, r18
     ad6:	20 81       	ld	r18, Z
     ad8:	20 64       	ori	r18, 0x40	; 64
     ada:	fc 01       	movw	r30, r24
     adc:	20 83       	st	Z, r18
     ade:	09 c0       	rjmp	.+18     	; 0xaf2 <Run_Master_Service+0x88>
            }
            else
            {
                PORTB &= ~(1<<PINB6);
     ae0:	85 e2       	ldi	r24, 0x25	; 37
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	25 e2       	ldi	r18, 0x25	; 37
     ae6:	30 e0       	ldi	r19, 0x00	; 0
     ae8:	f9 01       	movw	r30, r18
     aea:	20 81       	ld	r18, Z
     aec:	2f 7b       	andi	r18, 0xBF	; 191
     aee:	fc 01       	movw	r30, r24
     af0:	20 83       	st	Z, r18
            }
            Start_Timer(&Testing_Timer, 500);
     af2:	44 ef       	ldi	r20, 0xF4	; 244
     af4:	51 e0       	ldi	r21, 0x01	; 1
     af6:	60 e0       	ldi	r22, 0x00	; 0
     af8:	70 e0       	ldi	r23, 0x00	; 0
     afa:	85 e0       	ldi	r24, 0x05	; 5
     afc:	91 e0       	ldi	r25, 0x01	; 1
     afe:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>
            //      check to see if the slaves have
            //      obeyed whenever we receive a
            //      new status.
            #endif

            break;
     b02:	03 c0       	rjmp	.+6      	; 0xb0a <Run_Master_Service+0xa0>
                // Stop sending ID's, go to sleep
                put_LIN_to_sleep();
            }
            #endif

            break;
     b04:	00 00       	nop
     b06:	01 c0       	rjmp	.+2      	; 0xb0a <Run_Master_Service+0xa0>
		
        case EVT_MASTER_OTHER:
            // Just an example.
            // Do nothing.
            break;
     b08:	00 00       	nop
            break;

        default:
            break;
    }
}
     b0a:	0f 90       	pop	r0
     b0c:	0f 90       	pop	r0
     b0e:	0f 90       	pop	r0
     b10:	0f 90       	pop	r0
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	08 95       	ret

00000b18 <ID_schedule_handler>:
        Handles sending the next ID within interrupt context (called from
        the timer expired interrupt)

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
     b18:	cf 93       	push	r28
     b1a:	df 93       	push	r29
     b1c:	00 d0       	rcall	.+0      	; 0xb1e <ID_schedule_handler+0x6>
     b1e:	00 d0       	rcall	.+0      	; 0xb20 <ID_schedule_handler+0x8>
     b20:	cd b7       	in	r28, 0x3d	; 61
     b22:	de b7       	in	r29, 0x3e	; 62
     b24:	69 83       	std	Y+1, r22	; 0x01
     b26:	7a 83       	std	Y+2, r23	; 0x02
     b28:	8b 83       	std	Y+3, r24	; 0x03
     b2a:	9c 83       	std	Y+4, r25	; 0x04
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
     b2c:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
     b30:	0e 94 0f 06 	call	0xc1e	; 0xc1e <Master_LIN_Broadcast_ID>
    // Update schedule id
    update_curr_schedule_id();
     b34:	0e 94 ab 05 	call	0xb56	; 0xb56 <update_curr_schedule_id>
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     b38:	44 e0       	ldi	r20, 0x04	; 4
     b3a:	50 e0       	ldi	r21, 0x00	; 0
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	82 e2       	ldi	r24, 0x22	; 34
     b42:	91 e0       	ldi	r25, 0x01	; 1
     b44:	0e 94 ab 0b 	call	0x1756	; 0x1756 <Start_Timer>
}
     b48:	0f 90       	pop	r0
     b4a:	0f 90       	pop	r0
     b4c:	0f 90       	pop	r0
     b4e:	0f 90       	pop	r0
     b50:	df 91       	pop	r29
     b52:	cf 91       	pop	r28
     b54:	08 95       	ret

00000b56 <update_curr_schedule_id>:
    Description
        Loops through schedule counter

****************************************************************************/
static void update_curr_schedule_id(void)
{
     b56:	cf 93       	push	r28
     b58:	df 93       	push	r29
     b5a:	cd b7       	in	r28, 0x3d	; 61
     b5c:	de b7       	in	r29, 0x3e	; 62
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
     b5e:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
     b62:	83 30       	cpi	r24, 0x03	; 3
     b64:	21 f4       	brne	.+8      	; 0xb6e <update_curr_schedule_id+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
     b66:	82 e0       	ldi	r24, 0x02	; 2
     b68:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
     b6c:	05 c0       	rjmp	.+10     	; 0xb78 <update_curr_schedule_id+0x22>
    }
    else
    {
        Curr_Schedule_ID++;
     b6e:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
     b72:	8f 5f       	subi	r24, 0xFF	; 255
     b74:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
    }
}
     b78:	df 91       	pop	r29
     b7a:	cf 91       	pop	r28
     b7c:	08 95       	ret

00000b7e <clear_cmds>:
    Description
        Updates all commands for slaves to be NON_COMMANDs

****************************************************************************/
static void clear_cmds(void)
{
     b7e:	cf 93       	push	r28
     b80:	df 93       	push	r29
     b82:	cd b7       	in	r28, 0x3d	; 61
     b84:	de b7       	in	r29, 0x3e	; 62
    // Clear all of our commands
    memset(&My_Command_Data, NON_COMMAND, MASTER_DATA_LENGTH);
     b86:	42 e0       	ldi	r20, 0x02	; 2
     b88:	50 e0       	ldi	r21, 0x00	; 0
     b8a:	6f ef       	ldi	r22, 0xFF	; 255
     b8c:	70 e0       	ldi	r23, 0x00	; 0
     b8e:	8e e1       	ldi	r24, 0x1E	; 30
     b90:	91 e0       	ldi	r25, 0x01	; 1
     b92:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <memset>
}
     b96:	df 91       	pop	r29
     b98:	cf 91       	pop	r28
     b9a:	08 95       	ret

00000b9c <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
     b9c:	cf 93       	push	r28
     b9e:	df 93       	push	r29
     ba0:	00 d0       	rcall	.+0      	; 0xba2 <MS_LIN_Initialize+0x6>
     ba2:	00 d0       	rcall	.+0      	; 0xba4 <MS_LIN_Initialize+0x8>
     ba4:	00 d0       	rcall	.+0      	; 0xba6 <MS_LIN_Initialize+0xa>
     ba6:	cd b7       	in	r28, 0x3d	; 61
     ba8:	de b7       	in	r29, 0x3e	; 62
     baa:	9a 83       	std	Y+2, r25	; 0x02
     bac:	89 83       	std	Y+1, r24	; 0x01
     bae:	7c 83       	std	Y+4, r23	; 0x04
     bb0:	6b 83       	std	Y+3, r22	; 0x03
     bb2:	5e 83       	std	Y+6, r21	; 0x06
     bb4:	4d 83       	std	Y+5, r20	; 0x05
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
     bb6:	82 e2       	ldi	r24, 0x22	; 34
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	22 e2       	ldi	r18, 0x22	; 34
     bbc:	30 e0       	ldi	r19, 0x00	; 0
     bbe:	f9 01       	movw	r30, r18
     bc0:	20 81       	ld	r18, Z
     bc2:	20 61       	ori	r18, 0x10	; 16
     bc4:	fc 01       	movw	r30, r24
     bc6:	20 83       	st	Z, r18
    DDRA |= (1<<PINA4);
     bc8:	81 e2       	ldi	r24, 0x21	; 33
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	21 e2       	ldi	r18, 0x21	; 33
     bce:	30 e0       	ldi	r19, 0x00	; 0
     bd0:	f9 01       	movw	r30, r18
     bd2:	20 81       	ld	r18, Z
     bd4:	20 61       	ori	r18, 0x10	; 16
     bd6:	fc 01       	movw	r30, r24
     bd8:	20 83       	st	Z, r18

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
     bda:	4c e0       	ldi	r20, 0x0C	; 12
     bdc:	50 e0       	ldi	r21, 0x00	; 0
     bde:	60 e0       	ldi	r22, 0x00	; 0
     be0:	70 e0       	ldi	r23, 0x00	; 0
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	0e 94 ad 02 	call	0x55a	; 0x55a <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
     be8:	89 81       	ldd	r24, Y+1	; 0x01
     bea:	9a 81       	ldd	r25, Y+2	; 0x02
     bec:	90 93 28 01 	sts	0x0128, r25	; 0x800128 <p_My_Node_ID+0x1>
     bf0:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
     bf4:	8b 81       	ldd	r24, Y+3	; 0x03
     bf6:	9c 81       	ldd	r25, Y+4	; 0x04
     bf8:	90 93 2a 01 	sts	0x012A, r25	; 0x80012a <p_My_Command_Data+0x1>
     bfc:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
     c00:	8d 81       	ldd	r24, Y+5	; 0x05
     c02:	9e 81       	ldd	r25, Y+6	; 0x06
     c04:	90 93 2c 01 	sts	0x012C, r25	; 0x80012c <p_My_Status_Data+0x1>
     c08:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <p_My_Status_Data>
}
     c0c:	26 96       	adiw	r28, 0x06	; 6
     c0e:	0f b6       	in	r0, 0x3f	; 63
     c10:	f8 94       	cli
     c12:	de bf       	out	0x3e, r29	; 62
     c14:	0f be       	out	0x3f, r0	; 63
     c16:	cd bf       	out	0x3d, r28	; 61
     c18:	df 91       	pop	r29
     c1a:	cf 91       	pop	r28
     c1c:	08 95       	ret

00000c1e <Master_LIN_Broadcast_ID>:
    Description
        Broadcasts the appropriate LIN ID to the LIN bus

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
     c1e:	cf 93       	push	r28
     c20:	df 93       	push	r29
     c22:	1f 92       	push	r1
     c24:	cd b7       	in	r28, 0x3d	; 61
     c26:	de b7       	in	r29, 0x3e	; 62
     c28:	89 83       	std	Y+1, r24	; 0x01
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
     c2a:	40 e0       	ldi	r20, 0x00	; 0
     c2c:	69 81       	ldd	r22, Y+1	; 0x01
     c2e:	80 e0       	ldi	r24, 0x00	; 0
     c30:	0e 94 26 03 	call	0x64c	; 0x64c <lin_tx_header>
}
     c34:	0f 90       	pop	r0
     c36:	df 91       	pop	r29
     c38:	cf 91       	pop	r28
     c3a:	08 95       	ret

00000c3c <lin_id_task>:
    Description
        Process the LIN ID and does the appropriate task for that ID

****************************************************************************/
static void lin_id_task(void)
{
     c3c:	cf 93       	push	r28
     c3e:	df 93       	push	r29
     c40:	00 d0       	rcall	.+0      	; 0xc42 <lin_id_task+0x6>
     c42:	1f 92       	push	r1
     c44:	cd b7       	in	r28, 0x3d	; 61
     c46:	de b7       	in	r29, 0x3e	; 62
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
     c48:	80 ed       	ldi	r24, 0xD0	; 208
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	fc 01       	movw	r30, r24
     c4e:	80 81       	ld	r24, Z
     c50:	8f 73       	andi	r24, 0x3F	; 63
     c52:	89 83       	std	Y+1, r24	; 0x01

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
     c54:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <p_My_Node_ID>
     c58:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <p_My_Node_ID+0x1>
     c5c:	fc 01       	movw	r30, r24
     c5e:	90 81       	ld	r25, Z
     c60:	89 81       	ldd	r24, Y+1	; 0x01
     c62:	98 17       	cp	r25, r24
     c64:	29 f4       	brne	.+10     	; 0xc70 <lin_id_task+0x34>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     c66:	62 e0       	ldi	r22, 0x02	; 2
     c68:	80 e0       	ldi	r24, 0x00	; 0
     c6a:	0e 94 a2 03 	call	0x744	; 0x744 <lin_rx_response>
     c6e:	3c c0       	rjmp	.+120    	; 0xce8 <lin_id_task+0xac>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
     c70:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <p_My_Node_ID>
     c74:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <p_My_Node_ID+0x1>
     c78:	fc 01       	movw	r30, r24
     c7a:	80 81       	ld	r24, Z
     c7c:	98 2f       	mov	r25, r24
     c7e:	91 60       	ori	r25, 0x01	; 1
     c80:	89 81       	ldd	r24, Y+1	; 0x01
     c82:	98 17       	cp	r25, r24
     c84:	51 f4       	brne	.+20     	; 0xc9a <lin_id_task+0x5e>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is 2 bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
     c86:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <p_My_Status_Data>
     c8a:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <p_My_Status_Data+0x1>
     c8e:	42 e0       	ldi	r20, 0x02	; 2
     c90:	bc 01       	movw	r22, r24
     c92:	80 e0       	ldi	r24, 0x00	; 0
     c94:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <lin_tx_response>
     c98:	27 c0       	rjmp	.+78     	; 0xce8 <lin_id_task+0xac>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
     c9a:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <p_My_Node_ID>
     c9e:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <p_My_Node_ID+0x1>
     ca2:	fc 01       	movw	r30, r24
     ca4:	80 81       	ld	r24, Z
     ca6:	88 23       	and	r24, r24
     ca8:	f9 f4       	brne	.+62     	; 0xce8 <lin_id_task+0xac>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
     caa:	89 81       	ldd	r24, Y+1	; 0x01
     cac:	88 2f       	mov	r24, r24
     cae:	90 e0       	ldi	r25, 0x00	; 0
     cb0:	81 70       	andi	r24, 0x01	; 1
     cb2:	99 27       	eor	r25, r25
     cb4:	89 2b       	or	r24, r25
     cb6:	a1 f4       	brne	.+40     	; 0xce0 <lin_id_task+0xa4>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is 2*n bytes long.
                // Where n is the number of slaves in the system.
                uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
     cb8:	20 91 29 01 	lds	r18, 0x0129	; 0x800129 <p_My_Command_Data>
     cbc:	30 91 2a 01 	lds	r19, 0x012A	; 0x80012a <p_My_Command_Data+0x1>
     cc0:	89 81       	ldd	r24, Y+1	; 0x01
     cc2:	88 2f       	mov	r24, r24
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	02 97       	sbiw	r24, 0x02	; 2
     cc8:	82 0f       	add	r24, r18
     cca:	93 1f       	adc	r25, r19
     ccc:	9b 83       	std	Y+3, r25	; 0x03
     cce:	8a 83       	std	Y+2, r24	; 0x02
                lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
     cd0:	8a 81       	ldd	r24, Y+2	; 0x02
     cd2:	9b 81       	ldd	r25, Y+3	; 0x03
     cd4:	42 e0       	ldi	r20, 0x02	; 2
     cd6:	bc 01       	movw	r22, r24
     cd8:	80 e0       	ldi	r24, 0x00	; 0
     cda:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <lin_tx_response>
     cde:	04 c0       	rjmp	.+8      	; 0xce8 <lin_id_task+0xac>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     ce0:	62 e0       	ldi	r22, 0x02	; 2
     ce2:	80 e0       	ldi	r24, 0x00	; 0
     ce4:	0e 94 a2 03 	call	0x744	; 0x744 <lin_rx_response>
        else
        {
            // Do nothing
        }
    }
}
     ce8:	0f 90       	pop	r0
     cea:	0f 90       	pop	r0
     cec:	0f 90       	pop	r0
     cee:	df 91       	pop	r29
     cf0:	cf 91       	pop	r28
     cf2:	08 95       	ret

00000cf4 <lin_rx_task>:
    Description
        Get the received data

****************************************************************************/
static void lin_rx_task(void)
{
     cf4:	cf 93       	push	r28
     cf6:	df 93       	push	r29
     cf8:	cd b7       	in	r28, 0x3d	; 61
     cfa:	de b7       	in	r29, 0x3e	; 62
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
     cfc:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <p_My_Node_ID>
     d00:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <p_My_Node_ID+0x1>
     d04:	fc 01       	movw	r30, r24
     d06:	80 81       	ld	r24, Z
     d08:	88 23       	and	r24, r24
     d0a:	c1 f4       	brne	.+48     	; 0xd3c <lin_rx_task+0x48>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
     d0c:	20 91 2b 01 	lds	r18, 0x012B	; 0x80012b <p_My_Status_Data>
     d10:	30 91 2c 01 	lds	r19, 0x012C	; 0x80012c <p_My_Status_Data+0x1>
     d14:	80 ed       	ldi	r24, 0xD0	; 208
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	fc 01       	movw	r30, r24
     d1a:	80 81       	ld	r24, Z
     d1c:	88 2f       	mov	r24, r24
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	8e 73       	andi	r24, 0x3E	; 62
     d22:	99 27       	eor	r25, r25
     d24:	02 97       	sbiw	r24, 0x02	; 2
     d26:	82 0f       	add	r24, r18
     d28:	93 1f       	adc	r25, r19
     d2a:	0e 94 44 04 	call	0x888	; 0x888 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
     d2e:	60 e0       	ldi	r22, 0x00	; 0
     d30:	72 e0       	ldi	r23, 0x02	; 2
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	0e 94 72 01 	call	0x2e4	; 0x2e4 <Post_Event>
     d3a:	0c c0       	rjmp	.+24     	; 0xd54 <lin_rx_task+0x60>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
     d3c:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <p_My_Command_Data>
     d40:	90 91 2a 01 	lds	r25, 0x012A	; 0x80012a <p_My_Command_Data+0x1>
     d44:	0e 94 44 04 	call	0x888	; 0x888 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
     d48:	60 e4       	ldi	r22, 0x40	; 64
     d4a:	70 e0       	ldi	r23, 0x00	; 0
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	0e 94 72 01 	call	0x2e4	; 0x2e4 <Post_Event>
    }
}
     d54:	df 91       	pop	r29
     d56:	cf 91       	pop	r28
     d58:	08 95       	ret

00000d5a <lin_tx_task>:
    Description
        Updates the outgoing data if necessary

****************************************************************************/
static void lin_tx_task(void)
{
     d5a:	cf 93       	push	r28
     d5c:	df 93       	push	r29
     d5e:	cd b7       	in	r28, 0x3d	; 61
     d60:	de b7       	in	r29, 0x3e	; 62
    // We don't need to do this, because we are always pulling from
    //  our real data stores.
    // (When we tx, we will just send whatever is in the data store.)

    // Do nothing.
}
     d62:	df 91       	pop	r29
     d64:	cf 91       	pop	r28
     d66:	08 95       	ret

00000d68 <lin_err_task>:
    Description
        Processes the LIN error

****************************************************************************/
static void lin_err_task(void)
{
     d68:	cf 93       	push	r28
     d6a:	df 93       	push	r29
     d6c:	cd b7       	in	r28, 0x3d	; 61
     d6e:	de b7       	in	r29, 0x3e	; 62
    // Increment error count
    My_LIN_Error_Count++;
     d70:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <My_LIN_Error_Count>
     d74:	8f 5f       	subi	r24, 0xFF	; 255
     d76:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <My_LIN_Error_Count>

    // TODO: Deal with other errors accoridng to LIN 2.x spec.
}
     d7a:	df 91       	pop	r29
     d7c:	cf 91       	pop	r28
     d7e:	08 95       	ret

00000d80 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
     d80:	1f 92       	push	r1
     d82:	0f 92       	push	r0
     d84:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     d88:	0f 92       	push	r0
     d8a:	11 24       	eor	r1, r1
     d8c:	2f 93       	push	r18
     d8e:	3f 93       	push	r19
     d90:	4f 93       	push	r20
     d92:	5f 93       	push	r21
     d94:	6f 93       	push	r22
     d96:	7f 93       	push	r23
     d98:	8f 93       	push	r24
     d9a:	9f 93       	push	r25
     d9c:	af 93       	push	r26
     d9e:	bf 93       	push	r27
     da0:	ef 93       	push	r30
     da2:	ff 93       	push	r31
     da4:	cf 93       	push	r28
     da6:	df 93       	push	r29
     da8:	cd b7       	in	r28, 0x3d	; 61
     daa:	de b7       	in	r29, 0x3e	; 62
    // Get interrupt cause
    switch (Lin_get_it())
     dac:	89 ec       	ldi	r24, 0xC9	; 201
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	fc 01       	movw	r30, r24
     db2:	80 81       	ld	r24, Z
     db4:	88 2f       	mov	r24, r24
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	8f 70       	andi	r24, 0x0F	; 15
     dba:	99 27       	eor	r25, r25
     dbc:	82 30       	cpi	r24, 0x02	; 2
     dbe:	91 05       	cpc	r25, r1
     dc0:	b1 f0       	breq	.+44     	; 0xdee <__vector_12+0x6e>
     dc2:	84 30       	cpi	r24, 0x04	; 4
     dc4:	91 05       	cpc	r25, r1
     dc6:	19 f0       	breq	.+6      	; 0xdce <__vector_12+0x4e>
     dc8:	01 97       	sbiw	r24, 0x01	; 1
     dca:	49 f0       	breq	.+18     	; 0xdde <__vector_12+0x5e>
            Lin_clear_txok_it();
            break;

        // The interrupt did not correspond to LIN
        default:
            break;
     dcc:	18 c0       	rjmp	.+48     	; 0xdfe <__vector_12+0x7e>
    // Get interrupt cause
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
     dce:	0e 94 1e 06 	call	0xc3c	; 0xc3c <lin_id_task>
            Lin_clear_idok_it();
     dd2:	89 ec       	ldi	r24, 0xC9	; 201
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	24 e0       	ldi	r18, 0x04	; 4
     dd8:	fc 01       	movw	r30, r24
     dda:	20 83       	st	Z, r18
            break;
     ddc:	10 c0       	rjmp	.+32     	; 0xdfe <__vector_12+0x7e>

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
     dde:	0e 94 7a 06 	call	0xcf4	; 0xcf4 <lin_rx_task>
            Lin_clear_rxok_it();
     de2:	89 ec       	ldi	r24, 0xC9	; 201
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	21 e0       	ldi	r18, 0x01	; 1
     de8:	fc 01       	movw	r30, r24
     dea:	20 83       	st	Z, r18
            break;
     dec:	08 c0       	rjmp	.+16     	; 0xdfe <__vector_12+0x7e>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
     dee:	0e 94 ad 06 	call	0xd5a	; 0xd5a <lin_tx_task>
            Lin_clear_txok_it();
     df2:	89 ec       	ldi	r24, 0xC9	; 201
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	22 e0       	ldi	r18, 0x02	; 2
     df8:	fc 01       	movw	r30, r24
     dfa:	20 83       	st	Z, r18
            break;
     dfc:	00 00       	nop

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
     dfe:	df 91       	pop	r29
     e00:	cf 91       	pop	r28
     e02:	ff 91       	pop	r31
     e04:	ef 91       	pop	r30
     e06:	bf 91       	pop	r27
     e08:	af 91       	pop	r26
     e0a:	9f 91       	pop	r25
     e0c:	8f 91       	pop	r24
     e0e:	7f 91       	pop	r23
     e10:	6f 91       	pop	r22
     e12:	5f 91       	pop	r21
     e14:	4f 91       	pop	r20
     e16:	3f 91       	pop	r19
     e18:	2f 91       	pop	r18
     e1a:	0f 90       	pop	r0
     e1c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     e20:	0f 90       	pop	r0
     e22:	1f 90       	pop	r1
     e24:	18 95       	reti

00000e26 <__vector_13>:

ISR(LIN_ERR_vect)
{
     e26:	1f 92       	push	r1
     e28:	0f 92       	push	r0
     e2a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     e2e:	0f 92       	push	r0
     e30:	11 24       	eor	r1, r1
     e32:	2f 93       	push	r18
     e34:	3f 93       	push	r19
     e36:	4f 93       	push	r20
     e38:	5f 93       	push	r21
     e3a:	6f 93       	push	r22
     e3c:	7f 93       	push	r23
     e3e:	8f 93       	push	r24
     e40:	9f 93       	push	r25
     e42:	af 93       	push	r26
     e44:	bf 93       	push	r27
     e46:	ef 93       	push	r30
     e48:	ff 93       	push	r31
     e4a:	cf 93       	push	r28
     e4c:	df 93       	push	r29
     e4e:	cd b7       	in	r28, 0x3d	; 61
     e50:	de b7       	in	r29, 0x3e	; 62
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
     e52:	8b ec       	ldi	r24, 0xCB	; 203
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	fc 01       	movw	r30, r24
     e58:	80 81       	ld	r24, Z
    lin_err_task();
     e5a:	0e 94 b4 06 	call	0xd68	; 0xd68 <lin_err_task>
    Lin_clear_err_it();
     e5e:	89 ec       	ldi	r24, 0xC9	; 201
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	28 e0       	ldi	r18, 0x08	; 8
     e64:	fc 01       	movw	r30, r24
     e66:	20 83       	st	Z, r18
     e68:	df 91       	pop	r29
     e6a:	cf 91       	pop	r28
     e6c:	ff 91       	pop	r31
     e6e:	ef 91       	pop	r30
     e70:	bf 91       	pop	r27
     e72:	af 91       	pop	r26
     e74:	9f 91       	pop	r25
     e76:	8f 91       	pop	r24
     e78:	7f 91       	pop	r23
     e7a:	6f 91       	pop	r22
     e7c:	5f 91       	pop	r21
     e7e:	4f 91       	pop	r20
     e80:	3f 91       	pop	r19
     e82:	2f 91       	pop	r18
     e84:	0f 90       	pop	r0
     e86:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
     e8a:	0f 90       	pop	r0
     e8c:	1f 90       	pop	r1
     e8e:	18 95       	reti

00000e90 <__iCliRetVal>:
    sei();
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
     e94:	cd b7       	in	r28, 0x3d	; 61
     e96:	de b7       	in	r29, 0x3e	; 62
    cli();
     e98:	f8 94       	cli
    return 1;
     e9a:	81 e0       	ldi	r24, 0x01	; 1
}
     e9c:	df 91       	pop	r29
     e9e:	cf 91       	pop	r28
     ea0:	08 95       	ret

00000ea2 <__iRestore>:
    __asm__ volatile ("" ::: "memory");
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
     ea2:	cf 93       	push	r28
     ea4:	df 93       	push	r29
     ea6:	00 d0       	rcall	.+0      	; 0xea8 <__iRestore+0x6>
     ea8:	cd b7       	in	r28, 0x3d	; 61
     eaa:	de b7       	in	r29, 0x3e	; 62
     eac:	9a 83       	std	Y+2, r25	; 0x02
     eae:	89 83       	std	Y+1, r24	; 0x01
    SREG = *__s;
     eb0:	8f e5       	ldi	r24, 0x5F	; 95
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	29 81       	ldd	r18, Y+1	; 0x01
     eb6:	3a 81       	ldd	r19, Y+2	; 0x02
     eb8:	f9 01       	movw	r30, r18
     eba:	20 81       	ld	r18, Z
     ebc:	fc 01       	movw	r30, r24
     ebe:	20 83       	st	Z, r18
    __asm__ volatile ("" ::: "memory");
}
     ec0:	0f 90       	pop	r0
     ec2:	0f 90       	pop	r0
     ec4:	df 91       	pop	r29
     ec6:	cf 91       	pop	r28
     ec8:	08 95       	ret

00000eca <Init_PWM_Module>:
    Description
        Initializes the PWM module

****************************************************************************/
void Init_PWM_Module(void)
{
     eca:	cf 93       	push	r28
     ecc:	df 93       	push	r29
     ece:	00 d0       	rcall	.+0      	; 0xed0 <Init_PWM_Module+0x6>
     ed0:	cd b7       	in	r28, 0x3d	; 61
     ed2:	de b7       	in	r29, 0x3e	; 62
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     ed4:	8f e5       	ldi	r24, 0x5F	; 95
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	fc 01       	movw	r30, r24
     eda:	80 81       	ld	r24, Z
     edc:	8a 83       	std	Y+2, r24	; 0x02
     ede:	0e 94 48 07 	call	0xe90	; 0xe90 <__iCliRetVal>
     ee2:	89 83       	std	Y+1, r24	; 0x01
     ee4:	3f c0       	rjmp	.+126    	; 0xf64 <Init_PWM_Module+0x9a>
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
     ee6:	82 e8       	ldi	r24, 0x82	; 130
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	fc 01       	movw	r30, r24
     eec:	10 82       	st	Z, r1

        // Disable Timer1 interrupts
        TIMSK1 = 0;
     eee:	8f e6       	ldi	r24, 0x6F	; 111
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	fc 01       	movw	r30, r24
     ef4:	10 82       	st	Z, r1

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
     ef6:	83 e8       	ldi	r24, 0x83	; 131
     ef8:	90 e0       	ldi	r25, 0x00	; 0
     efa:	24 e2       	ldi	r18, 0x24	; 36
     efc:	fc 01       	movw	r30, r24
     efe:	20 83       	st	Z, r18
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
     f00:	84 e2       	ldi	r24, 0x24	; 36
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	24 e2       	ldi	r18, 0x24	; 36
     f06:	30 e0       	ldi	r19, 0x00	; 0
     f08:	f9 01       	movw	r30, r18
     f0a:	20 81       	ld	r18, Z
     f0c:	28 61       	ori	r18, 0x18	; 24
     f0e:	fc 01       	movw	r30, r24
     f10:	20 83       	st	Z, r18

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
     f12:	86 e8       	ldi	r24, 0x86	; 134
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	2f e1       	ldi	r18, 0x1F	; 31
     f18:	33 e0       	ldi	r19, 0x03	; 3
     f1a:	fc 01       	movw	r30, r24
     f1c:	31 83       	std	Z+1, r19	; 0x01
     f1e:	20 83       	st	Z, r18

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
     f20:	88 e8       	ldi	r24, 0x88	; 136
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	2f ef       	ldi	r18, 0xFF	; 255
     f26:	3f ef       	ldi	r19, 0xFF	; 255
     f28:	fc 01       	movw	r30, r24
     f2a:	31 83       	std	Z+1, r19	; 0x01
     f2c:	20 83       	st	Z, r18
        OCR1B = OCR_DC_ZERO;
     f2e:	8a e8       	ldi	r24, 0x8A	; 138
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	2f ef       	ldi	r18, 0xFF	; 255
     f34:	3f ef       	ldi	r19, 0xFF	; 255
     f36:	fc 01       	movw	r30, r24
     f38:	31 83       	std	Z+1, r19	; 0x01
     f3a:	20 83       	st	Z, r18
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
     f3c:	80 e8       	ldi	r24, 0x80	; 128
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	22 ef       	ldi	r18, 0xF2	; 242
     f42:	fc 01       	movw	r30, r24
     f44:	20 83       	st	Z, r18
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
     f46:	81 e8       	ldi	r24, 0x81	; 129
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	28 e1       	ldi	r18, 0x18	; 24
     f4c:	fc 01       	movw	r30, r24
     f4e:	20 83       	st	Z, r18

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= (1<<CS10);
     f50:	81 e8       	ldi	r24, 0x81	; 129
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	21 e8       	ldi	r18, 0x81	; 129
     f56:	30 e0       	ldi	r19, 0x00	; 0
     f58:	f9 01       	movw	r30, r18
     f5a:	20 81       	ld	r18, Z
     f5c:	21 60       	ori	r18, 0x01	; 1
     f5e:	fc 01       	movw	r30, r24
     f60:	20 83       	st	Z, r18
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     f62:	19 82       	std	Y+1, r1	; 0x01
     f64:	89 81       	ldd	r24, Y+1	; 0x01
     f66:	88 23       	and	r24, r24
     f68:	09 f0       	breq	.+2      	; 0xf6c <Init_PWM_Module+0xa2>
     f6a:	bd cf       	rjmp	.-134    	; 0xee6 <Init_PWM_Module+0x1c>
     f6c:	ce 01       	movw	r24, r28
     f6e:	02 96       	adiw	r24, 0x02	; 2
     f70:	0e 94 51 07 	call	0xea2	; 0xea2 <__iRestore>
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= (1<<CS10);
    }
}
     f74:	0f 90       	pop	r0
     f76:	0f 90       	pop	r0
     f78:	df 91       	pop	r29
     f7a:	cf 91       	pop	r28
     f7c:	08 95       	ret

00000f7e <MS_SPI_Initialize>:
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
    {
        Post_Event(EVT_SPI_START);
    }
}
     f7e:	cf 93       	push	r28
     f80:	df 93       	push	r29
     f82:	00 d0       	rcall	.+0      	; 0xf84 <MS_SPI_Initialize+0x6>
     f84:	cd b7       	in	r28, 0x3d	; 61
     f86:	de b7       	in	r29, 0x3e	; 62
     f88:	9a 83       	std	Y+2, r25	; 0x02
     f8a:	89 83       	std	Y+1, r24	; 0x01
     f8c:	89 81       	ldd	r24, Y+1	; 0x01
     f8e:	9a 81       	ldd	r25, Y+2	; 0x02
     f90:	fc 01       	movw	r30, r24
     f92:	80 81       	ld	r24, Z
     f94:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <Master_Slave_Identifier>
     f98:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Master_Slave_Identifier>
     f9c:	88 23       	and	r24, r24
     f9e:	01 f5       	brne	.+64     	; 0xfe0 <MS_SPI_Initialize+0x62>
     fa0:	81 e2       	ldi	r24, 0x21	; 33
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	21 e2       	ldi	r18, 0x21	; 33
     fa6:	30 e0       	ldi	r19, 0x00	; 0
     fa8:	f9 01       	movw	r30, r18
     faa:	20 81       	ld	r18, Z
     fac:	20 67       	ori	r18, 0x70	; 112
     fae:	fc 01       	movw	r30, r24
     fb0:	20 83       	st	Z, r18
     fb2:	8c e4       	ldi	r24, 0x4C	; 76
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	20 ed       	ldi	r18, 0xD0	; 208
     fb8:	fc 01       	movw	r30, r24
     fba:	20 83       	st	Z, r18
     fbc:	82 e2       	ldi	r24, 0x22	; 34
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	22 e2       	ldi	r18, 0x22	; 34
     fc2:	30 e0       	ldi	r19, 0x00	; 0
     fc4:	f9 01       	movw	r30, r18
     fc6:	20 81       	ld	r18, Z
     fc8:	20 64       	ori	r18, 0x40	; 64
     fca:	fc 01       	movw	r30, r24
     fcc:	20 83       	st	Z, r18
     fce:	10 92 bb 01 	sts	0x01BB, r1	; 0x8001bb <Buffer_Index>
     fd2:	10 92 bd 01 	sts	0x01BD, r1	; 0x8001bd <TX_Index>
     fd6:	10 92 bc 01 	sts	0x01BC, r1	; 0x8001bc <RX_Index>
     fda:	0e 94 10 09 	call	0x1220	; 0x1220 <Reset_Command_Receive_Buffer>
     fde:	16 c0       	rjmp	.+44     	; 0x100c <MS_SPI_Initialize+0x8e>
     fe0:	81 e2       	ldi	r24, 0x21	; 33
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	21 e2       	ldi	r18, 0x21	; 33
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	f9 01       	movw	r30, r18
     fea:	20 81       	ld	r18, Z
     fec:	24 60       	ori	r18, 0x04	; 4
     fee:	fc 01       	movw	r30, r24
     ff0:	20 83       	st	Z, r18
     ff2:	8c e4       	ldi	r24, 0x4C	; 76
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	20 ec       	ldi	r18, 0xC0	; 192
     ff8:	fc 01       	movw	r30, r24
     ffa:	20 83       	st	Z, r18
     ffc:	10 92 bb 01 	sts	0x01BB, r1	; 0x8001bb <Buffer_Index>
    1000:	10 92 bd 01 	sts	0x01BD, r1	; 0x8001bd <TX_Index>
    1004:	10 92 bc 01 	sts	0x01BC, r1	; 0x8001bc <RX_Index>
    1008:	0e 94 10 09 	call	0x1220	; 0x1220 <Reset_Command_Receive_Buffer>
    100c:	0f 90       	pop	r0
    100e:	0f 90       	pop	r0
    1010:	df 91       	pop	r29
    1012:	cf 91       	pop	r28
    1014:	08 95       	ret

00001016 <SPI_Start_Command>:
    1016:	cf 93       	push	r28
    1018:	df 93       	push	r29
    101a:	cd b7       	in	r28, 0x3d	; 61
    101c:	de b7       	in	r29, 0x3e	; 62
    101e:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    1022:	28 2f       	mov	r18, r24
    1024:	30 e0       	ldi	r19, 0x00	; 0
    1026:	c9 01       	movw	r24, r18
    1028:	88 0f       	add	r24, r24
    102a:	99 1f       	adc	r25, r25
    102c:	82 0f       	add	r24, r18
    102e:	93 1f       	adc	r25, r19
    1030:	88 0f       	add	r24, r24
    1032:	99 1f       	adc	r25, r25
    1034:	81 5d       	subi	r24, 0xD1	; 209
    1036:	9e 4f       	sbci	r25, 0xFE	; 254
    1038:	fc 01       	movw	r30, r24
    103a:	80 81       	ld	r24, Z
    103c:	80 93 be 01 	sts	0x01BE, r24	; 0x8001be <Expected_TX_Length>
    1040:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    1044:	28 2f       	mov	r18, r24
    1046:	30 e0       	ldi	r19, 0x00	; 0
    1048:	c9 01       	movw	r24, r18
    104a:	88 0f       	add	r24, r24
    104c:	99 1f       	adc	r25, r25
    104e:	82 0f       	add	r24, r18
    1050:	93 1f       	adc	r25, r19
    1052:	88 0f       	add	r24, r24
    1054:	99 1f       	adc	r25, r25
    1056:	80 5d       	subi	r24, 0xD0	; 208
    1058:	9e 4f       	sbci	r25, 0xFE	; 254
    105a:	fc 01       	movw	r30, r24
    105c:	80 81       	ld	r24, Z
    105e:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <Expected_RX_Length>
    1062:	10 92 bc 01 	sts	0x01BC, r1	; 0x8001bc <RX_Index>
    1066:	10 92 bd 01 	sts	0x01BD, r1	; 0x8001bd <TX_Index>
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	80 93 c0 01 	sts	0x01C0, r24	; 0x8001c0 <In_Tx>
    1070:	82 e2       	ldi	r24, 0x22	; 34
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	22 e2       	ldi	r18, 0x22	; 34
    1076:	30 e0       	ldi	r19, 0x00	; 0
    1078:	f9 01       	movw	r30, r18
    107a:	20 81       	ld	r18, Z
    107c:	2f 7b       	andi	r18, 0xBF	; 191
    107e:	fc 01       	movw	r30, r24
    1080:	20 83       	st	Z, r18
    1082:	df 91       	pop	r29
    1084:	cf 91       	pop	r28
    1086:	08 95       	ret

00001088 <SPI_End_Command>:
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62
    1090:	82 e2       	ldi	r24, 0x22	; 34
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	22 e2       	ldi	r18, 0x22	; 34
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	f9 01       	movw	r30, r18
    109a:	20 81       	ld	r18, Z
    109c:	20 64       	ori	r18, 0x40	; 64
    109e:	fc 01       	movw	r30, r24
    10a0:	20 83       	st	Z, r18
    10a2:	df 91       	pop	r29
    10a4:	cf 91       	pop	r28
    10a6:	08 95       	ret

000010a8 <SPI_Transmit>:
    10a8:	cf 93       	push	r28
    10aa:	df 93       	push	r29
    10ac:	cd b7       	in	r28, 0x3d	; 61
    10ae:	de b7       	in	r29, 0x3e	; 62
    10b0:	4e e4       	ldi	r20, 0x4E	; 78
    10b2:	50 e0       	ldi	r21, 0x00	; 0
    10b4:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <TX_Index>
    10c0:	88 2f       	mov	r24, r24
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	bc 01       	movw	r22, r24
    10c6:	6e 5f       	subi	r22, 0xFE	; 254
    10c8:	7f 4f       	sbci	r23, 0xFF	; 255
    10ca:	c9 01       	movw	r24, r18
    10cc:	88 0f       	add	r24, r24
    10ce:	99 1f       	adc	r25, r25
    10d0:	82 0f       	add	r24, r18
    10d2:	93 1f       	adc	r25, r19
    10d4:	88 0f       	add	r24, r24
    10d6:	99 1f       	adc	r25, r25
    10d8:	86 0f       	add	r24, r22
    10da:	97 1f       	adc	r25, r23
    10dc:	81 5d       	subi	r24, 0xD1	; 209
    10de:	9e 4f       	sbci	r25, 0xFE	; 254
    10e0:	fc 01       	movw	r30, r24
    10e2:	80 81       	ld	r24, Z
    10e4:	fa 01       	movw	r30, r20
    10e6:	80 83       	st	Z, r24
    10e8:	80 91 c0 01 	lds	r24, 0x01C0	; 0x8001c0 <In_Tx>
    10ec:	88 23       	and	r24, r24
    10ee:	31 f0       	breq	.+12     	; 0x10fc <SPI_Transmit+0x54>
    10f0:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <TX_Index>
    10f4:	8f 5f       	subi	r24, 0xFF	; 255
    10f6:	80 93 bd 01 	sts	0x01BD, r24	; 0x8001bd <TX_Index>
    10fa:	05 c0       	rjmp	.+10     	; 0x1106 <SPI_Transmit+0x5e>
    10fc:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <TX_Index>
    1100:	8f 5f       	subi	r24, 0xFF	; 255
    1102:	80 93 bd 01 	sts	0x01BD, r24	; 0x8001bd <TX_Index>
    1106:	df 91       	pop	r29
    1108:	cf 91       	pop	r28
    110a:	08 95       	ret

0000110c <__vector_14>:
        Handles SPI transmission completed interrupts

****************************************************************************/

ISR(SPI_STC_vect)
{
    110c:	1f 92       	push	r1
    110e:	0f 92       	push	r0
    1110:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
    1114:	0f 92       	push	r0
    1116:	11 24       	eor	r1, r1
    1118:	2f 93       	push	r18
    111a:	3f 93       	push	r19
    111c:	4f 93       	push	r20
    111e:	5f 93       	push	r21
    1120:	6f 93       	push	r22
    1122:	7f 93       	push	r23
    1124:	8f 93       	push	r24
    1126:	9f 93       	push	r25
    1128:	af 93       	push	r26
    112a:	bf 93       	push	r27
    112c:	ef 93       	push	r30
    112e:	ff 93       	push	r31
    1130:	cf 93       	push	r28
    1132:	df 93       	push	r29
    1134:	1f 92       	push	r1
    1136:	cd b7       	in	r28, 0x3d	; 61
    1138:	de b7       	in	r29, 0x3e	; 62
    if (Master_Slave_Identifier == SPI_MASTER)
    113a:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <Master_Slave_Identifier>
    113e:	88 23       	and	r24, r24
    1140:	09 f0       	breq	.+2      	; 0x1144 <__vector_14+0x38>
    1142:	59 c0       	rjmp	.+178    	; 0x11f6 <__vector_14+0xea>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
    1144:	8d e4       	ldi	r24, 0x4D	; 77
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	fc 01       	movw	r30, r24
    114a:	80 81       	ld	r24, Z
    114c:	89 83       	std	Y+1, r24	; 0x01
		
		// Once a transmit has been completed
		if (In_Tx)
    114e:	80 91 c0 01 	lds	r24, 0x01C0	; 0x8001c0 <In_Tx>
    1152:	88 23       	and	r24, r24
    1154:	79 f0       	breq	.+30     	; 0x1174 <__vector_14+0x68>
		{
            // If more bytes left to transmit post transmission event
			if (TX_Index <= Expected_TX_Length)
    1156:	90 91 bd 01 	lds	r25, 0x01BD	; 0x8001bd <TX_Index>
    115a:	80 91 be 01 	lds	r24, 0x01BE	; 0x8001be <Expected_TX_Length>
    115e:	89 17       	cp	r24, r25
    1160:	38 f0       	brcs	.+14     	; 0x1170 <__vector_14+0x64>
			{
				Post_Event(EVT_SPI_SEND_BYTE);
    1162:	68 e0       	ldi	r22, 0x08	; 8
    1164:	70 e0       	ldi	r23, 0x00	; 0
    1166:	80 e0       	ldi	r24, 0x00	; 0
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	0e 94 72 01 	call	0x2e4	; 0x2e4 <Post_Event>
    116e:	02 c0       	rjmp	.+4      	; 0x1174 <__vector_14+0x68>
			}
			else
			{
				In_Tx = false;
    1170:	10 92 c0 01 	sts	0x01C0, r1	; 0x8001c0 <In_Tx>
			}
		}
		
		if (!In_Tx)
    1174:	90 91 c0 01 	lds	r25, 0x01C0	; 0x8001c0 <In_Tx>
    1178:	81 e0       	ldi	r24, 0x01	; 1
    117a:	89 27       	eor	r24, r25
    117c:	88 23       	and	r24, r24
    117e:	d9 f1       	breq	.+118    	; 0x11f6 <__vector_14+0xea>
		{
			*(Receive_List[Buffer_Index][RX_Index]) = SPDR;
    1180:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	80 91 bc 01 	lds	r24, 0x01BC	; 0x8001bc <RX_Index>
    118c:	88 2f       	mov	r24, r24
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	22 0f       	add	r18, r18
    1192:	33 1f       	adc	r19, r19
    1194:	22 0f       	add	r18, r18
    1196:	33 1f       	adc	r19, r19
    1198:	82 0f       	add	r24, r18
    119a:	93 1f       	adc	r25, r19
    119c:	88 0f       	add	r24, r24
    119e:	99 1f       	adc	r25, r25
    11a0:	85 59       	subi	r24, 0x95	; 149
    11a2:	9e 4f       	sbci	r25, 0xFE	; 254
    11a4:	fc 01       	movw	r30, r24
    11a6:	80 81       	ld	r24, Z
    11a8:	91 81       	ldd	r25, Z+1	; 0x01
    11aa:	2e e4       	ldi	r18, 0x4E	; 78
    11ac:	30 e0       	ldi	r19, 0x00	; 0
    11ae:	f9 01       	movw	r30, r18
    11b0:	20 81       	ld	r18, Z
    11b2:	fc 01       	movw	r30, r24
    11b4:	20 83       	st	Z, r18
			RX_Index++;
    11b6:	80 91 bc 01 	lds	r24, 0x01BC	; 0x8001bc <RX_Index>
    11ba:	8f 5f       	subi	r24, 0xFF	; 255
    11bc:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <RX_Index>
			
			if (RX_Index < Expected_RX_Length)
    11c0:	90 91 bc 01 	lds	r25, 0x01BC	; 0x8001bc <RX_Index>
    11c4:	80 91 bf 01 	lds	r24, 0x01BF	; 0x8001bf <Expected_RX_Length>
    11c8:	98 17       	cp	r25, r24
    11ca:	38 f4       	brcc	.+14     	; 0x11da <__vector_14+0xce>
			{
				Post_Event(EVT_SPI_RECV_BYTE);
    11cc:	60 e1       	ldi	r22, 0x10	; 16
    11ce:	70 e0       	ldi	r23, 0x00	; 0
    11d0:	80 e0       	ldi	r24, 0x00	; 0
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	0e 94 72 01 	call	0x2e4	; 0x2e4 <Post_Event>
    11d8:	0e c0       	rjmp	.+28     	; 0x11f6 <__vector_14+0xea>
			}
			else if (RX_Index == Expected_RX_Length)
    11da:	90 91 bc 01 	lds	r25, 0x01BC	; 0x8001bc <RX_Index>
    11de:	80 91 bf 01 	lds	r24, 0x01BF	; 0x8001bf <Expected_RX_Length>
    11e2:	98 17       	cp	r25, r24
    11e4:	41 f4       	brne	.+16     	; 0x11f6 <__vector_14+0xea>
			{
                Update_Buffer_Index();
    11e6:	0e 94 69 09 	call	0x12d2	; 0x12d2 <Update_Buffer_Index>
				Post_Event(EVT_SPI_END);
    11ea:	60 e2       	ldi	r22, 0x20	; 32
    11ec:	70 e0       	ldi	r23, 0x00	; 0
    11ee:	80 e0       	ldi	r24, 0x00	; 0
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	0e 94 72 01 	call	0x2e4	; 0x2e4 <Post_Event>
    }
	else
	{
		// Not configured to be slave
	}
}
    11f6:	0f 90       	pop	r0
    11f8:	df 91       	pop	r29
    11fa:	cf 91       	pop	r28
    11fc:	ff 91       	pop	r31
    11fe:	ef 91       	pop	r30
    1200:	bf 91       	pop	r27
    1202:	af 91       	pop	r26
    1204:	9f 91       	pop	r25
    1206:	8f 91       	pop	r24
    1208:	7f 91       	pop	r23
    120a:	6f 91       	pop	r22
    120c:	5f 91       	pop	r21
    120e:	4f 91       	pop	r20
    1210:	3f 91       	pop	r19
    1212:	2f 91       	pop	r18
    1214:	0f 90       	pop	r0
    1216:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
    121a:	0f 90       	pop	r0
    121c:	1f 90       	pop	r1
    121e:	18 95       	reti

00001220 <Reset_Command_Receive_Buffer>:
        Resets receive list pointers to NULL

****************************************************************************/

static void Reset_Command_Receive_Buffer(void)
{
    1220:	cf 93       	push	r28
    1222:	df 93       	push	r29
    1224:	00 d0       	rcall	.+0      	; 0x1226 <Reset_Command_Receive_Buffer+0x6>
    1226:	00 d0       	rcall	.+0      	; 0x1228 <Reset_Command_Receive_Buffer+0x8>
    1228:	00 d0       	rcall	.+0      	; 0x122a <Reset_Command_Receive_Buffer+0xa>
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
    122e:	1a 82       	std	Y+2, r1	; 0x02
    1230:	19 82       	std	Y+1, r1	; 0x01
    1232:	41 c0       	rjmp	.+130    	; 0x12b6 <Reset_Command_Receive_Buffer+0x96>
    {
        // Set all bytes of Command_Buffer to 0xff = UNASSIGNED
        for (int col = 0; col < MAX_COMMAND_TX_SIZE; col++)
    1234:	1c 82       	std	Y+4, r1	; 0x04
    1236:	1b 82       	std	Y+3, r1	; 0x03
    1238:	17 c0       	rjmp	.+46     	; 0x1268 <Reset_Command_Receive_Buffer+0x48>
        {
            Command_Buffer[row][col] = 0xFF;    // Set as unassigned
    123a:	29 81       	ldd	r18, Y+1	; 0x01
    123c:	3a 81       	ldd	r19, Y+2	; 0x02
    123e:	c9 01       	movw	r24, r18
    1240:	88 0f       	add	r24, r24
    1242:	99 1f       	adc	r25, r25
    1244:	82 0f       	add	r24, r18
    1246:	93 1f       	adc	r25, r19
    1248:	88 0f       	add	r24, r24
    124a:	99 1f       	adc	r25, r25
    124c:	2b 81       	ldd	r18, Y+3	; 0x03
    124e:	3c 81       	ldd	r19, Y+4	; 0x04
    1250:	82 0f       	add	r24, r18
    1252:	93 1f       	adc	r25, r19
    1254:	81 5d       	subi	r24, 0xD1	; 209
    1256:	9e 4f       	sbci	r25, 0xFE	; 254
    1258:	2f ef       	ldi	r18, 0xFF	; 255
    125a:	fc 01       	movw	r30, r24
    125c:	20 83       	st	Z, r18
static void Reset_Command_Receive_Buffer(void)
{
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
    {
        // Set all bytes of Command_Buffer to 0xff = UNASSIGNED
        for (int col = 0; col < MAX_COMMAND_TX_SIZE; col++)
    125e:	8b 81       	ldd	r24, Y+3	; 0x03
    1260:	9c 81       	ldd	r25, Y+4	; 0x04
    1262:	01 96       	adiw	r24, 0x01	; 1
    1264:	9c 83       	std	Y+4, r25	; 0x04
    1266:	8b 83       	std	Y+3, r24	; 0x03
    1268:	8b 81       	ldd	r24, Y+3	; 0x03
    126a:	9c 81       	ldd	r25, Y+4	; 0x04
    126c:	06 97       	sbiw	r24, 0x06	; 6
    126e:	2c f3       	brlt	.-54     	; 0x123a <Reset_Command_Receive_Buffer+0x1a>
        {
            Command_Buffer[row][col] = 0xFF;    // Set as unassigned
        }
        // Set all pointers of Receive List to NULL 
        for (int col = 0; col < MAX_COMMAND_RX_SIZE; col++)
    1270:	1e 82       	std	Y+6, r1	; 0x06
    1272:	1d 82       	std	Y+5, r1	; 0x05
    1274:	17 c0       	rjmp	.+46     	; 0x12a4 <Reset_Command_Receive_Buffer+0x84>
        {
            Receive_List[row][col] = NULL;     // Set as unassigned
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	9a 81       	ldd	r25, Y+2	; 0x02
    127a:	9c 01       	movw	r18, r24
    127c:	22 0f       	add	r18, r18
    127e:	33 1f       	adc	r19, r19
    1280:	22 0f       	add	r18, r18
    1282:	33 1f       	adc	r19, r19
    1284:	8d 81       	ldd	r24, Y+5	; 0x05
    1286:	9e 81       	ldd	r25, Y+6	; 0x06
    1288:	82 0f       	add	r24, r18
    128a:	93 1f       	adc	r25, r19
    128c:	88 0f       	add	r24, r24
    128e:	99 1f       	adc	r25, r25
    1290:	85 59       	subi	r24, 0x95	; 149
    1292:	9e 4f       	sbci	r25, 0xFE	; 254
    1294:	fc 01       	movw	r30, r24
    1296:	11 82       	std	Z+1, r1	; 0x01
    1298:	10 82       	st	Z, r1
        for (int col = 0; col < MAX_COMMAND_TX_SIZE; col++)
        {
            Command_Buffer[row][col] = 0xFF;    // Set as unassigned
        }
        // Set all pointers of Receive List to NULL 
        for (int col = 0; col < MAX_COMMAND_RX_SIZE; col++)
    129a:	8d 81       	ldd	r24, Y+5	; 0x05
    129c:	9e 81       	ldd	r25, Y+6	; 0x06
    129e:	01 96       	adiw	r24, 0x01	; 1
    12a0:	9e 83       	std	Y+6, r25	; 0x06
    12a2:	8d 83       	std	Y+5, r24	; 0x05
    12a4:	8d 81       	ldd	r24, Y+5	; 0x05
    12a6:	9e 81       	ldd	r25, Y+6	; 0x06
    12a8:	04 97       	sbiw	r24, 0x04	; 4
    12aa:	2c f3       	brlt	.-54     	; 0x1276 <Reset_Command_Receive_Buffer+0x56>

****************************************************************************/

static void Reset_Command_Receive_Buffer(void)
{
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
    12ac:	89 81       	ldd	r24, Y+1	; 0x01
    12ae:	9a 81       	ldd	r25, Y+2	; 0x02
    12b0:	01 96       	adiw	r24, 0x01	; 1
    12b2:	9a 83       	std	Y+2, r25	; 0x02
    12b4:	89 83       	std	Y+1, r24	; 0x01
    12b6:	89 81       	ldd	r24, Y+1	; 0x01
    12b8:	9a 81       	ldd	r25, Y+2	; 0x02
    12ba:	0a 97       	sbiw	r24, 0x0a	; 10
    12bc:	0c f4       	brge	.+2      	; 0x12c0 <Reset_Command_Receive_Buffer+0xa0>
    12be:	ba cf       	rjmp	.-140    	; 0x1234 <Reset_Command_Receive_Buffer+0x14>
        for (int col = 0; col < MAX_COMMAND_RX_SIZE; col++)
        {
            Receive_List[row][col] = NULL;     // Set as unassigned
        }
    }
}
    12c0:	26 96       	adiw	r28, 0x06	; 6
    12c2:	0f b6       	in	r0, 0x3f	; 63
    12c4:	f8 94       	cli
    12c6:	de bf       	out	0x3e, r29	; 62
    12c8:	0f be       	out	0x3f, r0	; 63
    12ca:	cd bf       	out	0x3d, r28	; 61
    12cc:	df 91       	pop	r29
    12ce:	cf 91       	pop	r28
    12d0:	08 95       	ret

000012d2 <Update_Buffer_Index>:
        buffer index as required

****************************************************************************/

static void Update_Buffer_Index(void)
{
    12d2:	cf 93       	push	r28
    12d4:	df 93       	push	r29
    12d6:	00 d0       	rcall	.+0      	; 0x12d8 <Update_Buffer_Index+0x6>
    12d8:	00 d0       	rcall	.+0      	; 0x12da <Update_Buffer_Index+0x8>
    12da:	cd b7       	in	r28, 0x3d	; 61
    12dc:	de b7       	in	r29, 0x3e	; 62
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    12de:	1a 82       	std	Y+2, r1	; 0x02
    12e0:	19 82       	std	Y+1, r1	; 0x01
    12e2:	19 c0       	rjmp	.+50     	; 0x1316 <Update_Buffer_Index+0x44>
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
    12e4:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    12e8:	28 2f       	mov	r18, r24
    12ea:	30 e0       	ldi	r19, 0x00	; 0
    12ec:	c9 01       	movw	r24, r18
    12ee:	88 0f       	add	r24, r24
    12f0:	99 1f       	adc	r25, r25
    12f2:	82 0f       	add	r24, r18
    12f4:	93 1f       	adc	r25, r19
    12f6:	88 0f       	add	r24, r24
    12f8:	99 1f       	adc	r25, r25
    12fa:	29 81       	ldd	r18, Y+1	; 0x01
    12fc:	3a 81       	ldd	r19, Y+2	; 0x02
    12fe:	82 0f       	add	r24, r18
    1300:	93 1f       	adc	r25, r19
    1302:	81 5d       	subi	r24, 0xD1	; 209
    1304:	9e 4f       	sbci	r25, 0xFE	; 254
    1306:	2f ef       	ldi	r18, 0xFF	; 255
    1308:	fc 01       	movw	r30, r24
    130a:	20 83       	st	Z, r18
****************************************************************************/

static void Update_Buffer_Index(void)
{
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    130c:	89 81       	ldd	r24, Y+1	; 0x01
    130e:	9a 81       	ldd	r25, Y+2	; 0x02
    1310:	01 96       	adiw	r24, 0x01	; 1
    1312:	9a 83       	std	Y+2, r25	; 0x02
    1314:	89 83       	std	Y+1, r24	; 0x01
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	9a 81       	ldd	r25, Y+2	; 0x02
    131a:	06 97       	sbiw	r24, 0x06	; 6
    131c:	1c f3       	brlt	.-58     	; 0x12e4 <Update_Buffer_Index+0x12>
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    131e:	1c 82       	std	Y+4, r1	; 0x04
    1320:	1b 82       	std	Y+3, r1	; 0x03
    1322:	19 c0       	rjmp	.+50     	; 0x1356 <Update_Buffer_Index+0x84>
    {
        Receive_List[Buffer_Index][i] = NULL;
    1324:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    1328:	88 2f       	mov	r24, r24
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	9c 01       	movw	r18, r24
    132e:	22 0f       	add	r18, r18
    1330:	33 1f       	adc	r19, r19
    1332:	22 0f       	add	r18, r18
    1334:	33 1f       	adc	r19, r19
    1336:	8b 81       	ldd	r24, Y+3	; 0x03
    1338:	9c 81       	ldd	r25, Y+4	; 0x04
    133a:	82 0f       	add	r24, r18
    133c:	93 1f       	adc	r25, r19
    133e:	88 0f       	add	r24, r24
    1340:	99 1f       	adc	r25, r25
    1342:	85 59       	subi	r24, 0x95	; 149
    1344:	9e 4f       	sbci	r25, 0xFE	; 254
    1346:	fc 01       	movw	r30, r24
    1348:	11 82       	std	Z+1, r1	; 0x01
    134a:	10 82       	st	Z, r1
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    134c:	8b 81       	ldd	r24, Y+3	; 0x03
    134e:	9c 81       	ldd	r25, Y+4	; 0x04
    1350:	01 96       	adiw	r24, 0x01	; 1
    1352:	9c 83       	std	Y+4, r25	; 0x04
    1354:	8b 83       	std	Y+3, r24	; 0x03
    1356:	8b 81       	ldd	r24, Y+3	; 0x03
    1358:	9c 81       	ldd	r25, Y+4	; 0x04
    135a:	04 97       	sbiw	r24, 0x04	; 4
    135c:	1c f3       	brlt	.-58     	; 0x1324 <Update_Buffer_Index+0x52>
    {
        Receive_List[Buffer_Index][i] = NULL;
    }
    // If at end of buffer
    if (Buffer_Index == COMMAND_BUFFER_SIZE - 1)
    135e:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    1362:	89 30       	cpi	r24, 0x09	; 9
    1364:	19 f4       	brne	.+6      	; 0x136c <Update_Buffer_Index+0x9a>
    {
        Buffer_Index = 0;
    1366:	10 92 bb 01 	sts	0x01BB, r1	; 0x8001bb <Buffer_Index>
    136a:	05 c0       	rjmp	.+10     	; 0x1376 <Update_Buffer_Index+0xa4>
    }
    else
    {
        Buffer_Index++;
    136c:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    1370:	8f 5f       	subi	r24, 0xFF	; 255
    1372:	80 93 bb 01 	sts	0x01BB, r24	; 0x8001bb <Buffer_Index>
    }
    // If buffer has pending transmits
    if (Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF)
    1376:	80 91 bb 01 	lds	r24, 0x01BB	; 0x8001bb <Buffer_Index>
    137a:	28 2f       	mov	r18, r24
    137c:	30 e0       	ldi	r19, 0x00	; 0
    137e:	c9 01       	movw	r24, r18
    1380:	88 0f       	add	r24, r24
    1382:	99 1f       	adc	r25, r25
    1384:	82 0f       	add	r24, r18
    1386:	93 1f       	adc	r25, r19
    1388:	88 0f       	add	r24, r24
    138a:	99 1f       	adc	r25, r25
    138c:	81 5d       	subi	r24, 0xD1	; 209
    138e:	9e 4f       	sbci	r25, 0xFE	; 254
    1390:	fc 01       	movw	r30, r24
    1392:	80 81       	ld	r24, Z
    1394:	8f 3f       	cpi	r24, 0xFF	; 255
    1396:	31 f0       	breq	.+12     	; 0x13a4 <Update_Buffer_Index+0xd2>
    {
        Post_Event(EVT_SPI_START);
    1398:	64 e0       	ldi	r22, 0x04	; 4
    139a:	70 e0       	ldi	r23, 0x00	; 0
    139c:	80 e0       	ldi	r24, 0x00	; 0
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	0e 94 72 01 	call	0x2e4	; 0x2e4 <Post_Event>
    }
    13a4:	0f 90       	pop	r0
    13a6:	0f 90       	pop	r0
    13a8:	0f 90       	pop	r0
    13aa:	0f 90       	pop	r0
    13ac:	df 91       	pop	r29
    13ae:	cf 91       	pop	r28
    13b0:	08 95       	ret

000013b2 <Init_SPI_Service>:
    Description
        Initializes the SPI Service

****************************************************************************/
void Init_SPI_Service(void)
{
    13b2:	cf 93       	push	r28
    13b4:	df 93       	push	r29
    13b6:	cd b7       	in	r28, 0x3d	; 61
    13b8:	de b7       	in	r29, 0x3e	; 62
	// Start State Machine from normal state
	Current_State = NORMAL_STATE;
    13ba:	10 92 c1 01 	sts	0x01C1, r1	; 0x8001c1 <Current_State>
}
    13be:	df 91       	pop	r29
    13c0:	cf 91       	pop	r28
    13c2:	08 95       	ret

000013c4 <Run_SPI_Service>:
    Description
        Processes events for SPI Message transmit/receive

****************************************************************************/
void Run_SPI_Service(uint32_t event_mask)
{
    13c4:	cf 93       	push	r28
    13c6:	df 93       	push	r29
    13c8:	00 d0       	rcall	.+0      	; 0x13ca <Run_SPI_Service+0x6>
    13ca:	00 d0       	rcall	.+0      	; 0x13cc <Run_SPI_Service+0x8>
    13cc:	cd b7       	in	r28, 0x3d	; 61
    13ce:	de b7       	in	r29, 0x3e	; 62
    13d0:	69 83       	std	Y+1, r22	; 0x01
    13d2:	7a 83       	std	Y+2, r23	; 0x02
    13d4:	8b 83       	std	Y+3, r24	; 0x03
    13d6:	9c 83       	std	Y+4, r25	; 0x04
	switch(Current_State)
    13d8:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <Current_State>
    13dc:	88 2f       	mov	r24, r24
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	81 30       	cpi	r24, 0x01	; 1
    13e2:	91 05       	cpc	r25, r1
    13e4:	d1 f0       	breq	.+52     	; 0x141a <Run_SPI_Service+0x56>
    13e6:	82 30       	cpi	r24, 0x02	; 2
    13e8:	91 05       	cpc	r25, r1
    13ea:	e9 f1       	breq	.+122    	; 0x1466 <Run_SPI_Service+0xa2>
    13ec:	89 2b       	or	r24, r25
    13ee:	09 f0       	breq	.+2      	; 0x13f2 <Run_SPI_Service+0x2e>
            }
			break;
			
		default:
			// Do Nothing.
			break;
    13f0:	52 c0       	rjmp	.+164    	; 0x1496 <Run_SPI_Service+0xd2>
void Run_SPI_Service(uint32_t event_mask)
{
	switch(Current_State)
    {	
		case NORMAL_STATE:
			if (EVT_SPI_START == event_mask)
    13f2:	89 81       	ldd	r24, Y+1	; 0x01
    13f4:	9a 81       	ldd	r25, Y+2	; 0x02
    13f6:	ab 81       	ldd	r26, Y+3	; 0x03
    13f8:	bc 81       	ldd	r27, Y+4	; 0x04
    13fa:	04 97       	sbiw	r24, 0x04	; 4
    13fc:	a1 05       	cpc	r26, r1
    13fe:	b1 05       	cpc	r27, r1
    1400:	59 f4       	brne	.+22     	; 0x1418 <Run_SPI_Service+0x54>
			{			
                // Initialize SPI for particular command
                SPI_Start_Command();
    1402:	0e 94 0b 08 	call	0x1016	; 0x1016 <SPI_Start_Command>
				// Switch to sending state
				Current_State = SENDING_STATE;
    1406:	81 e0       	ldi	r24, 0x01	; 1
    1408:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <Current_State>
				// Post event to initiate transition
				Post_Event(EVT_SPI_SEND_BYTE);
    140c:	68 e0       	ldi	r22, 0x08	; 8
    140e:	70 e0       	ldi	r23, 0x00	; 0
    1410:	80 e0       	ldi	r24, 0x00	; 0
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	0e 94 72 01 	call	0x2e4	; 0x2e4 <Post_Event>
			}
            else
            {
                // Do Nothing
            }	
			break;
    1418:	3e c0       	rjmp	.+124    	; 0x1496 <Run_SPI_Service+0xd2>
		
		case SENDING_STATE:
			if (EVT_SPI_SEND_BYTE == event_mask)
    141a:	89 81       	ldd	r24, Y+1	; 0x01
    141c:	9a 81       	ldd	r25, Y+2	; 0x02
    141e:	ab 81       	ldd	r26, Y+3	; 0x03
    1420:	bc 81       	ldd	r27, Y+4	; 0x04
    1422:	08 97       	sbiw	r24, 0x08	; 8
    1424:	a1 05       	cpc	r26, r1
    1426:	b1 05       	cpc	r27, r1
    1428:	19 f4       	brne	.+6      	; 0x1430 <Run_SPI_Service+0x6c>
			{
    			SPI_Transmit();
    142a:	0e 94 54 08 	call	0x10a8	; 0x10a8 <SPI_Transmit>
    142e:	1a c0       	rjmp	.+52     	; 0x1464 <Run_SPI_Service+0xa0>
			}
			else if (EVT_SPI_RECV_BYTE == event_mask)
    1430:	89 81       	ldd	r24, Y+1	; 0x01
    1432:	9a 81       	ldd	r25, Y+2	; 0x02
    1434:	ab 81       	ldd	r26, Y+3	; 0x03
    1436:	bc 81       	ldd	r27, Y+4	; 0x04
    1438:	40 97       	sbiw	r24, 0x10	; 16
    143a:	a1 05       	cpc	r26, r1
    143c:	b1 05       	cpc	r27, r1
    143e:	31 f4       	brne	.+12     	; 0x144c <Run_SPI_Service+0x88>
			{
                SPI_Transmit();
    1440:	0e 94 54 08 	call	0x10a8	; 0x10a8 <SPI_Transmit>
				Current_State = RECEIVING_STATE;				
    1444:	82 e0       	ldi	r24, 0x02	; 2
    1446:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <Current_State>
    144a:	0c c0       	rjmp	.+24     	; 0x1464 <Run_SPI_Service+0xa0>
			}
			else if (EVT_SPI_END == event_mask)
    144c:	89 81       	ldd	r24, Y+1	; 0x01
    144e:	9a 81       	ldd	r25, Y+2	; 0x02
    1450:	ab 81       	ldd	r26, Y+3	; 0x03
    1452:	bc 81       	ldd	r27, Y+4	; 0x04
    1454:	80 97       	sbiw	r24, 0x20	; 32
    1456:	a1 05       	cpc	r26, r1
    1458:	b1 05       	cpc	r27, r1
    145a:	21 f4       	brne	.+8      	; 0x1464 <Run_SPI_Service+0xa0>
			{
                SPI_End_Command();
    145c:	0e 94 44 08 	call	0x1088	; 0x1088 <SPI_End_Command>
				Current_State = NORMAL_STATE;
    1460:	10 92 c1 01 	sts	0x01C1, r1	; 0x8001c1 <Current_State>
			}
            else
            {
                // Do Nothing
            }
			break;
    1464:	18 c0       	rjmp	.+48     	; 0x1496 <Run_SPI_Service+0xd2>
		
		case RECEIVING_STATE:
            if (EVT_SPI_RECV_BYTE == event_mask)
    1466:	89 81       	ldd	r24, Y+1	; 0x01
    1468:	9a 81       	ldd	r25, Y+2	; 0x02
    146a:	ab 81       	ldd	r26, Y+3	; 0x03
    146c:	bc 81       	ldd	r27, Y+4	; 0x04
    146e:	40 97       	sbiw	r24, 0x10	; 16
    1470:	a1 05       	cpc	r26, r1
    1472:	b1 05       	cpc	r27, r1
    1474:	11 f4       	brne	.+4      	; 0x147a <Run_SPI_Service+0xb6>
            {
                SPI_Transmit();
    1476:	0e 94 54 08 	call	0x10a8	; 0x10a8 <SPI_Transmit>
            }
            if (EVT_SPI_END == event_mask)
    147a:	89 81       	ldd	r24, Y+1	; 0x01
    147c:	9a 81       	ldd	r25, Y+2	; 0x02
    147e:	ab 81       	ldd	r26, Y+3	; 0x03
    1480:	bc 81       	ldd	r27, Y+4	; 0x04
    1482:	80 97       	sbiw	r24, 0x20	; 32
    1484:	a1 05       	cpc	r26, r1
    1486:	b1 05       	cpc	r27, r1
    1488:	29 f4       	brne	.+10     	; 0x1494 <Run_SPI_Service+0xd0>
            {
                SPI_End_Command();
    148a:	0e 94 44 08 	call	0x1088	; 0x1088 <SPI_End_Command>
                Current_State = NORMAL_STATE;
    148e:	10 92 c1 01 	sts	0x01C1, r1	; 0x8001c1 <Current_State>
            }
			break;
    1492:	00 c0       	rjmp	.+0      	; 0x1494 <Run_SPI_Service+0xd0>
    1494:	00 00       	nop
			
		default:
			// Do Nothing.
			break;
	}
}
    1496:	0f 90       	pop	r0
    1498:	0f 90       	pop	r0
    149a:	0f 90       	pop	r0
    149c:	0f 90       	pop	r0
    149e:	df 91       	pop	r29
    14a0:	cf 91       	pop	r28
    14a2:	08 95       	ret

000014a4 <Init_Timer_Module>:
        {
            Timers[i].timer_running_flag = false;
            break;
        }
    }
}
    14a4:	cf 93       	push	r28
    14a6:	df 93       	push	r29
    14a8:	00 d0       	rcall	.+0      	; 0x14aa <Init_Timer_Module+0x6>
    14aa:	cd b7       	in	r28, 0x3d	; 61
    14ac:	de b7       	in	r29, 0x3e	; 62
    14ae:	1a 82       	std	Y+2, r1	; 0x02
    14b0:	19 82       	std	Y+1, r1	; 0x01
    14b2:	62 c0       	rjmp	.+196    	; 0x1578 <Init_Timer_Module+0xd4>
    14b4:	29 81       	ldd	r18, Y+1	; 0x01
    14b6:	3a 81       	ldd	r19, Y+2	; 0x02
    14b8:	c9 01       	movw	r24, r18
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	82 0f       	add	r24, r18
    14c0:	93 1f       	adc	r25, r19
    14c2:	88 0f       	add	r24, r24
    14c4:	99 1f       	adc	r25, r25
    14c6:	88 0f       	add	r24, r24
    14c8:	99 1f       	adc	r25, r25
    14ca:	82 0f       	add	r24, r18
    14cc:	93 1f       	adc	r25, r19
    14ce:	8e 53       	subi	r24, 0x3E	; 62
    14d0:	9e 4f       	sbci	r25, 0xFE	; 254
    14d2:	fc 01       	movw	r30, r24
    14d4:	11 82       	std	Z+1, r1	; 0x01
    14d6:	10 82       	st	Z, r1
    14d8:	29 81       	ldd	r18, Y+1	; 0x01
    14da:	3a 81       	ldd	r19, Y+2	; 0x02
    14dc:	c9 01       	movw	r24, r18
    14de:	88 0f       	add	r24, r24
    14e0:	99 1f       	adc	r25, r25
    14e2:	82 0f       	add	r24, r18
    14e4:	93 1f       	adc	r25, r19
    14e6:	88 0f       	add	r24, r24
    14e8:	99 1f       	adc	r25, r25
    14ea:	88 0f       	add	r24, r24
    14ec:	99 1f       	adc	r25, r25
    14ee:	82 0f       	add	r24, r18
    14f0:	93 1f       	adc	r25, r19
    14f2:	8c 53       	subi	r24, 0x3C	; 60
    14f4:	9e 4f       	sbci	r25, 0xFE	; 254
    14f6:	fc 01       	movw	r30, r24
    14f8:	11 82       	std	Z+1, r1	; 0x01
    14fa:	10 82       	st	Z, r1
    14fc:	29 81       	ldd	r18, Y+1	; 0x01
    14fe:	3a 81       	ldd	r19, Y+2	; 0x02
    1500:	c9 01       	movw	r24, r18
    1502:	88 0f       	add	r24, r24
    1504:	99 1f       	adc	r25, r25
    1506:	82 0f       	add	r24, r18
    1508:	93 1f       	adc	r25, r19
    150a:	88 0f       	add	r24, r24
    150c:	99 1f       	adc	r25, r25
    150e:	88 0f       	add	r24, r24
    1510:	99 1f       	adc	r25, r25
    1512:	82 0f       	add	r24, r18
    1514:	93 1f       	adc	r25, r19
    1516:	8a 53       	subi	r24, 0x3A	; 58
    1518:	9e 4f       	sbci	r25, 0xFE	; 254
    151a:	fc 01       	movw	r30, r24
    151c:	10 82       	st	Z, r1
    151e:	29 81       	ldd	r18, Y+1	; 0x01
    1520:	3a 81       	ldd	r19, Y+2	; 0x02
    1522:	c9 01       	movw	r24, r18
    1524:	88 0f       	add	r24, r24
    1526:	99 1f       	adc	r25, r25
    1528:	82 0f       	add	r24, r18
    152a:	93 1f       	adc	r25, r19
    152c:	88 0f       	add	r24, r24
    152e:	99 1f       	adc	r25, r25
    1530:	88 0f       	add	r24, r24
    1532:	99 1f       	adc	r25, r25
    1534:	82 0f       	add	r24, r18
    1536:	93 1f       	adc	r25, r19
    1538:	89 53       	subi	r24, 0x39	; 57
    153a:	9e 4f       	sbci	r25, 0xFE	; 254
    153c:	fc 01       	movw	r30, r24
    153e:	10 82       	st	Z, r1
    1540:	11 82       	std	Z+1, r1	; 0x01
    1542:	12 82       	std	Z+2, r1	; 0x02
    1544:	13 82       	std	Z+3, r1	; 0x03
    1546:	29 81       	ldd	r18, Y+1	; 0x01
    1548:	3a 81       	ldd	r19, Y+2	; 0x02
    154a:	c9 01       	movw	r24, r18
    154c:	88 0f       	add	r24, r24
    154e:	99 1f       	adc	r25, r25
    1550:	82 0f       	add	r24, r18
    1552:	93 1f       	adc	r25, r19
    1554:	88 0f       	add	r24, r24
    1556:	99 1f       	adc	r25, r25
    1558:	88 0f       	add	r24, r24
    155a:	99 1f       	adc	r25, r25
    155c:	82 0f       	add	r24, r18
    155e:	93 1f       	adc	r25, r19
    1560:	85 53       	subi	r24, 0x35	; 53
    1562:	9e 4f       	sbci	r25, 0xFE	; 254
    1564:	fc 01       	movw	r30, r24
    1566:	10 82       	st	Z, r1
    1568:	11 82       	std	Z+1, r1	; 0x01
    156a:	12 82       	std	Z+2, r1	; 0x02
    156c:	13 82       	std	Z+3, r1	; 0x03
    156e:	89 81       	ldd	r24, Y+1	; 0x01
    1570:	9a 81       	ldd	r25, Y+2	; 0x02
    1572:	01 96       	adiw	r24, 0x01	; 1
    1574:	9a 83       	std	Y+2, r25	; 0x02
    1576:	89 83       	std	Y+1, r24	; 0x01
    1578:	89 81       	ldd	r24, Y+1	; 0x01
    157a:	9a 81       	ldd	r25, Y+2	; 0x02
    157c:	08 97       	sbiw	r24, 0x08	; 8
    157e:	0c f4       	brge	.+2      	; 0x1582 <Init_Timer_Module+0xde>
    1580:	99 cf       	rjmp	.-206    	; 0x14b4 <Init_Timer_Module+0x10>
    1582:	85 e4       	ldi	r24, 0x45	; 69
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	fc 01       	movw	r30, r24
    1588:	10 82       	st	Z, r1
    158a:	86 e4       	ldi	r24, 0x46	; 70
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	fc 01       	movw	r30, r24
    1590:	10 82       	st	Z, r1
    1592:	88 e4       	ldi	r24, 0x48	; 72
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	fc 01       	movw	r30, r24
    1598:	10 82       	st	Z, r1
    159a:	88 e4       	ldi	r24, 0x48	; 72
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	28 e4       	ldi	r18, 0x48	; 72
    15a0:	30 e0       	ldi	r19, 0x00	; 0
    15a2:	f9 01       	movw	r30, r18
    15a4:	20 81       	ld	r18, Z
    15a6:	2c 59       	subi	r18, 0x9C	; 156
    15a8:	fc 01       	movw	r30, r24
    15aa:	20 83       	st	Z, r18
    15ac:	8e e6       	ldi	r24, 0x6E	; 110
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	22 e0       	ldi	r18, 0x02	; 2
    15b2:	fc 01       	movw	r30, r24
    15b4:	20 83       	st	Z, r18
    15b6:	86 e4       	ldi	r24, 0x46	; 70
    15b8:	90 e0       	ldi	r25, 0x00	; 0
    15ba:	22 e0       	ldi	r18, 0x02	; 2
    15bc:	fc 01       	movw	r30, r24
    15be:	20 83       	st	Z, r18
    15c0:	0f 90       	pop	r0
    15c2:	0f 90       	pop	r0
    15c4:	df 91       	pop	r29
    15c6:	cf 91       	pop	r28
    15c8:	08 95       	ret

000015ca <Register_Timer>:
    15ca:	cf 93       	push	r28
    15cc:	df 93       	push	r29
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62
    15d2:	29 97       	sbiw	r28, 0x09	; 9
    15d4:	0f b6       	in	r0, 0x3f	; 63
    15d6:	f8 94       	cli
    15d8:	de bf       	out	0x3e, r29	; 62
    15da:	0f be       	out	0x3f, r0	; 63
    15dc:	cd bf       	out	0x3d, r28	; 61
    15de:	9f 83       	std	Y+7, r25	; 0x07
    15e0:	8e 83       	std	Y+6, r24	; 0x06
    15e2:	79 87       	std	Y+9, r23	; 0x09
    15e4:	68 87       	std	Y+8, r22	; 0x08
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	89 83       	std	Y+1, r24	; 0x01
    15ea:	1b 82       	std	Y+3, r1	; 0x03
    15ec:	1a 82       	std	Y+2, r1	; 0x02
    15ee:	1e c0       	rjmp	.+60     	; 0x162c <Register_Timer+0x62>
    15f0:	2a 81       	ldd	r18, Y+2	; 0x02
    15f2:	3b 81       	ldd	r19, Y+3	; 0x03
    15f4:	c9 01       	movw	r24, r18
    15f6:	88 0f       	add	r24, r24
    15f8:	99 1f       	adc	r25, r25
    15fa:	82 0f       	add	r24, r18
    15fc:	93 1f       	adc	r25, r19
    15fe:	88 0f       	add	r24, r24
    1600:	99 1f       	adc	r25, r25
    1602:	88 0f       	add	r24, r24
    1604:	99 1f       	adc	r25, r25
    1606:	82 0f       	add	r24, r18
    1608:	93 1f       	adc	r25, r19
    160a:	8e 53       	subi	r24, 0x3E	; 62
    160c:	9e 4f       	sbci	r25, 0xFE	; 254
    160e:	fc 01       	movw	r30, r24
    1610:	20 81       	ld	r18, Z
    1612:	31 81       	ldd	r19, Z+1	; 0x01
    1614:	8e 81       	ldd	r24, Y+6	; 0x06
    1616:	9f 81       	ldd	r25, Y+7	; 0x07
    1618:	28 17       	cp	r18, r24
    161a:	39 07       	cpc	r19, r25
    161c:	11 f4       	brne	.+4      	; 0x1622 <Register_Timer+0x58>
    161e:	19 82       	std	Y+1, r1	; 0x01
    1620:	09 c0       	rjmp	.+18     	; 0x1634 <Register_Timer+0x6a>
    1622:	8a 81       	ldd	r24, Y+2	; 0x02
    1624:	9b 81       	ldd	r25, Y+3	; 0x03
    1626:	01 96       	adiw	r24, 0x01	; 1
    1628:	9b 83       	std	Y+3, r25	; 0x03
    162a:	8a 83       	std	Y+2, r24	; 0x02
    162c:	8a 81       	ldd	r24, Y+2	; 0x02
    162e:	9b 81       	ldd	r25, Y+3	; 0x03
    1630:	08 97       	sbiw	r24, 0x08	; 8
    1632:	f4 f2       	brlt	.-68     	; 0x15f0 <Register_Timer+0x26>
    1634:	89 81       	ldd	r24, Y+1	; 0x01
    1636:	88 23       	and	r24, r24
    1638:	09 f4       	brne	.+2      	; 0x163c <Register_Timer+0x72>
    163a:	84 c0       	rjmp	.+264    	; 0x1744 <Register_Timer+0x17a>
    163c:	1d 82       	std	Y+5, r1	; 0x05
    163e:	1c 82       	std	Y+4, r1	; 0x04
    1640:	7c c0       	rjmp	.+248    	; 0x173a <Register_Timer+0x170>
    1642:	2c 81       	ldd	r18, Y+4	; 0x04
    1644:	3d 81       	ldd	r19, Y+5	; 0x05
    1646:	c9 01       	movw	r24, r18
    1648:	88 0f       	add	r24, r24
    164a:	99 1f       	adc	r25, r25
    164c:	82 0f       	add	r24, r18
    164e:	93 1f       	adc	r25, r19
    1650:	88 0f       	add	r24, r24
    1652:	99 1f       	adc	r25, r25
    1654:	88 0f       	add	r24, r24
    1656:	99 1f       	adc	r25, r25
    1658:	82 0f       	add	r24, r18
    165a:	93 1f       	adc	r25, r19
    165c:	8e 53       	subi	r24, 0x3E	; 62
    165e:	9e 4f       	sbci	r25, 0xFE	; 254
    1660:	fc 01       	movw	r30, r24
    1662:	80 81       	ld	r24, Z
    1664:	91 81       	ldd	r25, Z+1	; 0x01
    1666:	89 2b       	or	r24, r25
    1668:	09 f0       	breq	.+2      	; 0x166c <Register_Timer+0xa2>
    166a:	62 c0       	rjmp	.+196    	; 0x1730 <Register_Timer+0x166>
    166c:	2c 81       	ldd	r18, Y+4	; 0x04
    166e:	3d 81       	ldd	r19, Y+5	; 0x05
    1670:	c9 01       	movw	r24, r18
    1672:	88 0f       	add	r24, r24
    1674:	99 1f       	adc	r25, r25
    1676:	82 0f       	add	r24, r18
    1678:	93 1f       	adc	r25, r19
    167a:	88 0f       	add	r24, r24
    167c:	99 1f       	adc	r25, r25
    167e:	88 0f       	add	r24, r24
    1680:	99 1f       	adc	r25, r25
    1682:	82 0f       	add	r24, r18
    1684:	93 1f       	adc	r25, r19
    1686:	8e 53       	subi	r24, 0x3E	; 62
    1688:	9e 4f       	sbci	r25, 0xFE	; 254
    168a:	2e 81       	ldd	r18, Y+6	; 0x06
    168c:	3f 81       	ldd	r19, Y+7	; 0x07
    168e:	fc 01       	movw	r30, r24
    1690:	31 83       	std	Z+1, r19	; 0x01
    1692:	20 83       	st	Z, r18
    1694:	2c 81       	ldd	r18, Y+4	; 0x04
    1696:	3d 81       	ldd	r19, Y+5	; 0x05
    1698:	c9 01       	movw	r24, r18
    169a:	88 0f       	add	r24, r24
    169c:	99 1f       	adc	r25, r25
    169e:	82 0f       	add	r24, r18
    16a0:	93 1f       	adc	r25, r19
    16a2:	88 0f       	add	r24, r24
    16a4:	99 1f       	adc	r25, r25
    16a6:	88 0f       	add	r24, r24
    16a8:	99 1f       	adc	r25, r25
    16aa:	82 0f       	add	r24, r18
    16ac:	93 1f       	adc	r25, r19
    16ae:	8c 53       	subi	r24, 0x3C	; 60
    16b0:	9e 4f       	sbci	r25, 0xFE	; 254
    16b2:	28 85       	ldd	r18, Y+8	; 0x08
    16b4:	39 85       	ldd	r19, Y+9	; 0x09
    16b6:	fc 01       	movw	r30, r24
    16b8:	31 83       	std	Z+1, r19	; 0x01
    16ba:	20 83       	st	Z, r18
    16bc:	2c 81       	ldd	r18, Y+4	; 0x04
    16be:	3d 81       	ldd	r19, Y+5	; 0x05
    16c0:	c9 01       	movw	r24, r18
    16c2:	88 0f       	add	r24, r24
    16c4:	99 1f       	adc	r25, r25
    16c6:	82 0f       	add	r24, r18
    16c8:	93 1f       	adc	r25, r19
    16ca:	88 0f       	add	r24, r24
    16cc:	99 1f       	adc	r25, r25
    16ce:	88 0f       	add	r24, r24
    16d0:	99 1f       	adc	r25, r25
    16d2:	82 0f       	add	r24, r18
    16d4:	93 1f       	adc	r25, r19
    16d6:	8a 53       	subi	r24, 0x3A	; 58
    16d8:	9e 4f       	sbci	r25, 0xFE	; 254
    16da:	fc 01       	movw	r30, r24
    16dc:	10 82       	st	Z, r1
    16de:	2c 81       	ldd	r18, Y+4	; 0x04
    16e0:	3d 81       	ldd	r19, Y+5	; 0x05
    16e2:	c9 01       	movw	r24, r18
    16e4:	88 0f       	add	r24, r24
    16e6:	99 1f       	adc	r25, r25
    16e8:	82 0f       	add	r24, r18
    16ea:	93 1f       	adc	r25, r19
    16ec:	88 0f       	add	r24, r24
    16ee:	99 1f       	adc	r25, r25
    16f0:	88 0f       	add	r24, r24
    16f2:	99 1f       	adc	r25, r25
    16f4:	82 0f       	add	r24, r18
    16f6:	93 1f       	adc	r25, r19
    16f8:	89 53       	subi	r24, 0x39	; 57
    16fa:	9e 4f       	sbci	r25, 0xFE	; 254
    16fc:	fc 01       	movw	r30, r24
    16fe:	10 82       	st	Z, r1
    1700:	11 82       	std	Z+1, r1	; 0x01
    1702:	12 82       	std	Z+2, r1	; 0x02
    1704:	13 82       	std	Z+3, r1	; 0x03
    1706:	2c 81       	ldd	r18, Y+4	; 0x04
    1708:	3d 81       	ldd	r19, Y+5	; 0x05
    170a:	c9 01       	movw	r24, r18
    170c:	88 0f       	add	r24, r24
    170e:	99 1f       	adc	r25, r25
    1710:	82 0f       	add	r24, r18
    1712:	93 1f       	adc	r25, r19
    1714:	88 0f       	add	r24, r24
    1716:	99 1f       	adc	r25, r25
    1718:	88 0f       	add	r24, r24
    171a:	99 1f       	adc	r25, r25
    171c:	82 0f       	add	r24, r18
    171e:	93 1f       	adc	r25, r19
    1720:	85 53       	subi	r24, 0x35	; 53
    1722:	9e 4f       	sbci	r25, 0xFE	; 254
    1724:	fc 01       	movw	r30, r24
    1726:	10 82       	st	Z, r1
    1728:	11 82       	std	Z+1, r1	; 0x01
    172a:	12 82       	std	Z+2, r1	; 0x02
    172c:	13 82       	std	Z+3, r1	; 0x03
    172e:	0a c0       	rjmp	.+20     	; 0x1744 <Register_Timer+0x17a>
    1730:	8c 81       	ldd	r24, Y+4	; 0x04
    1732:	9d 81       	ldd	r25, Y+5	; 0x05
    1734:	01 96       	adiw	r24, 0x01	; 1
    1736:	9d 83       	std	Y+5, r25	; 0x05
    1738:	8c 83       	std	Y+4, r24	; 0x04
    173a:	8c 81       	ldd	r24, Y+4	; 0x04
    173c:	9d 81       	ldd	r25, Y+5	; 0x05
    173e:	08 97       	sbiw	r24, 0x08	; 8
    1740:	0c f4       	brge	.+2      	; 0x1744 <Register_Timer+0x17a>
    1742:	7f cf       	rjmp	.-258    	; 0x1642 <Register_Timer+0x78>
    1744:	29 96       	adiw	r28, 0x09	; 9
    1746:	0f b6       	in	r0, 0x3f	; 63
    1748:	f8 94       	cli
    174a:	de bf       	out	0x3e, r29	; 62
    174c:	0f be       	out	0x3f, r0	; 63
    174e:	cd bf       	out	0x3d, r28	; 61
    1750:	df 91       	pop	r29
    1752:	cf 91       	pop	r28
    1754:	08 95       	ret

00001756 <Start_Timer>:
    1756:	cf 93       	push	r28
    1758:	df 93       	push	r29
    175a:	cd b7       	in	r28, 0x3d	; 61
    175c:	de b7       	in	r29, 0x3e	; 62
    175e:	28 97       	sbiw	r28, 0x08	; 8
    1760:	0f b6       	in	r0, 0x3f	; 63
    1762:	f8 94       	cli
    1764:	de bf       	out	0x3e, r29	; 62
    1766:	0f be       	out	0x3f, r0	; 63
    1768:	cd bf       	out	0x3d, r28	; 61
    176a:	9c 83       	std	Y+4, r25	; 0x04
    176c:	8b 83       	std	Y+3, r24	; 0x03
    176e:	4d 83       	std	Y+5, r20	; 0x05
    1770:	5e 83       	std	Y+6, r21	; 0x06
    1772:	6f 83       	std	Y+7, r22	; 0x07
    1774:	78 87       	std	Y+8, r23	; 0x08
    1776:	1a 82       	std	Y+2, r1	; 0x02
    1778:	19 82       	std	Y+1, r1	; 0x01
    177a:	6e c0       	rjmp	.+220    	; 0x1858 <Start_Timer+0x102>
    177c:	29 81       	ldd	r18, Y+1	; 0x01
    177e:	3a 81       	ldd	r19, Y+2	; 0x02
    1780:	c9 01       	movw	r24, r18
    1782:	88 0f       	add	r24, r24
    1784:	99 1f       	adc	r25, r25
    1786:	82 0f       	add	r24, r18
    1788:	93 1f       	adc	r25, r19
    178a:	88 0f       	add	r24, r24
    178c:	99 1f       	adc	r25, r25
    178e:	88 0f       	add	r24, r24
    1790:	99 1f       	adc	r25, r25
    1792:	82 0f       	add	r24, r18
    1794:	93 1f       	adc	r25, r19
    1796:	8e 53       	subi	r24, 0x3E	; 62
    1798:	9e 4f       	sbci	r25, 0xFE	; 254
    179a:	fc 01       	movw	r30, r24
    179c:	20 81       	ld	r18, Z
    179e:	31 81       	ldd	r19, Z+1	; 0x01
    17a0:	8b 81       	ldd	r24, Y+3	; 0x03
    17a2:	9c 81       	ldd	r25, Y+4	; 0x04
    17a4:	28 17       	cp	r18, r24
    17a6:	39 07       	cpc	r19, r25
    17a8:	09 f0       	breq	.+2      	; 0x17ac <Start_Timer+0x56>
    17aa:	51 c0       	rjmp	.+162    	; 0x184e <Start_Timer+0xf8>
    17ac:	29 81       	ldd	r18, Y+1	; 0x01
    17ae:	3a 81       	ldd	r19, Y+2	; 0x02
    17b0:	c9 01       	movw	r24, r18
    17b2:	88 0f       	add	r24, r24
    17b4:	99 1f       	adc	r25, r25
    17b6:	82 0f       	add	r24, r18
    17b8:	93 1f       	adc	r25, r19
    17ba:	88 0f       	add	r24, r24
    17bc:	99 1f       	adc	r25, r25
    17be:	88 0f       	add	r24, r24
    17c0:	99 1f       	adc	r25, r25
    17c2:	82 0f       	add	r24, r18
    17c4:	93 1f       	adc	r25, r19
    17c6:	8a 53       	subi	r24, 0x3A	; 58
    17c8:	9e 4f       	sbci	r25, 0xFE	; 254
    17ca:	21 e0       	ldi	r18, 0x01	; 1
    17cc:	fc 01       	movw	r30, r24
    17ce:	20 83       	st	Z, r18
    17d0:	29 81       	ldd	r18, Y+1	; 0x01
    17d2:	3a 81       	ldd	r19, Y+2	; 0x02
    17d4:	c9 01       	movw	r24, r18
    17d6:	88 0f       	add	r24, r24
    17d8:	99 1f       	adc	r25, r25
    17da:	82 0f       	add	r24, r18
    17dc:	93 1f       	adc	r25, r19
    17de:	88 0f       	add	r24, r24
    17e0:	99 1f       	adc	r25, r25
    17e2:	88 0f       	add	r24, r24
    17e4:	99 1f       	adc	r25, r25
    17e6:	82 0f       	add	r24, r18
    17e8:	93 1f       	adc	r25, r19
    17ea:	89 53       	subi	r24, 0x39	; 57
    17ec:	9e 4f       	sbci	r25, 0xFE	; 254
    17ee:	fc 01       	movw	r30, r24
    17f0:	10 82       	st	Z, r1
    17f2:	11 82       	std	Z+1, r1	; 0x01
    17f4:	12 82       	std	Z+2, r1	; 0x02
    17f6:	13 82       	std	Z+3, r1	; 0x03
    17f8:	8d 81       	ldd	r24, Y+5	; 0x05
    17fa:	9e 81       	ldd	r25, Y+6	; 0x06
    17fc:	af 81       	ldd	r26, Y+7	; 0x07
    17fe:	b8 85       	ldd	r27, Y+8	; 0x08
    1800:	88 0f       	add	r24, r24
    1802:	99 1f       	adc	r25, r25
    1804:	aa 1f       	adc	r26, r26
    1806:	bb 1f       	adc	r27, r27
    1808:	9c 01       	movw	r18, r24
    180a:	ad 01       	movw	r20, r26
    180c:	22 0f       	add	r18, r18
    180e:	33 1f       	adc	r19, r19
    1810:	44 1f       	adc	r20, r20
    1812:	55 1f       	adc	r21, r21
    1814:	22 0f       	add	r18, r18
    1816:	33 1f       	adc	r19, r19
    1818:	44 1f       	adc	r20, r20
    181a:	55 1f       	adc	r21, r21
    181c:	28 0f       	add	r18, r24
    181e:	39 1f       	adc	r19, r25
    1820:	4a 1f       	adc	r20, r26
    1822:	5b 1f       	adc	r21, r27
    1824:	69 81       	ldd	r22, Y+1	; 0x01
    1826:	7a 81       	ldd	r23, Y+2	; 0x02
    1828:	cb 01       	movw	r24, r22
    182a:	88 0f       	add	r24, r24
    182c:	99 1f       	adc	r25, r25
    182e:	86 0f       	add	r24, r22
    1830:	97 1f       	adc	r25, r23
    1832:	88 0f       	add	r24, r24
    1834:	99 1f       	adc	r25, r25
    1836:	88 0f       	add	r24, r24
    1838:	99 1f       	adc	r25, r25
    183a:	86 0f       	add	r24, r22
    183c:	97 1f       	adc	r25, r23
    183e:	85 53       	subi	r24, 0x35	; 53
    1840:	9e 4f       	sbci	r25, 0xFE	; 254
    1842:	fc 01       	movw	r30, r24
    1844:	20 83       	st	Z, r18
    1846:	31 83       	std	Z+1, r19	; 0x01
    1848:	42 83       	std	Z+2, r20	; 0x02
    184a:	53 83       	std	Z+3, r21	; 0x03
    184c:	0a c0       	rjmp	.+20     	; 0x1862 <Start_Timer+0x10c>
    184e:	89 81       	ldd	r24, Y+1	; 0x01
    1850:	9a 81       	ldd	r25, Y+2	; 0x02
    1852:	01 96       	adiw	r24, 0x01	; 1
    1854:	9a 83       	std	Y+2, r25	; 0x02
    1856:	89 83       	std	Y+1, r24	; 0x01
    1858:	89 81       	ldd	r24, Y+1	; 0x01
    185a:	9a 81       	ldd	r25, Y+2	; 0x02
    185c:	08 97       	sbiw	r24, 0x08	; 8
    185e:	0c f4       	brge	.+2      	; 0x1862 <Start_Timer+0x10c>
    1860:	8d cf       	rjmp	.-230    	; 0x177c <Start_Timer+0x26>
    1862:	28 96       	adiw	r28, 0x08	; 8
    1864:	0f b6       	in	r0, 0x3f	; 63
    1866:	f8 94       	cli
    1868:	de bf       	out	0x3e, r29	; 62
    186a:	0f be       	out	0x3f, r0	; 63
    186c:	cd bf       	out	0x3d, r28	; 61
    186e:	df 91       	pop	r29
    1870:	cf 91       	pop	r28
    1872:	08 95       	ret

00001874 <Start_Short_Timer>:
    Description
        Starts the short timer (milliseconds/10)

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    1874:	cf 93       	push	r28
    1876:	df 93       	push	r29
    1878:	cd b7       	in	r28, 0x3d	; 61
    187a:	de b7       	in	r29, 0x3e	; 62
    187c:	28 97       	sbiw	r28, 0x08	; 8
    187e:	0f b6       	in	r0, 0x3f	; 63
    1880:	f8 94       	cli
    1882:	de bf       	out	0x3e, r29	; 62
    1884:	0f be       	out	0x3f, r0	; 63
    1886:	cd bf       	out	0x3d, r28	; 61
    1888:	9c 83       	std	Y+4, r25	; 0x04
    188a:	8b 83       	std	Y+3, r24	; 0x03
    188c:	4d 83       	std	Y+5, r20	; 0x05
    188e:	5e 83       	std	Y+6, r21	; 0x06
    1890:	6f 83       	std	Y+7, r22	; 0x07
    1892:	78 87       	std	Y+8, r23	; 0x08
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    1894:	1a 82       	std	Y+2, r1	; 0x02
    1896:	19 82       	std	Y+1, r1	; 0x01
    1898:	5d c0       	rjmp	.+186    	; 0x1954 <Start_Short_Timer+0xe0>
    {
        if (p_this_timer == Timers[i].p_timer_id)
    189a:	29 81       	ldd	r18, Y+1	; 0x01
    189c:	3a 81       	ldd	r19, Y+2	; 0x02
    189e:	c9 01       	movw	r24, r18
    18a0:	88 0f       	add	r24, r24
    18a2:	99 1f       	adc	r25, r25
    18a4:	82 0f       	add	r24, r18
    18a6:	93 1f       	adc	r25, r19
    18a8:	88 0f       	add	r24, r24
    18aa:	99 1f       	adc	r25, r25
    18ac:	88 0f       	add	r24, r24
    18ae:	99 1f       	adc	r25, r25
    18b0:	82 0f       	add	r24, r18
    18b2:	93 1f       	adc	r25, r19
    18b4:	8e 53       	subi	r24, 0x3E	; 62
    18b6:	9e 4f       	sbci	r25, 0xFE	; 254
    18b8:	fc 01       	movw	r30, r24
    18ba:	20 81       	ld	r18, Z
    18bc:	31 81       	ldd	r19, Z+1	; 0x01
    18be:	8b 81       	ldd	r24, Y+3	; 0x03
    18c0:	9c 81       	ldd	r25, Y+4	; 0x04
    18c2:	28 17       	cp	r18, r24
    18c4:	39 07       	cpc	r19, r25
    18c6:	09 f0       	breq	.+2      	; 0x18ca <Start_Short_Timer+0x56>
    18c8:	40 c0       	rjmp	.+128    	; 0x194a <Start_Short_Timer+0xd6>
        {
            Timers[i].timer_running_flag = true;
    18ca:	29 81       	ldd	r18, Y+1	; 0x01
    18cc:	3a 81       	ldd	r19, Y+2	; 0x02
    18ce:	c9 01       	movw	r24, r18
    18d0:	88 0f       	add	r24, r24
    18d2:	99 1f       	adc	r25, r25
    18d4:	82 0f       	add	r24, r18
    18d6:	93 1f       	adc	r25, r19
    18d8:	88 0f       	add	r24, r24
    18da:	99 1f       	adc	r25, r25
    18dc:	88 0f       	add	r24, r24
    18de:	99 1f       	adc	r25, r25
    18e0:	82 0f       	add	r24, r18
    18e2:	93 1f       	adc	r25, r19
    18e4:	8a 53       	subi	r24, 0x3A	; 58
    18e6:	9e 4f       	sbci	r25, 0xFE	; 254
    18e8:	21 e0       	ldi	r18, 0x01	; 1
    18ea:	fc 01       	movw	r30, r24
    18ec:	20 83       	st	Z, r18
            Timers[i].ticks_since_start = 0;
    18ee:	29 81       	ldd	r18, Y+1	; 0x01
    18f0:	3a 81       	ldd	r19, Y+2	; 0x02
    18f2:	c9 01       	movw	r24, r18
    18f4:	88 0f       	add	r24, r24
    18f6:	99 1f       	adc	r25, r25
    18f8:	82 0f       	add	r24, r18
    18fa:	93 1f       	adc	r25, r19
    18fc:	88 0f       	add	r24, r24
    18fe:	99 1f       	adc	r25, r25
    1900:	88 0f       	add	r24, r24
    1902:	99 1f       	adc	r25, r25
    1904:	82 0f       	add	r24, r18
    1906:	93 1f       	adc	r25, r19
    1908:	89 53       	subi	r24, 0x39	; 57
    190a:	9e 4f       	sbci	r25, 0xFE	; 254
    190c:	fc 01       	movw	r30, r24
    190e:	10 82       	st	Z, r1
    1910:	11 82       	std	Z+1, r1	; 0x01
    1912:	12 82       	std	Z+2, r1	; 0x02
    1914:	13 82       	std	Z+3, r1	; 0x03
            Timers[i].ticks_remaining = time_in_ms_div_ten;
    1916:	29 81       	ldd	r18, Y+1	; 0x01
    1918:	3a 81       	ldd	r19, Y+2	; 0x02
    191a:	c9 01       	movw	r24, r18
    191c:	88 0f       	add	r24, r24
    191e:	99 1f       	adc	r25, r25
    1920:	82 0f       	add	r24, r18
    1922:	93 1f       	adc	r25, r19
    1924:	88 0f       	add	r24, r24
    1926:	99 1f       	adc	r25, r25
    1928:	88 0f       	add	r24, r24
    192a:	99 1f       	adc	r25, r25
    192c:	82 0f       	add	r24, r18
    192e:	93 1f       	adc	r25, r19
    1930:	9c 01       	movw	r18, r24
    1932:	25 53       	subi	r18, 0x35	; 53
    1934:	3e 4f       	sbci	r19, 0xFE	; 254
    1936:	8d 81       	ldd	r24, Y+5	; 0x05
    1938:	9e 81       	ldd	r25, Y+6	; 0x06
    193a:	af 81       	ldd	r26, Y+7	; 0x07
    193c:	b8 85       	ldd	r27, Y+8	; 0x08
    193e:	f9 01       	movw	r30, r18
    1940:	80 83       	st	Z, r24
    1942:	91 83       	std	Z+1, r25	; 0x01
    1944:	a2 83       	std	Z+2, r26	; 0x02
    1946:	b3 83       	std	Z+3, r27	; 0x03
            break;
    1948:	0a c0       	rjmp	.+20     	; 0x195e <Start_Short_Timer+0xea>

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    194a:	89 81       	ldd	r24, Y+1	; 0x01
    194c:	9a 81       	ldd	r25, Y+2	; 0x02
    194e:	01 96       	adiw	r24, 0x01	; 1
    1950:	9a 83       	std	Y+2, r25	; 0x02
    1952:	89 83       	std	Y+1, r24	; 0x01
    1954:	89 81       	ldd	r24, Y+1	; 0x01
    1956:	9a 81       	ldd	r25, Y+2	; 0x02
    1958:	08 97       	sbiw	r24, 0x08	; 8
    195a:	0c f4       	brge	.+2      	; 0x195e <Start_Short_Timer+0xea>
    195c:	9e cf       	rjmp	.-196    	; 0x189a <Start_Short_Timer+0x26>
            Timers[i].ticks_since_start = 0;
            Timers[i].ticks_remaining = time_in_ms_div_ten;
            break;
        }
    }
}
    195e:	28 96       	adiw	r28, 0x08	; 8
    1960:	0f b6       	in	r0, 0x3f	; 63
    1962:	f8 94       	cli
    1964:	de bf       	out	0x3e, r29	; 62
    1966:	0f be       	out	0x3f, r0	; 63
    1968:	cd bf       	out	0x3d, r28	; 61
    196a:	df 91       	pop	r29
    196c:	cf 91       	pop	r28
    196e:	08 95       	ret

00001970 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
    1970:	1f 92       	push	r1
    1972:	0f 92       	push	r0
    1974:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
    1978:	0f 92       	push	r0
    197a:	11 24       	eor	r1, r1
    197c:	2f 93       	push	r18
    197e:	3f 93       	push	r19
    1980:	4f 93       	push	r20
    1982:	5f 93       	push	r21
    1984:	6f 93       	push	r22
    1986:	7f 93       	push	r23
    1988:	8f 93       	push	r24
    198a:	9f 93       	push	r25
    198c:	af 93       	push	r26
    198e:	bf 93       	push	r27
    1990:	ef 93       	push	r30
    1992:	ff 93       	push	r31
    1994:	cf 93       	push	r28
    1996:	df 93       	push	r29
    1998:	00 d0       	rcall	.+0      	; 0x199a <__vector_10+0x2a>
    199a:	cd b7       	in	r28, 0x3d	; 61
    199c:	de b7       	in	r29, 0x3e	; 62
    // No need to clear interrupt b/c it is cleared in HW (p. 104)

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
    199e:	88 e4       	ldi	r24, 0x48	; 72
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	28 e4       	ldi	r18, 0x48	; 72
    19a4:	30 e0       	ldi	r19, 0x00	; 0
    19a6:	f9 01       	movw	r30, r18
    19a8:	20 81       	ld	r18, Z
    19aa:	2c 59       	subi	r18, 0x9C	; 156
    19ac:	fc 01       	movw	r30, r24
    19ae:	20 83       	st	Z, r18

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    19b0:	1a 82       	std	Y+2, r1	; 0x02
    19b2:	19 82       	std	Y+1, r1	; 0x01
    19b4:	02 c1       	rjmp	.+516    	; 0x1bba <__vector_10+0x24a>
    {
        if (true == Timers[i].timer_running_flag)
    19b6:	29 81       	ldd	r18, Y+1	; 0x01
    19b8:	3a 81       	ldd	r19, Y+2	; 0x02
    19ba:	c9 01       	movw	r24, r18
    19bc:	88 0f       	add	r24, r24
    19be:	99 1f       	adc	r25, r25
    19c0:	82 0f       	add	r24, r18
    19c2:	93 1f       	adc	r25, r19
    19c4:	88 0f       	add	r24, r24
    19c6:	99 1f       	adc	r25, r25
    19c8:	88 0f       	add	r24, r24
    19ca:	99 1f       	adc	r25, r25
    19cc:	82 0f       	add	r24, r18
    19ce:	93 1f       	adc	r25, r19
    19d0:	8a 53       	subi	r24, 0x3A	; 58
    19d2:	9e 4f       	sbci	r25, 0xFE	; 254
    19d4:	fc 01       	movw	r30, r24
    19d6:	80 81       	ld	r24, Z
    19d8:	88 23       	and	r24, r24
    19da:	09 f4       	brne	.+2      	; 0x19de <__vector_10+0x6e>
    19dc:	e9 c0       	rjmp	.+466    	; 0x1bb0 <__vector_10+0x240>
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
    19de:	29 81       	ldd	r18, Y+1	; 0x01
    19e0:	3a 81       	ldd	r19, Y+2	; 0x02
    19e2:	c9 01       	movw	r24, r18
    19e4:	88 0f       	add	r24, r24
    19e6:	99 1f       	adc	r25, r25
    19e8:	82 0f       	add	r24, r18
    19ea:	93 1f       	adc	r25, r19
    19ec:	88 0f       	add	r24, r24
    19ee:	99 1f       	adc	r25, r25
    19f0:	88 0f       	add	r24, r24
    19f2:	99 1f       	adc	r25, r25
    19f4:	82 0f       	add	r24, r18
    19f6:	93 1f       	adc	r25, r19
    19f8:	85 53       	subi	r24, 0x35	; 53
    19fa:	9e 4f       	sbci	r25, 0xFE	; 254
    19fc:	fc 01       	movw	r30, r24
    19fe:	80 81       	ld	r24, Z
    1a00:	91 81       	ldd	r25, Z+1	; 0x01
    1a02:	a2 81       	ldd	r26, Z+2	; 0x02
    1a04:	b3 81       	ldd	r27, Z+3	; 0x03
    1a06:	89 2b       	or	r24, r25
    1a08:	8a 2b       	or	r24, r26
    1a0a:	8b 2b       	or	r24, r27
    1a0c:	09 f4       	brne	.+2      	; 0x1a10 <__vector_10+0xa0>
    1a0e:	5c c0       	rjmp	.+184    	; 0x1ac8 <__vector_10+0x158>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
    1a10:	29 81       	ldd	r18, Y+1	; 0x01
    1a12:	3a 81       	ldd	r19, Y+2	; 0x02
    1a14:	c9 01       	movw	r24, r18
    1a16:	88 0f       	add	r24, r24
    1a18:	99 1f       	adc	r25, r25
    1a1a:	82 0f       	add	r24, r18
    1a1c:	93 1f       	adc	r25, r19
    1a1e:	88 0f       	add	r24, r24
    1a20:	99 1f       	adc	r25, r25
    1a22:	88 0f       	add	r24, r24
    1a24:	99 1f       	adc	r25, r25
    1a26:	82 0f       	add	r24, r18
    1a28:	93 1f       	adc	r25, r19
    1a2a:	89 53       	subi	r24, 0x39	; 57
    1a2c:	9e 4f       	sbci	r25, 0xFE	; 254
    1a2e:	fc 01       	movw	r30, r24
    1a30:	80 81       	ld	r24, Z
    1a32:	91 81       	ldd	r25, Z+1	; 0x01
    1a34:	a2 81       	ldd	r26, Z+2	; 0x02
    1a36:	b3 81       	ldd	r27, Z+3	; 0x03
    1a38:	9c 01       	movw	r18, r24
    1a3a:	ad 01       	movw	r20, r26
    1a3c:	2f 5f       	subi	r18, 0xFF	; 255
    1a3e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a40:	4f 4f       	sbci	r20, 0xFF	; 255
    1a42:	5f 4f       	sbci	r21, 0xFF	; 255
    1a44:	69 81       	ldd	r22, Y+1	; 0x01
    1a46:	7a 81       	ldd	r23, Y+2	; 0x02
    1a48:	cb 01       	movw	r24, r22
    1a4a:	88 0f       	add	r24, r24
    1a4c:	99 1f       	adc	r25, r25
    1a4e:	86 0f       	add	r24, r22
    1a50:	97 1f       	adc	r25, r23
    1a52:	88 0f       	add	r24, r24
    1a54:	99 1f       	adc	r25, r25
    1a56:	88 0f       	add	r24, r24
    1a58:	99 1f       	adc	r25, r25
    1a5a:	86 0f       	add	r24, r22
    1a5c:	97 1f       	adc	r25, r23
    1a5e:	89 53       	subi	r24, 0x39	; 57
    1a60:	9e 4f       	sbci	r25, 0xFE	; 254
    1a62:	fc 01       	movw	r30, r24
    1a64:	20 83       	st	Z, r18
    1a66:	31 83       	std	Z+1, r19	; 0x01
    1a68:	42 83       	std	Z+2, r20	; 0x02
    1a6a:	53 83       	std	Z+3, r21	; 0x03
                Timers[i].ticks_remaining -= 1;
    1a6c:	29 81       	ldd	r18, Y+1	; 0x01
    1a6e:	3a 81       	ldd	r19, Y+2	; 0x02
    1a70:	c9 01       	movw	r24, r18
    1a72:	88 0f       	add	r24, r24
    1a74:	99 1f       	adc	r25, r25
    1a76:	82 0f       	add	r24, r18
    1a78:	93 1f       	adc	r25, r19
    1a7a:	88 0f       	add	r24, r24
    1a7c:	99 1f       	adc	r25, r25
    1a7e:	88 0f       	add	r24, r24
    1a80:	99 1f       	adc	r25, r25
    1a82:	82 0f       	add	r24, r18
    1a84:	93 1f       	adc	r25, r19
    1a86:	85 53       	subi	r24, 0x35	; 53
    1a88:	9e 4f       	sbci	r25, 0xFE	; 254
    1a8a:	fc 01       	movw	r30, r24
    1a8c:	80 81       	ld	r24, Z
    1a8e:	91 81       	ldd	r25, Z+1	; 0x01
    1a90:	a2 81       	ldd	r26, Z+2	; 0x02
    1a92:	b3 81       	ldd	r27, Z+3	; 0x03
    1a94:	9c 01       	movw	r18, r24
    1a96:	ad 01       	movw	r20, r26
    1a98:	21 50       	subi	r18, 0x01	; 1
    1a9a:	31 09       	sbc	r19, r1
    1a9c:	41 09       	sbc	r20, r1
    1a9e:	51 09       	sbc	r21, r1
    1aa0:	69 81       	ldd	r22, Y+1	; 0x01
    1aa2:	7a 81       	ldd	r23, Y+2	; 0x02
    1aa4:	cb 01       	movw	r24, r22
    1aa6:	88 0f       	add	r24, r24
    1aa8:	99 1f       	adc	r25, r25
    1aaa:	86 0f       	add	r24, r22
    1aac:	97 1f       	adc	r25, r23
    1aae:	88 0f       	add	r24, r24
    1ab0:	99 1f       	adc	r25, r25
    1ab2:	88 0f       	add	r24, r24
    1ab4:	99 1f       	adc	r25, r25
    1ab6:	86 0f       	add	r24, r22
    1ab8:	97 1f       	adc	r25, r23
    1aba:	85 53       	subi	r24, 0x35	; 53
    1abc:	9e 4f       	sbci	r25, 0xFE	; 254
    1abe:	fc 01       	movw	r30, r24
    1ac0:	20 83       	st	Z, r18
    1ac2:	31 83       	std	Z+1, r19	; 0x01
    1ac4:	42 83       	std	Z+2, r20	; 0x02
    1ac6:	53 83       	std	Z+3, r21	; 0x03
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
    1ac8:	29 81       	ldd	r18, Y+1	; 0x01
    1aca:	3a 81       	ldd	r19, Y+2	; 0x02
    1acc:	c9 01       	movw	r24, r18
    1ace:	88 0f       	add	r24, r24
    1ad0:	99 1f       	adc	r25, r25
    1ad2:	82 0f       	add	r24, r18
    1ad4:	93 1f       	adc	r25, r19
    1ad6:	88 0f       	add	r24, r24
    1ad8:	99 1f       	adc	r25, r25
    1ada:	88 0f       	add	r24, r24
    1adc:	99 1f       	adc	r25, r25
    1ade:	82 0f       	add	r24, r18
    1ae0:	93 1f       	adc	r25, r19
    1ae2:	85 53       	subi	r24, 0x35	; 53
    1ae4:	9e 4f       	sbci	r25, 0xFE	; 254
    1ae6:	fc 01       	movw	r30, r24
    1ae8:	80 81       	ld	r24, Z
    1aea:	91 81       	ldd	r25, Z+1	; 0x01
    1aec:	a2 81       	ldd	r26, Z+2	; 0x02
    1aee:	b3 81       	ldd	r27, Z+3	; 0x03
    1af0:	89 2b       	or	r24, r25
    1af2:	8a 2b       	or	r24, r26
    1af4:	8b 2b       	or	r24, r27
    1af6:	09 f0       	breq	.+2      	; 0x1afa <__vector_10+0x18a>
    1af8:	5b c0       	rjmp	.+182    	; 0x1bb0 <__vector_10+0x240>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
    1afa:	29 81       	ldd	r18, Y+1	; 0x01
    1afc:	3a 81       	ldd	r19, Y+2	; 0x02
    1afe:	c9 01       	movw	r24, r18
    1b00:	88 0f       	add	r24, r24
    1b02:	99 1f       	adc	r25, r25
    1b04:	82 0f       	add	r24, r18
    1b06:	93 1f       	adc	r25, r19
    1b08:	88 0f       	add	r24, r24
    1b0a:	99 1f       	adc	r25, r25
    1b0c:	88 0f       	add	r24, r24
    1b0e:	99 1f       	adc	r25, r25
    1b10:	82 0f       	add	r24, r18
    1b12:	93 1f       	adc	r25, r19
    1b14:	8a 53       	subi	r24, 0x3A	; 58
    1b16:	9e 4f       	sbci	r25, 0xFE	; 254
    1b18:	fc 01       	movw	r30, r24
    1b1a:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
    1b1c:	29 81       	ldd	r18, Y+1	; 0x01
    1b1e:	3a 81       	ldd	r19, Y+2	; 0x02
    1b20:	c9 01       	movw	r24, r18
    1b22:	88 0f       	add	r24, r24
    1b24:	99 1f       	adc	r25, r25
    1b26:	82 0f       	add	r24, r18
    1b28:	93 1f       	adc	r25, r19
    1b2a:	88 0f       	add	r24, r24
    1b2c:	99 1f       	adc	r25, r25
    1b2e:	88 0f       	add	r24, r24
    1b30:	99 1f       	adc	r25, r25
    1b32:	82 0f       	add	r24, r18
    1b34:	93 1f       	adc	r25, r19
    1b36:	8c 53       	subi	r24, 0x3C	; 60
    1b38:	9e 4f       	sbci	r25, 0xFE	; 254
    1b3a:	fc 01       	movw	r30, r24
    1b3c:	80 81       	ld	r24, Z
    1b3e:	91 81       	ldd	r25, Z+1	; 0x01
    1b40:	89 2b       	or	r24, r25
    1b42:	b1 f1       	breq	.+108    	; 0x1bb0 <__vector_10+0x240>
                    // *Note: this will cause time to stretch, but not by much
                    //  It is possible to account for time warp, by dynamically changing
                    //      the OC_TO_REG_VALUE
                    // @TODO: Implement time stretch factoring by counting number of ticks we've
                    //          missed while in this ISR.
                    OCR0A = TCNT0 + OC_T0_REG_VALUE;
    1b44:	88 e4       	ldi	r24, 0x48	; 72
    1b46:	90 e0       	ldi	r25, 0x00	; 0
    1b48:	27 e4       	ldi	r18, 0x47	; 71
    1b4a:	30 e0       	ldi	r19, 0x00	; 0
    1b4c:	f9 01       	movw	r30, r18
    1b4e:	20 81       	ld	r18, Z
    1b50:	2c 59       	subi	r18, 0x9C	; 156
    1b52:	fc 01       	movw	r30, r24
    1b54:	20 83       	st	Z, r18
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
    1b56:	29 81       	ldd	r18, Y+1	; 0x01
    1b58:	3a 81       	ldd	r19, Y+2	; 0x02
    1b5a:	c9 01       	movw	r24, r18
    1b5c:	88 0f       	add	r24, r24
    1b5e:	99 1f       	adc	r25, r25
    1b60:	82 0f       	add	r24, r18
    1b62:	93 1f       	adc	r25, r19
    1b64:	88 0f       	add	r24, r24
    1b66:	99 1f       	adc	r25, r25
    1b68:	88 0f       	add	r24, r24
    1b6a:	99 1f       	adc	r25, r25
    1b6c:	82 0f       	add	r24, r18
    1b6e:	93 1f       	adc	r25, r19
    1b70:	8c 53       	subi	r24, 0x3C	; 60
    1b72:	9e 4f       	sbci	r25, 0xFE	; 254
    1b74:	fc 01       	movw	r30, r24
    1b76:	40 81       	ld	r20, Z
    1b78:	51 81       	ldd	r21, Z+1	; 0x01
    1b7a:	29 81       	ldd	r18, Y+1	; 0x01
    1b7c:	3a 81       	ldd	r19, Y+2	; 0x02
    1b7e:	c9 01       	movw	r24, r18
    1b80:	88 0f       	add	r24, r24
    1b82:	99 1f       	adc	r25, r25
    1b84:	82 0f       	add	r24, r18
    1b86:	93 1f       	adc	r25, r19
    1b88:	88 0f       	add	r24, r24
    1b8a:	99 1f       	adc	r25, r25
    1b8c:	88 0f       	add	r24, r24
    1b8e:	99 1f       	adc	r25, r25
    1b90:	82 0f       	add	r24, r18
    1b92:	93 1f       	adc	r25, r19
    1b94:	8e 53       	subi	r24, 0x3E	; 62
    1b96:	9e 4f       	sbci	r25, 0xFE	; 254
    1b98:	fc 01       	movw	r30, r24
    1b9a:	80 81       	ld	r24, Z
    1b9c:	91 81       	ldd	r25, Z+1	; 0x01
    1b9e:	fc 01       	movw	r30, r24
    1ba0:	80 81       	ld	r24, Z
    1ba2:	91 81       	ldd	r25, Z+1	; 0x01
    1ba4:	a2 81       	ldd	r26, Z+2	; 0x02
    1ba6:	b3 81       	ldd	r27, Z+3	; 0x03
    1ba8:	bc 01       	movw	r22, r24
    1baa:	cd 01       	movw	r24, r26
    1bac:	fa 01       	movw	r30, r20
    1bae:	09 95       	icall

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    1bb0:	89 81       	ldd	r24, Y+1	; 0x01
    1bb2:	9a 81       	ldd	r25, Y+2	; 0x02
    1bb4:	01 96       	adiw	r24, 0x01	; 1
    1bb6:	9a 83       	std	Y+2, r25	; 0x02
    1bb8:	89 83       	std	Y+1, r24	; 0x01
    1bba:	89 81       	ldd	r24, Y+1	; 0x01
    1bbc:	9a 81       	ldd	r25, Y+2	; 0x02
    1bbe:	08 97       	sbiw	r24, 0x08	; 8
    1bc0:	0c f4       	brge	.+2      	; 0x1bc4 <__vector_10+0x254>
    1bc2:	f9 ce       	rjmp	.-526    	; 0x19b6 <__vector_10+0x46>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
    1bc4:	0f 90       	pop	r0
    1bc6:	0f 90       	pop	r0
    1bc8:	df 91       	pop	r29
    1bca:	cf 91       	pop	r28
    1bcc:	ff 91       	pop	r31
    1bce:	ef 91       	pop	r30
    1bd0:	bf 91       	pop	r27
    1bd2:	af 91       	pop	r26
    1bd4:	9f 91       	pop	r25
    1bd6:	8f 91       	pop	r24
    1bd8:	7f 91       	pop	r23
    1bda:	6f 91       	pop	r22
    1bdc:	5f 91       	pop	r21
    1bde:	4f 91       	pop	r20
    1be0:	3f 91       	pop	r19
    1be2:	2f 91       	pop	r18
    1be4:	0f 90       	pop	r0
    1be6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__EEPROM_REGION_LENGTH__+0x7f005f>
    1bea:	0f 90       	pop	r0
    1bec:	1f 90       	pop	r1
    1bee:	18 95       	reti

00001bf0 <memset>:
    1bf0:	dc 01       	movw	r26, r24
    1bf2:	01 c0       	rjmp	.+2      	; 0x1bf6 <memset+0x6>
    1bf4:	6d 93       	st	X+, r22
    1bf6:	41 50       	subi	r20, 0x01	; 1
    1bf8:	50 40       	sbci	r21, 0x00	; 0
    1bfa:	e0 f7       	brcc	.-8      	; 0x1bf4 <memset+0x4>
    1bfc:	08 95       	ret

00001bfe <_exit>:
    1bfe:	f8 94       	cli

00001c00 <__stop_program>:
    1c00:	ff cf       	rjmp	.-2      	; 0x1c00 <__stop_program>
