.. _vhdlmodel-obj:

Object Declarations
###################

.. rubric:: Table of Content

* :ref:`vhdlmodel-constants`

  * :ref:`vhdlmodel-constant`
  * :ref:`vhdlmodel-deferredconstant`
  * :ref:`vhdlmodel-obj-genericconstant`
  * :ref:`vhdlmodel-obj-parameterconstant`

* :ref:`vhdlmodel-variables`

  * :ref:`vhdlmodel-variable`
  * :ref:`vhdlmodel-obj-parametervariable`

* :ref:`vhdlmodel-sharedvariable`
* :ref:`vhdlmodel-signals`

  * :ref:`vhdlmodel-signal`
  * :ref:`vhdlmodel-obj-portsignal`
  * :ref:`vhdlmodel-obj-parametersignal`

* :ref:`vhdlmodel-files`

  * :ref:`vhdlmodel-file`
  * :ref:`vhdlmodel-obj-parameterfile`



.. _vhdlmodel-constants:

Constants
=========

VHDL defines regular constants as an object. In addition, deferred constants are
supported in package declarations. Often generics to e.g. packages or entities
are constants. Also most *in* parameters to subprograms are constants.

.. inheritance-diagram:: pyVHDLModel.VHDLModel.Constant pyVHDLModel.VHDLModel.DeferredConstant pyVHDLModel.VHDLModel.GenericConstantInterfaceItem pyVHDLModel.VHDLModel.ParameterConstantInterfaceItem
   :parts: 1



.. _vhdlmodel-constant:

Constant
--------

A constant represents immutable data. This data (value) must be assigned via a
default expression. If a constant's value is delayed in calculation, it's called
a deferred constant. See :ref:`vhdlmodel-deferredconstant` in next section.


**Condensed definition of class** :class:`~pyVHDLModel.VHDLModel.Constant`:

.. code-block:: Python

   @export
   class Constant(BaseConstant):
     # inherited from ModelEntity
     @property
     def Parent(self) -> 'ModelEntity':

     # inherited from NamedEntity
     @property
     def Name(self) -> str:

     # inherited from Object
     @property
     def SubType(self) -> SubType:

     @property
     def DefaultExpression(self) -> Expression:



.. _vhdlmodel-deferredconstant:

DeferredConstant
----------------

If a constant's value is delayed in calculation, it's a deferred constant. Such
a deferred constant has a reference to the *regular* constant of the same name.

**Condensed definition of class** :class:`~pyVHDLModel.VHDLModel.DeferredConstant`:

.. code-block:: Python

   @export
   class DeferredConstant(BaseConstant):
     # inherited from ModelEntity
     @property
     def Parent(self) -> 'ModelEntity':

     # inherited from NamedEntity
     @property
     def Name(self) -> str:

     # inherited from Object
     @property
     def SubType(self) -> SubType:

     # inherited from WithDefaultExpression
     @property
     def ConstantReference(self) -> Constant:



.. _vhdlmodel-obj-genericconstant:

GenericConstantInterfaceItem
----------------------------

A generic without object class or a generic constant is a *regular* constant.

.. seealso::

   See :ref:`vhdlmodel-genericconstant` for details.

.. _vhdlmodel-obj-parameterconstant:

ParameterConstantInterfaceItem
------------------------------

A subprogram parameter without object class of mode *in* or a parameter constant is a *regular* constant.

.. seealso::

   See :ref:`vhdlmodel-parameterconstant` for details.



.. _vhdlmodel-variables:

Variables
=========

.. inheritance-diagram:: pyVHDLModel.VHDLModel.Variable pyVHDLModel.VHDLModel.ParameterVariableInterfaceItem
   :parts: 1

.. _vhdlmodel-variable:

Variable
--------

A variable represents mutable data in sequential regions. Assignments to
variables have no delay. The initial value can be assigned via a default
expression.

**Condensed definition of class** :class:`~pyVHDLModel.VHDLModel.Variable`:

.. code-block:: Python

   @export
   class Variable(Object):
     # inherited from ModelEntity
     @property
     def Parent(self) -> 'ModelEntity':

     # inherited from NamedEntity
     @property
     def Name(self) -> str:

     # inherited from Object
     @property
     def SubType(self) -> SubType:

     # inherited from WithDefaultExpression
     @property
     def DefaultExpression(self) -> Expression:



.. _vhdlmodel-obj-parametervariable:

ParameterVariableInterfaceItem
------------------------------

A subprogram parameter without object class of mode *out* or a parameter variable is a *regular* variable.

.. seealso::

   See :ref:`vhdlmodel-parametervariable` for details.


.. _vhdlmodel-sharedvariable:

Shared Variable
===============

.. todo::

   Write documentation.

.. _vhdlmodel-signals:

Signals
=======

.. inheritance-diagram:: pyVHDLModel.VHDLModel.Signal pyVHDLModel.VHDLModel.PortSignalInterfaceItem pyVHDLModel.VHDLModel.ParameterSignalInterfaceItem
   :parts: 1

.. _vhdlmodel-signal:

Signal
------

A signal represents mutable data in concurrent regions. Assignments to signals
are delayed until next wait statement is executed. The initial value can be
assigned via a default expression.

**Condensed definition of class** :class:`~pyVHDLModel.VHDLModel.Signal`:

.. code-block:: Python

   @export
   class Signal(Object):
     # inherited from ModelEntity
     @property
     def Parent(self) -> 'ModelEntity':

     # inherited from NamedEntity
     @property
     def Name(self) -> str:

     # inherited from Object
     @property
     def SubType(self) -> SubType:

     # inherited from WithDefaultExpression
     @property
     def DefaultExpression(self) -> Expression:



.. _vhdlmodel-obj-portsignal:

PortSignalInterfaceItem
-----------------------

A port signal is a *regular* signal.

.. seealso::

   See :ref:`vhdlmodel-portsignal` for details.

.. _vhdlmodel-obj-parametersignal:

ParameterSignalInterfaceItem
----------------------------

A parameter signal is a *regular* signal.

.. seealso::

   See :ref:`vhdlmodel-parametersignal` for details.

.. _vhdlmodel-files:

Files
=====

.. inheritance-diagram:: pyVHDLModel.VHDLModel.File pyVHDLModel.VHDLModel.ParameterFileInterfaceItem
   :parts: 1

.. _vhdlmodel-file:

File
----

.. todo::

   Write documentation.

.. _vhdlmodel-obj-parameterfile:

ParameterFileInterfaceItem
--------------------------

A parameter file is a *regular* file.

.. seealso::

   See :ref:`vhdlmodel-parameterfile` for details.
