<!DOCTYPE html>
<html class="writer-html5" lang="zh" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>寄存器描述 &mdash; BL808 参考手册  文档</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL808 参考手册
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. 系统和存储器概述</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. 复位和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA2D.html">8. DMA2D</a></li>
<li class="toctree-l1"><a class="reference internal" href="Lz4d.html">9. LZ4D</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">10. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DPI.html">11. DPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="DSI.html">12. DSI</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">13. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">14. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">15. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">16. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">17. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">18. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">19. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2s.html">20. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="PDM.html">21. PDM</a></li>
<li class="toctree-l1"><a class="reference internal" href="AUDIO.html">22. AUDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="PSRAM.html">23. PSRAM Contorller</a></li>
<li class="toctree-l1"><a class="reference internal" href="Emac.html">24. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">25. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">26. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">27. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">28. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="JDEC.html">29. JDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="VENC.html">30. VENC</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPUtoolchain.html">31. NPU toolchain</a></li>
<li class="toctree-l1"><a class="reference internal" href="NPU.html">32. NPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="IPC.html">33. IPC</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">34. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">35. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">36. 版本信息</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL808 参考手册</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>寄存器描述</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="id1">
<h1>寄存器描述<a class="headerlink" href="#id1" title="永久链接至标题"></a></h1>
<table class="docutils align-default">
<colgroup>
<col style="width: 79%" />
<col style="width: 21%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>名称</p></td>
<td><p>描述</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-config">irtx_config</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-int-sts">irtx_int_sts</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-pulse-width">irtx_pulse_width</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-pw-0">irtx_pw_0</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-pw-1">irtx_pw_1</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irrx-config">irrx_config</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irrx-int-sts">irrx_int_sts</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irrx-pw-config">irrx_pw_config</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irrx-data-count">irrx_data_count</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irrx-data-word0">irrx_data_word0</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irrx-data-word1">irrx_data_word1</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#irtx-fifo-config-0">irtx_fifo_config_0</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#irtx-fifo-config-1">irtx_fifo_config_1</a></p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#ir-fifo-wdata">ir_fifo_wdata</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#ir-fifo-rdata">ir_fifo_rdata</a></p></td>
<td></td>
</tr>
</tbody>
</table>
<section id="irtx-config">
<h2>irtx_config<a class="headerlink" href="#irtx-config" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a600</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_config.svg" src="../_images/ir_irtx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>22:16</p></td>
<td rowspan="2"><p>cr_irtx_data_num</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>7'd31</p></td>
<td rowspan="2"><p>Bit count of Data phase (unit: bit / PW for normal / SWM)</p>
<p>(Don't-care if cr_irtx_frm_en is enabled)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="5"><p>15:14</p></td>
<td rowspan="5"><p>cr_irtx_frm_frame_size</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2'd0</p></td>
<td rowspan="5"><p>IRTX freerun mode frame size (also the valid width for each FIFO entry)</p>
<p>2'd0: 8-bit</p>
<p>2'd1: 16-bit</p>
<p>2'd2: 24-bit</p>
<p>2'd3: 32-bit</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>13</p></td>
<td rowspan="3"><p>cr_irtx_frm_cont_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Enable signal of IRTX freerun continuous mode</p>
<p>0: Disabled, each data frame is separated by an idle time (tail_ph0_w+1 + tail_ph1_w+1)*pw_unit</p>
<p>1: Enabled, data continuously sent without interval (if FIFO data is valid)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>12</p></td>
<td rowspan="2"><p>cr_irtx_frm_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of IRTX freerun mode (Don't care if SWM is enabled)</p>
<p>Note: HEAD/TAIL is disabled in freerun mode</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>11</p></td>
<td rowspan="3"><p>cr_irtx_tail_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Tail pulse H/L inverse signal (Don't care if SWM or FRM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>cr_irtx_tail_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Enable signal of tail pulse (Don't care if SWM or FRM is enabled)</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>9</p></td>
<td rowspan="3"><p>cr_irtx_head_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Tail pulse H/L inverse signal (Don't care if SWM or FRM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>cr_irtx_head_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Enable signal of head pulse (Don't care if SWM or FRM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>6</p></td>
<td rowspan="3"><p>cr_irtx_logic1_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Logic 1 H/L inverse signal (Don't care if SWM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>5</p></td>
<td rowspan="3"><p>cr_irtx_logic0_hl_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Logic 0 H/L inverse signal (Don't care if SWM is enabled)</p>
<p>0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -&gt; L)</p>
<p>1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -&gt; H)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>cr_irtx_data_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Enable signal of data phase (Don't care if SWM or FRM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>cr_irtx_swm_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of IRTX Software Mode (SWM)</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>cr_irtx_mod_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of output modulation</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>1</p></td>
<td rowspan="3"><p>cr_irtx_out_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Output inverse signal</p>
<p>1'b0: Output stays at Low during idle state</p>
<p>1'b1: Output stays at High during idle state</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_irtx_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of IRTX function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irtx-int-sts">
<h2>irtx_int_sts<a class="headerlink" href="#irtx-int-sts" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a604</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_int_sts.svg" src="../_images/ir_irtx_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>cr_irtx_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of irtx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>25</p></td>
<td><p>cr_irtx_frdy_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of irtx_frdy_int</p></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>cr_irtx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of irtx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>23:19</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>cr_irtx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of irtx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>15:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>cr_irtx_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of irtx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>9</p></td>
<td><p>cr_irtx_frdy_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of irtx_frdy_int</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_irtx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of irtx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>7:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>irtx_fer_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>IRTX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>irtx_frdy_int</p></td>
<td><p>r</p></td>
<td><p>1'b1</p></td>
<td><p>IRTX FIFO ready (tx_fifo_cnt &gt; tx_fifo_th) interrupt, auto-cleared when data is pushed</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>irtx_end_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>IRTX transfer end interrupt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-pulse-width">
<h2>irtx_pulse_width<a class="headerlink" href="#irtx-pulse-width" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a610</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_pulse_width.svg" src="../_images/ir_irtx_pulse_width.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>cr_irtx_mod_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd34</p></td>
<td><p>Modulation phase 1 width</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>cr_irtx_mod_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd17</p></td>
<td><p>Modulation phase 0 width</p></td>
</tr>
<tr class="row-even"><td><p>15:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>cr_irtx_pw_unit</p></td>
<td><p>r/w</p></td>
<td><p>12'd1124</p></td>
<td><p>Pulse width unit</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-pw-0">
<h2>irtx_pw_0<a class="headerlink" href="#irtx-pw-0" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a614</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_pw_0.svg" src="../_images/ir_irtx_pw_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>cr_irtx_logic1_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd2</p></td>
<td><p>Pulse width of logic1 phase 1 (Don't care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>cr_irtx_logic1_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd0</p></td>
<td><p>Pulse width of logic1 phase 0 (Don't care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>cr_irtx_logic0_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd0</p></td>
<td><p>Pulse width of logic0 phase 1 (Don't care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_irtx_logic0_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd0</p></td>
<td><p>Pulse width of logic0 phase 0 (Don't care if SWM is enabled)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-pw-1">
<h2>irtx_pw_1<a class="headerlink" href="#irtx-pw-1" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a618</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_pw_1.svg" src="../_images/ir_irtx_pw_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>cr_irtx_tail_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd0</p></td>
<td><p>Pulse width of tail pulse phase 1 (Don't care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>cr_irtx_tail_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd0</p></td>
<td><p>Pulse width of tail pulse phase 0 (Don't care if SWM is enabled)</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>cr_irtx_head_ph1_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd7</p></td>
<td><p>Pulse width of head pulse phase 1 (Don't care if SWM is enabled)</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_irtx_head_ph0_w</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Pulse width of head pulse phase 0 (Don't care if SWM is enabled)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-config">
<h2>irrx_config<a class="headerlink" href="#irrx-config" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a640</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_config.svg" src="../_images/ir_irrx_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:8</p></td>
<td><p>cr_irrx_deg_cnt</p></td>
<td><p>r/w</p></td>
<td><p>4'd0</p></td>
<td><p>De-glitch function cycle count</p></td>
</tr>
<tr class="row-even"><td><p>7:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>cr_irrx_deg_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of IRRX input de-glitch function</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>3:2</p></td>
<td rowspan="5"><p>cr_irrx_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2'd0</p></td>
<td rowspan="5"><p>IRRX mode</p>
<p>0: NEC</p>
<p>1: RC5</p>
<p>2: SW pulse-width detection mode (SWM)</p>
<p>3: Reserved</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>cr_irrx_in_inv</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Input inverse signal</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_irrx_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of IRRX function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="irrx-int-sts">
<h2>irrx_int_sts<a class="headerlink" href="#irrx-int-sts" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a644</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_int_sts.svg" src="../_images/ir_irrx_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:27</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>26</p></td>
<td><p>cr_irrx_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of irrx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>25</p></td>
<td><p>cr_irrx_frdy_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of irrx_frdy_int</p></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>cr_irrx_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of irrx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>23:19</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>cr_irrx_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of irrx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>15:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>cr_irrx_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of irrx_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>9</p></td>
<td><p>cr_irrx_frdy_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of irrx_frdy_int</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_irrx_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of irrx_end_int</p></td>
</tr>
<tr class="row-even"><td><p>7:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>irrx_fer_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>IRRX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>irrx_frdy_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>IRRX FIFO ready (rx_fifo_cnt &gt; rx_fifo_th) interrupt, auto-cleared when data is popped</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>irrx_end_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>IRRX transfer end interrupt</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-pw-config">
<h2>irrx_pw_config<a class="headerlink" href="#irrx-pw-config" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a648</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_pw_config.svg" src="../_images/ir_irrx_pw_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>cr_irrx_end_th</p></td>
<td><p>r/w</p></td>
<td><p>16'd8999</p></td>
<td><p>Pulse width threshold to trigger END condition</p></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>cr_irrx_data_th</p></td>
<td><p>r/w</p></td>
<td><p>16'd3399</p></td>
<td><p>Pulse width threshold for Logic0/1 detection (Don't care if SWM is enabled)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-data-count">
<h2>irrx_data_count<a class="headerlink" href="#irrx-data-count" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a650</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_data_count.svg" src="../_images/ir_irrx_data_count.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>6:0</p></td>
<td><p>sts_irrx_data_cnt</p></td>
<td><p>r</p></td>
<td><p>7'd0</p></td>
<td><p>RX data bit count (pulse-width count for SWM)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-data-word0">
<h2>irrx_data_word0<a class="headerlink" href="#irrx-data-word0" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a654</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_data_word0.svg" src="../_images/ir_irrx_data_word0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>sts_irrx_data_word0</p></td>
<td><p>r</p></td>
<td><p>32'h0</p></td>
<td><p>RX data word 0</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irrx-data-word1">
<h2>irrx_data_word1<a class="headerlink" href="#irrx-data-word1" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a658</p>
<figure class="align-center">
<img alt="../_images/ir_irrx_data_word1.svg" src="../_images/ir_irrx_data_word1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>sts_irrx_data_word1</p></td>
<td><p>r</p></td>
<td><p>32'h0</p></td>
<td><p>RX data word 1</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-fifo-config-0">
<h2>irtx_fifo_config_0<a class="headerlink" href="#irtx-fifo-config-0" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a680</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_fifo_config_0.svg" src="../_images/ir_irtx_fifo_config_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>rx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>rx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>tx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>tx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of RX FIFO</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>tx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of TX FIFO</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>rsvd</p></td>
<td><p>rsvd</p></td>
<td><p>1'b0</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>irtx_dma_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of dma_tx_req/ack interface</p></td>
</tr>
</tbody>
</table>
</section>
<section id="irtx-fifo-config-1">
<h2>irtx_fifo_config_1<a class="headerlink" href="#irtx-fifo-config-1" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a684</p>
<figure class="align-center">
<img alt="../_images/ir_irtx_fifo_config_1.svg" src="../_images/ir_irtx_fifo_config_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29:24</p></td>
<td><p>rx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>6'd0</p></td>
<td><p>RX FIFO threshold, irrx_frdy_int will not be asserted if rx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>23:18</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>17:16</p></td>
<td><p>tx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>2'd0</p></td>
<td><p>TX FIFO threshold, irtx_frdy_int &amp; dma_tx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>14:8</p></td>
<td><p>rx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>7'd0</p></td>
<td><p>RX FIFO available count</p></td>
</tr>
<tr class="row-even"><td><p>7:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>tx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>3'd4</p></td>
<td><p>TX FIFO available count</p></td>
</tr>
</tbody>
</table>
</section>
<section id="ir-fifo-wdata">
<h2>ir_fifo_wdata<a class="headerlink" href="#ir-fifo-wdata" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a688</p>
<figure class="align-center">
<img alt="../_images/ir_ir_fifo_wdata.svg" src="../_images/ir_ir_fifo_wdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="3"><p>31:0</p></td>
<td rowspan="3"><p>tx_fifo_wdata</p></td>
<td rowspan="3"><p>w</p></td>
<td rowspan="3"><p>32'h0</p></td>
<td rowspan="3"><p>IRTX  FIFO data</p>
<p>Normal Mode: Each entry contains a 32-bit data word, LSB is sent first</p>
<p>Software Mode: Each entry contains 4 pulse widths, [7:0] is the 1st pulse, [15:8] is the 2nd pulse, etc)</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="ir-fifo-rdata">
<h2>ir_fifo_rdata<a class="headerlink" href="#ir-fifo-rdata" title="永久链接至标题"></a></h2>
<p><strong>地址：</strong>  0x2000a68c</p>
<figure class="align-center">
<img alt="../_images/ir_ir_fifo_rdata.svg" src="../_images/ir_ir_fifo_rdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:0</p></td>
<td><p>rx_fifo_rdata</p></td>
<td><p>r</p></td>
<td><p>16'h0</p></td>
<td><p>IRRX FIFO pulse width data for Software Mode</p></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2021.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>