# 🚀 WEEK 1 – RTL Design & Synthesis Journey  

This week’s tasks are spread across **5 Days (55 LABS)**, focusing on **Verilog RTL Design and Synthesis**.  
Each day introduces key concepts to build a solid foundation in **digital design flow**.  

---

## 📅 Day-wise Breakdown  

### 🔹 **Day 1: Introduction to Verilog RTL Design and Synthesis**  

### 🔹 **Day 2: Timing Libs, Hierarchical vs Flat Synthesis & Efficient Flop Coding Styles**  

### 🔹 **Day 3: Combinational and Sequential Optimizations**  

### 🔹 **Day 4: GLS, Blocking vs Non-Blocking & Simulation-Synthesis Mismatch**  

### 🔹 **Day 5: Optimization in Synthesis**  

---

## 🛠️ Tools Used  

- **Icarus Verilog (iverilog)** – Simulation  
- **GTKWave** – Waveform viewing
- - **Yosys** – Logic synthesis  

---
