// Seed: 2791859149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wor  id_9;
  real id_10, id_11;
  wire id_12;
  supply1 id_13;
  always id_13 = id_6;
  assign id_13 = 1'b0 - id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_23 = 1;
  assign id_9 = "" && {id_11[""] + 1} == id_4;
  module_0(
      id_21, id_12, id_2, id_6, id_4, id_13, id_14
  );
  tri1 id_24, id_25;
  tri0 id_26, id_27;
  wire id_28 = id_7;
  wor  id_29;
  assign id_8 = id_9;
  wire id_30;
  supply1 id_31 = id_26;
  and (
      id_14,
      id_7,
      id_22,
      id_4,
      id_21,
      id_3,
      id_18,
      id_11,
      id_12,
      id_17,
      id_19,
      id_9,
      id_23,
      id_10,
      id_13
  );
  wire id_32;
  wire id_33;
  wire id_34;
  wire id_35, id_36;
  id_37 :
  assert  property  (  @  (  posedge  1  or  posedge  id_29  or  id_24  ,  negedge  1  or  posedge  1  +  id_10  -  1  or  1  )  id_27  )
    id_8 = 1;
  wire id_38;
  id_39(
      id_5
  );
  assign id_5 = 1'b0;
  wire id_40;
  wire id_41, id_42, id_43, id_44, id_45;
  id_46(
      1, id_1, id_37, 1, id_8
  );
endmodule
