
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1

# Written on Sun Dec 10 18:23:43 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                              Requested     Requested     Clock        Clock                   Clock
Level     Clock                              Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------
0 -       System                             100.0 MHz     10.000        system       system_clkgroup         4    
                                                                                                                   
0 -       mcu|PIN_CLK_X1                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     349  
                                                                                                                   
0 -       mcu|DEBUG_WRN_1_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     25   
===================================================================================================================


Clock Load Summary
******************

                                   Clock     Source                      Clock Pin                                                      Non-clock Pin     Non-clock Pin                                       
Clock                              Load      Pin                         Seq Example                                                    Seq Example       Comb Example                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             4         -                           coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0].C           -                 -                                                   
                                                                                                                                                                                                              
mcu|PIN_CLK_X1                     349       PIN_CLK_X1(port)            mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                 mcuResourcesInst.un1_CLK.I[0](inv)                  
                                                                                                                                                                                                              
mcu|DEBUG_WRN_1_inferred_clock     25        DEBUG_WRN_1.OUT[0](tri)     coreInst.debugger.modeReg.DOUT[1:0].C                          -                 coreInst.debugger.requestGen.un1_DEBUG_WRN.I[1](and)
==============================================================================================================================================================================================================
