--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o
glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78863 paths analyzed, 6362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.065ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (SLICE_X77Y99.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (1.432 - 1.540)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.DQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X105Y92.B6     net (fanout=6)        1.841   system/rst_mac
    SLICE_X105Y92.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X95Y113.C2     net (fanout=113)      2.032   system/ipb_rst<3>
    SLICE_X95Y113.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mmux_state[3]_txd[7]_wide_mux_26_OUT241
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y106.A5     net (fanout=1)        0.782   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CE      net (fanout=4)        1.078   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (0.859ns logic, 5.733ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.846 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y103.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C3     net (fanout=4)        0.618   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y111.B2     net (fanout=13)       1.485   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen4
    SLICE_X94Y111.D3     net (fanout=2)        0.473   system/eth_B.fmc2_ipb_ctrl/udp_len<3>
    SLICE_X94Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X94Y111.C2     net (fanout=1)        0.470   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X94Y111.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.A3     net (fanout=6)        0.811   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CE      net (fanout=4)        1.078   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.039ns logic, 4.935ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.846 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y103.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C3     net (fanout=4)        0.618   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y106.A2     net (fanout=13)       0.910   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd3
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen11
    SLICE_X93Y110.C1     net (fanout=2)        0.945   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
    SLICE_X93Y110.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd4
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X94Y111.C4     net (fanout=1)        0.531   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X94Y111.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.A3     net (fanout=6)        0.811   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CE      net (fanout=4)        1.078   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (1.039ns logic, 4.893ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (SLICE_X77Y99.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (1.432 - 1.540)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.DQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X105Y92.B6     net (fanout=6)        1.841   system/rst_mac
    SLICE_X105Y92.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X95Y113.C2     net (fanout=113)      2.032   system/ipb_rst<3>
    SLICE_X95Y113.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mmux_state[3]_txd[7]_wide_mux_26_OUT241
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y106.A5     net (fanout=1)        0.782   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CE      net (fanout=4)        1.078   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (0.859ns logic, 5.733ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.846 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y103.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C3     net (fanout=4)        0.618   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y111.B2     net (fanout=13)       1.485   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen4
    SLICE_X94Y111.D3     net (fanout=2)        0.473   system/eth_B.fmc2_ipb_ctrl/udp_len<3>
    SLICE_X94Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X94Y111.C2     net (fanout=1)        0.470   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X94Y111.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.A3     net (fanout=6)        0.811   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CE      net (fanout=4)        1.078   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.039ns logic, 4.935ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.846 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y103.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C3     net (fanout=4)        0.618   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y106.A2     net (fanout=13)       0.910   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd3
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen11
    SLICE_X93Y110.C1     net (fanout=2)        0.945   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
    SLICE_X93Y110.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd4
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X94Y111.C4     net (fanout=1)        0.531   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X94Y111.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.A3     net (fanout=6)        0.811   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CE      net (fanout=4)        1.078   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X77Y99.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (1.039ns logic, 4.893ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10 (SLICE_X79Y98.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_mac (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (1.432 - 1.540)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_mac to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y115.DQ     Tcko                  0.337   system/rst_mac
                                                       system/rst/rst_mac
    SLICE_X105Y92.B6     net (fanout=6)        1.841   system/rst_mac
    SLICE_X105Y92.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/tx/addr<2>
                                                       system/Mmux_ipb_rst<3>11
    SLICE_X95Y113.C2     net (fanout=113)      2.032   system/ipb_rst<3>
    SLICE_X95Y113.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mmux_state[3]_txd[7]_wide_mux_26_OUT241
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv_SW0
    SLICE_X91Y106.A5     net (fanout=1)        0.782   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/N4
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y98.CE      net (fanout=4)        1.076   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y98.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (0.859ns logic, 5.731ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.972ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.846 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y103.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C3     net (fanout=4)        0.618   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y111.B2     net (fanout=13)       1.485   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y111.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen4
    SLICE_X94Y111.D3     net (fanout=2)        0.473   system/eth_B.fmc2_ipb_ctrl/udp_len<3>
    SLICE_X94Y111.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X94Y111.C2     net (fanout=1)        0.470   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X94Y111.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.A3     net (fanout=6)        0.811   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y98.CE      net (fanout=4)        1.076   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y98.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (1.039ns logic, 4.933ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.846 - 0.911)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y103.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C3     net (fanout=4)        0.618   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X85Y103.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y106.A2     net (fanout=13)       0.910   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd3
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen11
    SLICE_X93Y110.C1     net (fanout=2)        0.945   system/eth_B.fmc2_ipb_ctrl/udp_len<10>
    SLICE_X93Y110.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd4
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X94Y111.C4     net (fanout=1)        0.531   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o112
    SLICE_X94Y111.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/udp_len<2>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.A3     net (fanout=6)        0.811   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/len[8]_GND_144_o_add_11_OUT<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y98.CE      net (fanout=4)        1.076   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0337_inv
    SLICE_X79Y98.CLK     Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr<10>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/rdAddr_10
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.039ns logic, 4.891ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_5 (SLICE_X82Y83.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.688 - 0.654)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y82.DQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1
    SLICE_X82Y83.B2      net (fanout=14)       0.419   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
    SLICE_X82Y83.CLK     Tah         (-Th)     0.103   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_xor<5>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_5
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (-0.005ns logic, 0.419ns route)
                                                       (-1.2% logic, 101.2% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y16.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_4 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.544 - 0.396)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_4 to system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y84.AQ         Tcko                  0.098   system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer<7>
                                                          system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer_4
    RAMB36_X5Y16.DIADI4     net (fanout=1)        0.264   system/eth_B.phy_ipb_ctrl/rxbuf/inByteBuffer<4>
    RAMB36_X5Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          system/eth_B.phy_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.164ns (-0.100ns logic, 0.264ns route)
                                                          (-61.0% logic, 161.0% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y18.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/rxbuf/inByteBuffer_7 (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.536 - 0.391)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/rxbuf/inByteBuffer_7 to system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y94.DQ         Tcko                  0.098   system/eth_B.fmc2_ipb_ctrl/rxbuf/inByteBuffer<7>
                                                          system/eth_B.fmc2_ipb_ctrl/rxbuf/inByteBuffer_7
    RAMB36_X5Y18.DIADI7     net (fanout=1)        0.264   system/eth_B.fmc2_ipb_ctrl/rxbuf/inByteBuffer<7>
    RAMB36_X5Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          system/eth_B.fmc2_ipb_ctrl/rxbuf/fifo/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.164ns (-0.100ns logic, 0.264ns route)
                                                          (-61.0% logic, 161.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4610 paths analyzed, 523 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/hb/heartbeat_process.pwm_timer_28 (SLICE_X23Y28.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_30 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_28 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.576ns (0.185 - 0.761)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_30 to system/hb/heartbeat_process.pwm_timer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.CMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_30
    SLICE_X25Y35.D5      net (fanout=3)        0.940   system/hb/heartbeat_process.pwm_timer<30>
    SLICE_X25Y35.D       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>6
    SLICE_X23Y22.C2      net (fanout=1)        4.007   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y28.A3      net (fanout=16)       0.639   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y28.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<28>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT211
                                                       system/hb/heartbeat_process.pwm_timer_28
    -------------------------------------------------  ---------------------------
    Total                                      6.215ns (0.629ns logic, 5.586ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_26 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_28 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.576ns (0.185 - 0.761)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_26 to system/hb/heartbeat_process.pwm_timer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.DMUX    Tshcko                0.422   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_26
    SLICE_X23Y27.A2      net (fanout=3)        0.749   system/hb/heartbeat_process.pwm_timer<26>
    SLICE_X23Y27.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C5      net (fanout=1)        2.918   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y28.A3      net (fanout=16)       0.639   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y28.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<28>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT211
                                                       system/hb/heartbeat_process.pwm_timer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (0.631ns logic, 4.306ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_29 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_28 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.576ns (0.185 - 0.761)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_29 to system/hb/heartbeat_process.pwm_timer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_29
    SLICE_X23Y27.A4      net (fanout=3)        0.564   system/hb/heartbeat_process.pwm_timer<29>
    SLICE_X23Y27.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C5      net (fanout=1)        2.918   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y28.A3      net (fanout=16)       0.639   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y28.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<28>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT211
                                                       system/hb/heartbeat_process.pwm_timer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (0.629ns logic, 4.121ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point system/hb/heartbeat_process.pwm_timer_19 (SLICE_X23Y26.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_30 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (0.185 - 0.631)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_30 to system/hb/heartbeat_process.pwm_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.CMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_30
    SLICE_X25Y35.D5      net (fanout=3)        0.940   system/hb/heartbeat_process.pwm_timer<30>
    SLICE_X25Y35.D       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>6
    SLICE_X23Y22.C2      net (fanout=1)        4.007   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y26.A3      net (fanout=16)       0.754   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y26.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<25>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT111
                                                       system/hb/heartbeat_process.pwm_timer_19
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (0.629ns logic, 5.701ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_26 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (0.185 - 0.631)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_26 to system/hb/heartbeat_process.pwm_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.DMUX    Tshcko                0.422   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_26
    SLICE_X23Y27.A2      net (fanout=3)        0.749   system/hb/heartbeat_process.pwm_timer<26>
    SLICE_X23Y27.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C5      net (fanout=1)        2.918   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y26.A3      net (fanout=16)       0.754   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y26.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<25>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT111
                                                       system/hb/heartbeat_process.pwm_timer_19
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (0.631ns logic, 4.421ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_29 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (0.185 - 0.631)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_29 to system/hb/heartbeat_process.pwm_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_29
    SLICE_X23Y27.A4      net (fanout=3)        0.564   system/hb/heartbeat_process.pwm_timer<29>
    SLICE_X23Y27.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C5      net (fanout=1)        2.918   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y26.A3      net (fanout=16)       0.754   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y26.CLK     Tas                   0.073   system/hb/heartbeat_process.pwm_timer<25>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT111
                                                       system/hb/heartbeat_process.pwm_timer_19
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (0.629ns logic, 4.236ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point system/hb/heartbeat_process.pwm_timer_25 (SLICE_X23Y26.D3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_30 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (0.185 - 0.631)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_30 to system/hb/heartbeat_process.pwm_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.CMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_30
    SLICE_X25Y35.D5      net (fanout=3)        0.940   system/hb/heartbeat_process.pwm_timer<30>
    SLICE_X25Y35.D       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>6
    SLICE_X23Y22.C2      net (fanout=1)        4.007   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y26.D3      net (fanout=16)       0.744   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y26.CLK     Tas                   0.070   system/hb/heartbeat_process.pwm_timer<25>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT181
                                                       system/hb/heartbeat_process.pwm_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (0.626ns logic, 5.691ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_26 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (0.185 - 0.631)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_26 to system/hb/heartbeat_process.pwm_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.DMUX    Tshcko                0.422   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_26
    SLICE_X23Y27.A2      net (fanout=3)        0.749   system/hb/heartbeat_process.pwm_timer<26>
    SLICE_X23Y27.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C5      net (fanout=1)        2.918   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y26.D3      net (fanout=16)       0.744   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y26.CLK     Tas                   0.070   system/hb/heartbeat_process.pwm_timer<25>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT181
                                                       system/hb/heartbeat_process.pwm_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (0.628ns logic, 4.411ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/hb/heartbeat_process.pwm_timer_29 (FF)
  Destination:          system/hb/heartbeat_process.pwm_timer_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (0.185 - 0.631)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/hb/heartbeat_process.pwm_timer_29 to system/hb/heartbeat_process.pwm_timer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BMUX    Tshcko                0.420   system/hb/heartbeat_process.pwm_timer<4>
                                                       system/hb/heartbeat_process.pwm_timer_29
    SLICE_X23Y27.A4      net (fanout=3)        0.564   system/hb/heartbeat_process.pwm_timer<29>
    SLICE_X23Y27.A       Tilo                  0.068   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>5
    SLICE_X23Y22.C5      net (fanout=1)        2.918   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>4
    SLICE_X23Y22.C       Tilo                  0.068   system/hb/heartbeat_process.pwm_timer<9>
                                                       system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o<31>7
    SLICE_X23Y26.D3      net (fanout=16)       0.744   system/hb/GND_51_o_heartbeat_process.pwm_timer[31]_equal_2_o
    SLICE_X23Y26.CLK     Tas                   0.070   system/hb/heartbeat_process.pwm_timer<25>
                                                       system/hb/Mmux_heartbeat_process.pwm_timer[31]_GND_51_o_mux_3_OUT181
                                                       system/hb/heartbeat_process.pwm_timer_25
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (0.626ns logic, 4.226ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X57Y116.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y116.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X57Y116.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X57Y116.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X57Y116.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y116.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X57Y116.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_8
    SLICE_X57Y116.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.043ns logic, 0.072ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_16 (SLICE_X60Y118.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_16 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_16 to system/cdce_synch/cdce_control.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y118.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_16
    SLICE_X60Y118.A5     net (fanout=3)        0.076   system/cdce_synch/cdce_control.timer_16
    SLICE_X60Y118.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT81
                                                       system/cdce_synch/cdce_control.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.039ns logic, 0.076ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X10Y71.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP 
"system_glib_pll_clkout1"         TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP "system_glib_pll_clkout1"
        TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0492<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X38Y101.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72400 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.849ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X41Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.484ns (Levels of Logic = 10)
  Clock Path Skew:      -0.160ns (2.379 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X65Y82.C1      net (fanout=5)        0.997   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y82.SR      net (fanout=15)       2.339   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.484ns (1.776ns logic, 10.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_15 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.420ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (2.379 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_15 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_15
    SLICE_X65Y82.C2      net (fanout=5)        0.933   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y82.SR      net (fanout=15)       2.339   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.420ns (1.776ns logic, 10.644ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.308ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.379 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X65Y80.C3      net (fanout=4)        1.041   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X65Y80.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A3      net (fanout=2)        0.743   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y82.SR      net (fanout=15)       2.339   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (1.776ns logic, 10.532ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X41Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.484ns (Levels of Logic = 10)
  Clock Path Skew:      -0.160ns (2.379 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X65Y82.C1      net (fanout=5)        0.997   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y82.SR      net (fanout=15)       2.339   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.484ns (1.776ns logic, 10.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_15 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.420ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (2.379 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_15 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_15
    SLICE_X65Y82.C2      net (fanout=5)        0.933   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y82.SR      net (fanout=15)       2.339   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.420ns (1.776ns logic, 10.644ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.308ns (Levels of Logic = 10)
  Clock Path Skew:      -0.157ns (2.379 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X65Y80.C3      net (fanout=4)        1.041   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X65Y80.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A3      net (fanout=2)        0.743   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X41Y82.SR      net (fanout=15)       2.339   system/sram2_if/sramInterface/_n0147
    SLICE_X41Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (1.776ns logic, 10.532ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X36Y82.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.291ns (Levels of Logic = 10)
  Clock Path Skew:      -0.161ns (2.378 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X65Y82.C1      net (fanout=5)        0.997   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y82.SR      net (fanout=15)       2.204   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y82.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.291ns (1.718ns logic, 10.573ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_15 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.227ns (Levels of Logic = 10)
  Clock Path Skew:      -0.160ns (2.378 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_15 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_15
    SLICE_X65Y82.C2      net (fanout=5)        0.933   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y82.SR      net (fanout=15)       2.204   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y82.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.227ns (1.718ns logic, 10.509ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.115ns (Levels of Logic = 10)
  Clock Path Skew:      -0.158ns (2.378 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X65Y80.C3      net (fanout=4)        1.041   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X65Y80.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A3      net (fanout=2)        0.743   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.D2      net (fanout=39)       0.504   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X60Y85.DMUX    Tilo                  0.196   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X60Y87.B4      net (fanout=1)        0.537   system/ipb_fabric/N36
    SLICE_X60Y87.B       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X60Y87.C       Tilo                  0.068   ics874003_fsel_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X31Y107.B3     net (fanout=4)        2.421   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X31Y107.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X31Y107.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X31Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X30Y107.B1     net (fanout=7)        0.496   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X30Y107.B      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X36Y82.SR      net (fanout=15)       2.204   system/sram2_if/sramInterface/_n0147
    SLICE_X36Y82.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.115ns (1.718ns logic, 10.397ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_0 (SLICE_X40Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/addr_to_slave_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 1)
  Clock Path Skew:      0.131ns (1.194 - 1.063)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/addr_to_slave_0 to system/sram2_if/sramInterface/ADDR_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.AQ      Tcko                  0.098   user_ipb_mosi[0]_ipb_addr<3>
                                                       system/ipb_arb/addr_to_slave_0
    SLICE_X40Y79.A5      net (fanout=289)      0.323   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X40Y79.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O11
                                                       system/sram2_if/sramInterface/ADDR_O_0
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.022ns logic, 0.323ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_3 (SLICE_X40Y79.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/addr_to_slave_3 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.131ns (1.194 - 1.063)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/addr_to_slave_3 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.DQ      Tcko                  0.098   user_ipb_mosi[0]_ipb_addr<3>
                                                       system/ipb_arb/addr_to_slave_3
    SLICE_X40Y79.D4      net (fanout=86)       0.348   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X40Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.021ns logic, 0.348ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_1 (SLICE_X40Y79.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/addr_to_slave_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.131ns (1.194 - 1.063)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/addr_to_slave_1 to system/sram2_if/sramInterface/ADDR_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.BQ      Tcko                  0.098   user_ipb_mosi[0]_ipb_addr<3>
                                                       system/ipb_arb/addr_to_slave_1
    SLICE_X40Y79.B4      net (fanout=285)      0.357   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X40Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<3>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O121
                                                       system/sram2_if/sramInterface/ADDR_O_1
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.021ns logic, 0.357ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X10Y71.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP 
"system_glib_pll_clkout1_0"         TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 243859 paths analyzed, 12937 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.260ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (SLICE_X62Y82.A3), 754 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.398ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (1.501 - 1.553)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.C       Tshcko                1.355   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP
    SLICE_X70Y85.B2      net (fanout=1)        0.889   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
    SLICE_X70Y85.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<9>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata301
    SLICE_X67Y85.D1      net (fanout=3)        0.754   system/eth_B.fmc2_ipb_ctrl/moti_rdata<7>
    SLICE_X67Y85.D       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data301
    SLICE_X61Y81.D2      net (fanout=18)       1.173   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
    SLICE_X61Y81.COUT    Topcyd                0.319   system/regs_from_ipbus<8><0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X62Y82.A3      net (fanout=1)        0.959   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<28>
    SLICE_X62Y82.CLK     Tas                   0.073   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600211
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    -------------------------------------------------  ---------------------------
    Total                                      6.398ns (2.623ns logic, 3.775ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.376ns (Levels of Logic = 12)
  Clock Path Skew:      -0.039ns (1.501 - 1.540)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y88.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y86.A1      net (fanout=11)       0.926   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y86.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X72Y83.A3      net (fanout=1)        0.590   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X72Y83.AMUX    Tilo                  0.216   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X64Y82.D4      net (fanout=5)        0.787   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X64Y82.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X61Y80.A2      net (fanout=4)        0.940   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X61Y80.COUT    Topcya                0.409   ics874003_oe_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X62Y82.A3      net (fanout=1)        0.959   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<28>
    SLICE_X62Y82.CLK     Tas                   0.073   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600211
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (2.174ns logic, 4.202ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (1.501 - 1.557)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y86.AMUX    Tshcko                1.478   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X72Y83.A3      net (fanout=1)        0.590   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X72Y83.AMUX    Tilo                  0.216   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X64Y82.D4      net (fanout=5)        0.787   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X64Y82.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X61Y80.A2      net (fanout=4)        0.940   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X61Y80.COUT    Topcya                0.409   ics874003_oe_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.AMUX    Tcina                 0.213   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X62Y82.A3      net (fanout=1)        0.959   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<28>
    SLICE_X62Y82.CLK     Tas                   0.073   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600211
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_28
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (3.075ns logic, 3.276ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23 (SLICE_X56Y94.D3), 619 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC (RAM)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 8)
  Clock Path Skew:      -0.062ns (1.493 - 1.555)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.CMUX    Tshcko                1.493   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC
    SLICE_X68Y90.B1      net (fanout=1)        0.896   system/eth_B.phy_ipb_ctrl/packet_req_len<4>
    SLICE_X68Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_func<2>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata271
    SLICE_X66Y93.A3      net (fanout=5)        0.778   system/eth_B.phy_ipb_ctrl/moti_rdata<4>
    SLICE_X66Y93.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/state_FSM_FFd3-In1
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data271
    SLICE_X59Y90.A2      net (fanout=18)       1.131   system/eth_B.phy_ipb_ctrl/trans/rx_data<4>
    SLICE_X59Y90.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X59Y91.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X59Y91.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X59Y92.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X59Y92.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X59Y93.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X59Y93.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X59Y94.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X59Y94.DMUX    Tcind                 0.315   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X56Y94.D3      net (fanout=1)        0.943   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<23>
    SLICE_X56Y94.CLK     Tas                   0.028   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<23>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n0600161
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (2.615ns logic, 3.748ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA (RAM)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.225ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (1.493 - 1.555)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AMUX    Tshcko                1.478   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X70Y92.A4      net (fanout=1)        0.711   system/eth_B.phy_ipb_ctrl/packet_req_len<0>
    SLICE_X70Y92.AMUX    Tilo                  0.217   system/eth_B.phy_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X64Y91.D4      net (fanout=5)        0.631   system/eth_B.phy_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X64Y91.DMUX    Tilo                  0.218   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X59Y89.A2      net (fanout=4)        0.963   system/eth_B.phy_ipb_ctrl/trans/rx_data<0>
    SLICE_X59Y89.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/tx/hdr<20>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X59Y90.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X59Y90.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X59Y91.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X59Y91.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X59Y92.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X59Y92.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X59Y93.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X59Y93.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X59Y94.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X59Y94.DMUX    Tcind                 0.315   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X56Y94.D3      net (fanout=1)        0.943   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<23>
    SLICE_X56Y94.CLK     Tas                   0.028   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<23>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n0600161
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (2.977ns logic, 3.248ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (1.493 - 1.541)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y87.AQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X74Y87.C1      net (fanout=10)       0.670   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X74Y87.CMUX    Tilo                  0.198   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC
    SLICE_X68Y90.B1      net (fanout=1)        0.896   system/eth_B.phy_ipb_ctrl/packet_req_len<4>
    SLICE_X68Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_func<2>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata271
    SLICE_X66Y93.A3      net (fanout=5)        0.778   system/eth_B.phy_ipb_ctrl/moti_rdata<4>
    SLICE_X66Y93.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/state_FSM_FFd3-In1
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data271
    SLICE_X59Y90.A2      net (fanout=18)       1.131   system/eth_B.phy_ipb_ctrl/trans/rx_data<4>
    SLICE_X59Y90.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X59Y91.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X59Y91.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X59Y92.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X59Y92.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X59Y93.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X59Y93.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X59Y94.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X59Y94.DMUX    Tcind                 0.315   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X56Y94.D3      net (fanout=1)        0.943   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<23>
    SLICE_X56Y94.CLK     Tas                   0.028   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<23>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n0600161
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_23
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.701ns logic, 4.418ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (SLICE_X62Y82.B2), 781 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 10)
  Clock Path Skew:      -0.052ns (1.501 - 1.553)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.C       Tshcko                1.355   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen22/DP
    SLICE_X70Y85.B2      net (fanout=1)        0.889   system/eth_B.fmc2_ipb_ctrl/packet_req_len<7>
    SLICE_X70Y85.BMUX    Tilo                  0.205   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<9>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata301
    SLICE_X67Y85.D1      net (fanout=3)        0.754   system/eth_B.fmc2_ipb_ctrl/moti_rdata<7>
    SLICE_X67Y85.D       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data301
    SLICE_X61Y81.D2      net (fanout=18)       1.173   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<7>
    SLICE_X61Y81.COUT    Topcyd                0.319   system/regs_from_ipbus<8><0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<7>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.BMUX    Tcinb                 0.273   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X62Y82.B2      net (fanout=1)        0.859   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X62Y82.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (2.680ns logic, 3.675ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.333ns (Levels of Logic = 12)
  Clock Path Skew:      -0.039ns (1.501 - 1.540)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y88.AQ      Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y86.A1      net (fanout=11)       0.926   system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X72Y86.AMUX    Tilo                  0.196   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X72Y83.A3      net (fanout=1)        0.590   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X72Y83.AMUX    Tilo                  0.216   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X64Y82.D4      net (fanout=5)        0.787   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X64Y82.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X61Y80.A2      net (fanout=4)        0.940   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X61Y80.COUT    Topcya                0.409   ics874003_oe_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.BMUX    Tcinb                 0.273   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X62Y82.B2      net (fanout=1)        0.859   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X62Y82.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.333ns (2.231ns logic, 4.102ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA (RAM)
  Destination:          system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (1.501 - 1.557)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA to system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y86.AMUX    Tshcko                1.478   system/eth_B.fmc2_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA
    SLICE_X72Y83.A3      net (fanout=1)        0.590   system/eth_B.fmc2_ipb_ctrl/packet_req_len<0>
    SLICE_X72Y83.AMUX    Tilo                  0.216   system/eth_B.fmc2_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.fmc2_ipb_ctrl/shim/Mmux_moti_rdata11
    SLICE_X64Y82.D4      net (fanout=5)        0.787   system/eth_B.fmc2_ipb_ctrl/trans/rx/pkt_rdata[9]_GND_147_o_add_2_OUT<0>
    SLICE_X64Y82.DMUX    Tilo                  0.218   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/Mmux_rx_data11
    SLICE_X61Y80.A2      net (fanout=4)        0.940   system/eth_B.fmc2_ipb_ctrl/trans/rx_data<0>
    SLICE_X61Y80.COUT    Topcya                0.409   ics874003_oe_OBUF
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X61Y81.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X61Y82.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<8>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X61Y83.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X61Y84.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X61Y85.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<20>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X61Y86.COUT    Tbyp                  0.078   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<24>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.CIN     net (fanout=1)        0.000   system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X61Y87.BMUX    Tcinb                 0.273   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X62Y82.B2      net (fanout=1)        0.859   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<29>
    SLICE_X62Y82.CLK     Tas                   0.070   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/Mmux__n0600221
                                                       system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_result_29
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (3.132ns logic, 3.176ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y19.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.802 - 0.637)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y103.AQ            Tcko                  0.115   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.ADDRARDADDRL14 net (fanout=4)        0.529   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.547ns (0.018ns logic, 0.529ns route)
                                                              (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y19.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.802 - 0.637)
  Source Clock:         user_clk125_2_bufg rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y103.AQ            Tcko                  0.115   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.ADDRARDADDRU14 net (fanout=4)        0.529   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    RAMB36_X4Y19.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.547ns (0.018ns logic, 0.529ns route)
                                                              (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X2Y14.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.566 - 0.416)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X30Y38.CQ           Tcko                  0.115   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                            usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB18_X2Y14.ADDRARDADDR8 net (fanout=4)        0.158   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB18_X2Y14.RDCLK        Trckc_ADDRA (-Th)     0.097   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                            usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.176ns (0.018ns logic, 0.158ns route)
                                                            (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62566 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.649ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X37Y71.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X65Y82.C1      net (fanout=5)        0.997   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (1.584ns logic, 8.813ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_15 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.492 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_15 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_15
    SLICE_X65Y82.C2      net (fanout=5)        0.933   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.333ns (1.584ns logic, 8.749ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.221ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.492 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X65Y80.C3      net (fanout=4)        1.041   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X65Y80.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A3      net (fanout=2)        0.743   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     10.221ns (1.584ns logic, 8.637ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X37Y71.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X65Y82.C1      net (fanout=5)        0.997   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (1.584ns logic, 8.813ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_15 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.492 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_15 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_15
    SLICE_X65Y82.C2      net (fanout=5)        0.933   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.333ns (1.584ns logic, 8.749ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.221ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.492 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X65Y80.C3      net (fanout=4)        1.041   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X65Y80.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A3      net (fanout=2)        0.743   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     10.221ns (1.584ns logic, 8.637ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X37Y71.SR), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_17 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (2.492 - 2.539)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_17 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y82.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_17
    SLICE_X65Y82.C1      net (fanout=5)        0.997   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (1.584ns logic, 8.813ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_15 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (2.492 - 2.538)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_15 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y83.DQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_15
    SLICE_X65Y82.C2      net (fanout=5)        0.933   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_input<7>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A1      net (fanout=2)        0.963   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.333ns (1.584ns logic, 8.749ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_21 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      10.221ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (2.492 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_21 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.BQ      Tcko                  0.337   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_arb/addr_to_slave_21
    SLICE_X65Y80.C3      net (fanout=4)        1.041   user_ipb_mosi[0]_ipb_addr<21>
    SLICE_X65Y80.C       Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A3      net (fanout=2)        0.743   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o3
    SLICE_X60Y81.A       Tilo                  0.068   system/ipb_arb/bus_busy
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X63Y85.D2      net (fanout=7)        1.004   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X63Y85.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx_data<25>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X60Y85.B6      net (fanout=1)        0.246   system/ipb_fabric/N01
    SLICE_X60Y85.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/tx/words<8>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B3      net (fanout=39)       0.594   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X61Y88.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<27>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C4      net (fanout=33)       0.423   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X60Y86.C       Tilo                  0.068   system/ipb_arb/master<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X60Y86.D3      net (fanout=4)        0.348   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X60Y86.DMUX    Tilo                  0.190   system/ipb_arb/master<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y47.B1      net (fanout=7)        2.294   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X48Y47.D6      net (fanout=7)        0.258   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X48Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.readCounter<1>
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y71.SR      net (fanout=9)        1.686   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y71.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     10.221ns (1.584ns logic, 8.637ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_9 (SLICE_X30Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_9 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.438 - 0.403)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_9 to system/sram1_if/bist/prbsPatterGenerator/pdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.AQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<13>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_9
    SLICE_X30Y57.B5      net (fanout=1)        0.116   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<9>
    SLICE_X30Y57.CLK     Tah         (-Th)     0.099   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<9>_rt
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (-0.001ns logic, 0.116ns route)
                                                       (-0.9% logic, 100.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X43Y96.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/clk_31_25_B_from_glib_pll rising at 36.000ns
  Destination Clock:    system/clk_31_25_B_from_glib_pll rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y96.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X43Y96.A5      net (fanout=3)        0.070   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X43Y96.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.016ns logic, 0.070ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X36Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.AQ      Tcko                  0.115   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X36Y67.A5      net (fanout=58)       0.078   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X36Y67.CLK     Tah         (-Th)     0.101   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.014ns logic, 0.078ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0492<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X38Y101.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X60Y109.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X60Y109.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X60Y109.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.314ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (SLICE_X63Y118.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X64Y115.D2     net (fanout=2)        0.999   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X64Y115.D      Tilo                  0.068   system/fmc1_phase_mon_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.B5     net (fanout=2)        0.423   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X65Y114.BMUX   Tilo                  0.196   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y118.CE     net (fanout=5)        0.869   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y118.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (0.919ns logic, 2.291ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.099ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y117.CQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14
    SLICE_X62Y116.A1     net (fanout=2)        0.586   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<14>
    SLICE_X62Y116.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X65Y114.B3     net (fanout=2)        0.735   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.BMUX   Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y118.CE     net (fanout=5)        0.869   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y118.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (0.909ns logic, 2.190ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.100ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y118.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X62Y116.A3     net (fanout=2)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X62Y116.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X65Y114.B3     net (fanout=2)        0.735   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.BMUX   Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y118.CE     net (fanout=5)        0.869   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y118.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.909ns logic, 2.191ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (SLICE_X63Y117.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.201ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X64Y115.D2     net (fanout=2)        0.999   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X64Y115.D      Tilo                  0.068   system/fmc1_phase_mon_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.B5     net (fanout=2)        0.423   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X65Y114.BMUX   Tilo                  0.196   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y117.CE     net (fanout=5)        0.860   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y117.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.919ns logic, 2.282ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y118.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X62Y116.A3     net (fanout=2)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X62Y116.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X65Y114.B3     net (fanout=2)        0.735   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.BMUX   Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y117.CE     net (fanout=5)        0.860   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y117.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.909ns logic, 2.182ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y117.CQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14
    SLICE_X62Y116.A1     net (fanout=2)        0.586   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<14>
    SLICE_X62Y116.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X65Y114.B3     net (fanout=2)        0.735   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.BMUX   Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y117.CE     net (fanout=5)        0.860   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y117.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (0.909ns logic, 2.181ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (SLICE_X63Y117.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.201ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X64Y115.D2     net (fanout=2)        0.999   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X64Y115.D      Tilo                  0.068   system/fmc1_phase_mon_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.B5     net (fanout=2)        0.423   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X65Y114.BMUX   Tilo                  0.196   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y117.CE     net (fanout=5)        0.860   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y117.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.919ns logic, 2.282ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y118.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X62Y116.A3     net (fanout=2)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X62Y116.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X65Y114.B3     net (fanout=2)        0.735   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.BMUX   Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y117.CE     net (fanout=5)        0.860   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y117.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.909ns logic, 2.182ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y117.CQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_14
    SLICE_X62Y116.A1     net (fanout=2)        0.586   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<14>
    SLICE_X62Y116.A      Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>3
    SLICE_X65Y114.B3     net (fanout=2)        0.735   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X65Y114.BMUX   Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv1
    SLICE_X63Y117.CE     net (fanout=5)        0.860   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o_inv
    SLICE_X63Y117.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (0.909ns logic, 2.181ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X60Y115.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y115.CQ     Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    SLICE_X60Y115.AI     net (fanout=2)        0.149   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<6>
    SLICE_X60Y115.CLK    Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.028ns logic, 0.149ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (SLICE_X63Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y114.AQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X63Y114.A5     net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X63Y114.CLK    Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>_rt
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_timer_cy<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (SLICE_X63Y115.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y115.AQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    SLICE_X63Y115.A5     net (fanout=2)        0.066   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<4>
    SLICE_X63Y115.CLK    Tah         (-Th)     0.017   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_timer_lut<4>_INV_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_timer_cy<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X60Y109.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X60Y109.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X60Y109.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.159ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    29.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.DQ     Tcko                  0.337   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D4      net (fanout=5)        1.094   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.DMUX    Tilo                  0.191   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.240   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y95.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.825ns logic, 1.334ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    30.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y89.AQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D5      net (fanout=352)      0.662   user_reset
    SLICE_X78Y95.DMUX    Tilo                  0.196   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.240   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y95.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.830ns logic, 0.902ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  30.032ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.968ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.DQ     Tcko                  0.337   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D4      net (fanout=5)        1.094   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.D       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.469   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.405ns logic, 1.563ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.464ns (requirement - data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.536ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y89.AQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D5      net (fanout=352)      0.662   user_reset
    SLICE_X78Y95.D       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.469   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (0.405ns logic, 1.131ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y89.AQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D5      net (fanout=352)      0.279   user_reset
    SLICE_X78Y95.DMUX    Tilo                  0.081   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.091   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y95.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.254ns logic, 0.370ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.DQ     Tcko                  0.098   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D4      net (fanout=5)        0.476   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.DMUX    Tilo                  0.080   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.091   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X79Y95.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.253ns logic, 0.567ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.601ns (data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y89.AQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X78Y95.D5      net (fanout=352)      0.279   user_reset
    SLICE_X78Y95.D       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.190   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.132ns logic, 0.469ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.798ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y103.DQ     Tcko                  0.098   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X78Y95.D4      net (fanout=5)        0.476   system/regs_from_ipbus<11><12>
    SLICE_X78Y95.D       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.190   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.132ns logic, 0.666ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      7.065ns|            0|            0|            0|       457692|
| TS_clk125_2_n                 |      8.000ns|      7.065ns|      6.815ns|            0|            0|        78863|       378825|
|  TS_system_clk_31_25_C_from_gl|     32.000ns|     12.849ns|          N/A|            0|            0|        72400|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout1_0 |     32.000ns|     27.260ns|          N/A|            0|            0|       243859|            0|
|  TS_system_clk_31_25_B_from_gl|     32.000ns|     10.649ns|          N/A|            0|            0|        62566|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
| TS_system_clk_31_25_C_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout1    |     32.000ns|      2.500ns|      2.159ns|            0|            0|            0|            4|
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.159ns|          N/A|            0|            0|            4|            0|
| TS_system_clk_31_25_B_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.884ns|            0|            0|            0|         6532|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.884ns|            0|            0|         4610|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.314ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_1_p                  |      8.000ns|      1.538ns|      1.538ns|            0|            0|            0|            0|
| TS_clk125_1_n                 |      8.000ns|      1.538ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.187|    7.451|    6.660|    5.830|
clk125_2_p     |   13.187|    7.451|    6.660|    5.830|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.187|    7.451|    6.660|    5.830|
clk125_2_p     |   13.187|    7.451|    6.660|    5.830|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.826|         |         |         |
xpoint1_clk1_p |    6.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.826|         |         |         |
xpoint1_clk1_p |    6.826|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 464224 paths, 0 nets, and 29577 connections

Design statistics:
   Minimum period:  27.260ns{1}   (Maximum frequency:  36.684MHz)
   Maximum path delay from/to any node:   2.159ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 22 17:33:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 456 MB



