INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_3/Problem_3.srcs/sources_1/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdderCLA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_3/Problem_3.srcs/sources_1/new/CLABlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLABlock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_3/Problem_3.srcs/sources_1/new/4bitCLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitCLA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_5/project_5_P1/project_5_P1.srcs/sim_1/new/fourBitAddSubSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitCLASim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/Project_6/Problem_3/Problem_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
