/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  reg [3:0] _03_;
  wire [2:0] _04_;
  wire [31:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_50z;
  wire [17:0] celloutsig_0_56z;
  wire [5:0] celloutsig_0_58z;
  wire [25:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_17z[0] | celloutsig_0_21z);
  assign celloutsig_0_33z = ~(celloutsig_0_9z[20] | celloutsig_0_23z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[181]);
  assign celloutsig_1_18z = ~(celloutsig_1_7z[1] | celloutsig_1_15z);
  assign celloutsig_0_21z = ~(celloutsig_0_13z | celloutsig_0_13z);
  assign celloutsig_0_31z = ~((celloutsig_0_29z | celloutsig_0_7z) & (celloutsig_0_15z | celloutsig_0_30z));
  assign celloutsig_0_36z = ~((celloutsig_0_15z | in_data[9]) & (celloutsig_0_31z | celloutsig_0_3z));
  assign celloutsig_0_81z = ~((celloutsig_0_50z[5] | celloutsig_0_70z) & (celloutsig_0_10z | celloutsig_0_61z));
  assign celloutsig_1_13z = ~((celloutsig_1_8z | celloutsig_1_2z) & (celloutsig_1_5z | celloutsig_1_9z));
  assign celloutsig_0_15z = ~((celloutsig_0_11z | celloutsig_0_2z) & (_00_ | celloutsig_0_8z));
  assign celloutsig_0_24z = ~((celloutsig_0_6z | celloutsig_0_20z) & (celloutsig_0_22z | celloutsig_0_17z[6]));
  assign celloutsig_0_28z = celloutsig_0_26z[1] | celloutsig_0_17z[14];
  assign celloutsig_0_23z = celloutsig_0_7z | celloutsig_0_15z;
  assign celloutsig_0_35z = ~(celloutsig_0_17z[10] ^ celloutsig_0_11z);
  assign celloutsig_0_61z = ~(celloutsig_0_58z[3] ^ celloutsig_0_16z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z ^ celloutsig_0_9z[12]);
  assign celloutsig_0_22z = ~(celloutsig_0_17z[2] ^ _01_);
  assign celloutsig_0_25z = ~(celloutsig_0_23z ^ celloutsig_0_5z[16]);
  assign celloutsig_0_27z = ~(celloutsig_0_3z ^ celloutsig_0_9z[15]);
  reg [7:0] _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _25_ <= 8'h00;
    else _25_ <= { _02_[7:5], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_42z, celloutsig_0_48z, celloutsig_0_27z };
  assign out_data[39:32] = _25_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= in_data[132:129];
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 3'h0;
    else _27_ <= celloutsig_0_5z[18:16];
  assign { _00_, _01_, _04_[0] } = _27_;
  reg [31:0] _28_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _28_ <= 32'd0;
    else _28_ <= { celloutsig_0_5z[19:11], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _05_[31:26], _02_[7:5], _05_[22:0] } = _28_;
  assign celloutsig_0_0z = in_data[11:6] / { 1'h1, in_data[10:7], in_data[0] };
  assign celloutsig_0_50z = { celloutsig_0_40z, celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_39z } / { 1'h1, _05_[19:3] };
  assign celloutsig_0_56z = { celloutsig_0_9z[17:1], celloutsig_0_38z } / { 1'h1, celloutsig_0_5z[14:10], celloutsig_0_30z, _00_, _01_, _04_[0], celloutsig_0_43z, celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_41z };
  assign celloutsig_0_14z = celloutsig_0_9z[13:5] / { 1'h1, _01_, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z, _00_, _01_, _04_[0] };
  assign celloutsig_0_17z = { celloutsig_0_0z[3:0], _00_, _01_, _04_[0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z } / { 1'h1, in_data[18:17], _00_, _01_, _04_[0], celloutsig_0_16z, _00_, _01_, _04_[0], celloutsig_0_10z, _00_, _01_, _04_[0], celloutsig_0_13z };
  assign celloutsig_0_29z = ! { celloutsig_0_9z[15:11], celloutsig_0_8z };
  assign celloutsig_0_30z = ! { celloutsig_0_26z[2], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_13z = ! in_data[17:1];
  assign celloutsig_0_34z = celloutsig_0_24z & ~(celloutsig_0_28z);
  assign celloutsig_0_70z = celloutsig_0_8z & ~(celloutsig_0_60z);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_9z = celloutsig_1_7z[1] & ~(celloutsig_1_3z[10]);
  assign celloutsig_0_1z = celloutsig_0_0z[3] & ~(celloutsig_0_0z[4]);
  assign celloutsig_0_16z = celloutsig_0_1z & ~(celloutsig_0_7z);
  assign celloutsig_0_10z = in_data[72:68] != { in_data[11:10], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_17z[6:4], celloutsig_0_10z, celloutsig_0_10z } != celloutsig_0_9z[22:18];
  assign celloutsig_0_42z = { celloutsig_0_26z[2:1], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_29z } !== { celloutsig_0_5z[9:0], celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_43z = _05_[19:17] !== in_data[46:44];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } !== in_data[18:1];
  assign celloutsig_1_5z = { celloutsig_1_3z[1], 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, _03_, celloutsig_1_2z, celloutsig_1_3z[10:1], 1'h1, celloutsig_1_0z, celloutsig_1_0z } !== in_data[126:104];
  assign celloutsig_1_15z = celloutsig_1_6z[7:2] !== { celloutsig_1_6z[4:3], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_58z = { celloutsig_0_39z[1:0], celloutsig_0_30z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_25z } | celloutsig_0_56z[14:9];
  assign celloutsig_1_7z = celloutsig_1_6z[4:1] | { celloutsig_1_6z[2:1], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_14z & celloutsig_1_9z;
  assign celloutsig_0_41z = ^ _05_[20:17];
  assign celloutsig_0_60z = ^ { celloutsig_0_49z[2], celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_33z };
  assign celloutsig_0_6z = ^ { celloutsig_0_5z[22:21], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_12z = ^ { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_39z = { _05_[5:3], celloutsig_0_28z } ~^ { celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_23z };
  assign celloutsig_0_40z = { celloutsig_0_17z[4:2], celloutsig_0_3z, _00_, _01_, _04_[0], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_38z } ~^ { celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_49z = { celloutsig_0_9z[6:2], celloutsig_0_18z } ~^ { celloutsig_0_17z[7:6], celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_48z, celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[49:27], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } ~^ { in_data[43:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[148:146], celloutsig_1_0z, _03_, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } ~^ { in_data[115:106], celloutsig_1_5z };
  assign celloutsig_0_9z = { in_data[77:50], celloutsig_0_8z } ~^ { in_data[76:53], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_2z } ~^ celloutsig_0_9z[20:18];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[4] & in_data[76]) | (celloutsig_0_1z & celloutsig_0_0z[4]));
  assign celloutsig_0_38z = ~((celloutsig_0_21z & celloutsig_0_1z) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_48z = ~((celloutsig_0_13z & celloutsig_0_22z) | (celloutsig_0_31z & celloutsig_0_32z));
  assign celloutsig_0_7z = ~((celloutsig_0_0z[1] & celloutsig_0_6z) | (celloutsig_0_0z[1] & celloutsig_0_2z));
  assign celloutsig_1_0z = ~((in_data[119] & in_data[173]) | (in_data[119] & in_data[181]));
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_5z[1]) | (celloutsig_0_4z & celloutsig_0_0z[0]));
  assign celloutsig_1_8z = ~((celloutsig_1_3z[1] & celloutsig_1_7z[3]) | (in_data[161] & celloutsig_1_5z));
  assign celloutsig_1_14z = ~((_03_[3] & celloutsig_1_6z[9]) | (celloutsig_1_9z & celloutsig_1_2z));
  assign celloutsig_0_2z = ~((in_data[54] & celloutsig_0_0z[2]) | (celloutsig_0_1z & celloutsig_0_0z[4]));
  assign celloutsig_0_20z = ~((celloutsig_0_11z & celloutsig_0_17z[11]) | (celloutsig_0_14z[7] & celloutsig_0_17z[14]));
  assign { celloutsig_1_3z[2:1], celloutsig_1_3z[10:3] } = { celloutsig_1_1z, celloutsig_1_1z, in_data[134:127] } ~^ { in_data[97:96], in_data[105:98] };
  assign _02_[4:0] = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_42z, celloutsig_0_48z, celloutsig_0_27z };
  assign _04_[2:1] = { _00_, _01_ };
  assign _05_[25:23] = _02_[7:5];
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z };
endmodule
