Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
K. Bates and B. McNutt. 2007. OLTP I/O Traces. http://traces.cs.umass.edu/index.php/storage/storage.
Li-Pin Chang , Tei-Wei Kuo, An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.187, September 25-27, 2002
Li-Pin Chang , Chun-Da Du, Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.1, p.1-36, December 2009[doi>10.1145/1640457.1640463]
Chung-Tai ChangCheng , Hsin-Hung Chen , Da-Wei Chang, DuLASP: A Workload-Aware Flash Translation Layer Exploiting both Temporal and Spatial Localities, Proceedings of the 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.388-391, August 19-22, 2012[doi>10.1109/RTCSA.2012.66]
Feng Chen , Rubao Lee , Xiaodong Zhang, Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.266-277, February 12-16, 2011
M.-L. Chiang , R.-C. Chang, Cleaning policies in mobile computers using flash memory, Journal of Systems and Software, v.48 n.3, p.213-231, Nov. 1, 1999[doi>10.1016/S0164-1212(99)00059-X]
Mong-Ling Chiao , Da-Wei Chang, ROSE: A Novel Flash Translation Layer for NAND Flash Memory Based on Hybrid Address Translation, IEEE Transactions on Computers, v.60 n.6, p.753-766, June 2011[doi>10.1109/TC.2011.67]
Devesh Tiwari , Simona Boboila , Sudharshan S. Vazhkudai , Youngjae Kim , Xiaosong Ma , Peter J. Desnoyers , Yan Solihin, Active flash: towards energy-efficient, in-situ data analytics on extreme-scale machines, Proceedings of the 11th USENIX conference on File and Storage Technologies, February 12-15, 2013, San Jose, CA
Aayush Gupta , Youngjae Kim , Bhuvan Urgaonkar, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508271]
Yang Hu , Hong Jiang , Dan Feng , Lei Tian , Hao Luo , Shuping Zhang, Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995912]
Dawoon Jung , Jeong-UK Kang , Heeseung Jo , Jin-Soo Kim , Joonwon Lee, Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.4, p.1-41, March 2010[doi>10.1145/1721695.1721706]
Jeong-Uk Kang , Jin-Soo Kim , Chanik Park , Hyoungjun Park , Joonwon Lee, A multi-channel architecture for high-performance NAND flash-based storage system, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.9, p.644-658, September, 2007[doi>10.1016/j.sysarc.2007.01.010]
Sooyong Kang , Sungmin Park , Hoyoung Jung , Hyoki Shim , Jaehyuk Cha, Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices, IEEE Transactions on Computers, v.58 n.6, p.744-758, June 2009[doi>10.1109/TC.2008.224]
Hyojun Kim , Seongjun Ahn, BPLRU: a buffer management scheme for improving random writes in flash storage, Proceedings of the 6th USENIX Conference on File and Storage Technologies, p.1-14, February 26-29, 2008, San Jose, California
Sungjin Lee , Dongkun Shin , Young-Jin Kim , Jihong Kim, LAST: locality-aware sector translation for NAND flash memory-based storage systems, ACM SIGOPS Operating Systems Review, v.42 n.6, October 2008[doi>10.1145/1453775.1453783]
Microsoft. 2009. SSD Extension for DiskSim Simulation Environment. http://research.microsoft.com/en-us/downloads/b41019e2-1d2b-44d8-b512-ba35ab814cd4/.
Microsoft. 2011. SQLIOSim. http://support.microsoft.com/kb/231619.
ONFI. 2007. Open NAND flash interface. http://www.onfi.org/documentation.html.
Chanik Park , Wonmoon Cheon , Jeonguk Kang , Kangho Roh , Wonhee Cho , Jin-Soo Kim, A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.4, p.1-23, July 2008[doi>10.1145/1376804.1376806]
C. Park, P. Talawar, D. Won, M. J. Jung, J. B. Im, S. Kim, and Y. Choi. 2006. A high performance controller for NAND flash-based solid state disk (NSSD). In Proceeding of the 21st IEEE Non-Volatile Semiconductor Memory Workshop. 17--20.
Hyunchul Park , Dongkun Shin, Buffer flush and address mapping scheme for flash memory solid-state disk, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.4-6, p.208-220, April, 2010[doi>10.1016/j.sysarc.2010.03.006]
Seung-Ho Park , Jung-Wook Park , Shin-Dug Kim , Charles C. Weems, A Pattern Adaptive NAND Flash Memory Storage Structure, IEEE Transactions on Computers, v.61 n.1, p.134-138, January 2012[doi>10.1109/TC.2010.212]
Sung Kyu Park , Youngwoo Park , Gyudong Shim , Kyu Ho Park, CAVE: channel-aware buffer management scheme for solid state disk, Proceedings of the 2011 ACM Symposium on Applied Computing, March 21-24, 2011, TaiChung, Taiwan[doi>10.1145/1982185.1982262]
Seon-yeong Park , Euiseong Seo , Ji-Yong Shin , Seungryoul Maeng , Joonwon Lee, Exploiting Internal Parallelism of Flash-based SSDs, IEEE Computer Architecture Letters, v.9 n.1, p.9-12, January 2010[doi>10.1109/L-CA.2010.3]
J. Ryu, Y. Joo, S. Park, H. Shin, and K. G. Shin. 2011. Exploiting SSD parallelism to accelerate application launch on SSDs. IEEE Electron. Lett. 47, 5, 313--315.
Samsung. 2008. 2G × 8 Bit/4G × 8 Bit/8G × 8 Bit NAND Flash Memory. http://tec.icbuy.com/upload/database/2007-09/0709031723090581428001188811389.pdf.
Yoon Jae Seong , Eyee Hyun Nam , Jin Hyuk Yoon , Hongseok Kim , Jin-yong Choi , Sookwan Lee , Young Hyun Bae , Jaejin Lee , Yookun Cho , Sang Lyul Min, Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture, IEEE Transactions on Computers, v.59 n.7, p.905-921, July 2010[doi>10.1109/TC.2010.63]
Ji-Yong Shin , Zeng-Lin Xia , Ning-Yi Xu , Rui Gao , Xiong-Fei Cai , Seungryoul Maeng , Feng-Hsiung Hsu, FTL design exploration in reconfigurable high-performance SSD for server applications, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542324]
Jia-Hao Wang , Hsin-Hung Chen , Wei-Jian Su , Da-Wei Chang, Cross-Layer Optimizations in Solid-State Drives, IEEE Embedded Systems Letters, v.3 n.4, p.109-112, December 2011[doi>10.1109/LES.2011.2168941]
Chin-Hsien Wu, A self-adjusting flash translation layer for resource-limited embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.4, p.1-26, March 2010[doi>10.1145/1721695.1721697]
Chin-Hsien Wu , Hsin-Hung Lin, Timing Analysis of System Initialization and Crash Recovery for a Segment-Based Flash Translation Layer, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-21, April 2012[doi>10.1145/2159542.2159546]
Chin-Hsien Wu , Tei-Wei Kuo, An adaptive two-level management for the flash translation layer in embedded systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233624]
Guanying Wu , Ben Eckart , Xubin He, BPAC: An adaptive write buffer management scheme for flash-based Solid State Drives, Proceedings of the 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST), p.1-6, May 03-07, 2010[doi>10.1109/MSST.2010.5496998]
