[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Fri Jun 17 14:03:36 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/exp-01/dump.vcd"
[dumpfile_mtime] "Fri Jun 17 14:02:48 2022"
[dumpfile_size] 82563
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/exp-01/risc5test.cfg"
[timestart] 118900
[size] 1855 1056
[pos] -1 -1
*-15.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[sst_width] 225
[signals_width] 182
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-Clock & Reset
@28
risc5test.clk
risc5test.rst
@200
-RAM Interface
@28
risc5test.ram_stb
risc5test.ram_we
@22
risc5test.ram_addr[21:0]
risc5test.ram_data_in[31:0]
risc5test.ram_data_out[31:0]
@28
risc5test.ram_ack
@200
-RAM Internal
@22
risc5test.ram_0.latency_cnt[3:0]
@28
risc5test.ram_0.xfer_start
@22
risc5test.ram_0.address_cnt[3:0]
@28
risc5test.ram_0.xfer_stop
risc5test.ram_0.rd_ack
@22
risc5test.ram_0.ram_addr[21:0]
@200
-PROM Interface
@28
risc5test.prom_stb
@22
risc5test.prom_addr[8:0]
risc5test.prom_data_out[31:0]
@28
risc5test.prom_ack
@200
-PROM Internal
@28
risc5test.prom_0.xfer_start
@22
risc5test.prom_0.address_cnt[3:0]
@28
risc5test.prom_0.xfer_stop
risc5test.prom_0.ack
@22
risc5test.prom_0.prom_addr[8:0]
[pattern_trace] 1
[pattern_trace] 0
