$date
  Wed Dec 13 19:51:59 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux_8x1 $end
$var reg 8 ! d[7:0] $end
$var reg 3 " s[2:0] $end
$var reg 1 # o $end
$scope module uut $end
$var reg 8 $ d[7:0] $end
$var reg 3 % s[2:0] $end
$var reg 1 & o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b000 "
0#
b00000000 $
b000 %
0&
#10000000
b11111111 !
b001 "
1#
b11111111 $
b001 %
1&
#20000000
b00111111 !
b010 "
b00111111 $
b010 %
#30000000
b11000001 !
b011 "
0#
b11000001 $
b011 %
0&
#40000000
b10011110 !
b100 "
1#
b10011110 $
b100 %
1&
#50000000
b01010101 !
b101 "
0#
b01010101 $
b101 %
0&
#60000000
b11101100 !
b110 "
1#
b11101100 $
b110 %
1&
#70000000
b00011011 !
b111 "
0#
b00011011 $
b111 %
0&
