set a(0-169) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-168 XREFS 81795 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-174 {}}} SUCCS {{258 0 0-174 {}}} CYCLES {}}
set a(0-170) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-168 XREFS 81796 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-174 {}}} SUCCS {{258 0 0-174 {}}} CYCLES {}}
set a(0-171) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-168 XREFS 81797 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-174 {}}} SUCCS {{258 0 0-174 {}}} CYCLES {}}
set a(0-172) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-168 XREFS 81798 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-174 {}}} SUCCS {{258 0 0-174 {}}} CYCLES {}}
set a(0-173) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-168 XREFS 81799 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-174 {}}} SUCCS {{259 0 0-174 {}}} CYCLES {}}
set a(0-175) {NAME aif#57:aif:aif:asn(aif#57:land.sva#1) TYPE ASSIGN PAR 0-174 XREFS 81800 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-446 {}}} CYCLES {}}
set a(0-176) {NAME aif#55:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-174 XREFS 81801 LOC {0 0.9999999250000037 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-427 {}}} CYCLES {}}
set a(0-177) {NAME aif#51:aif#1:asn(land#11.sva#1) TYPE ASSIGN PAR 0-174 XREFS 81802 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-450 {}}} CYCLES {}}
set a(0-178) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-174 XREFS 81803 LOC {0 0.9999999250000037 2 0.8616363319181835 2 0.8616363319181835 3 0.33549838322508085} PREDS {} SUCCS {{258 0 0-359 {}}} CYCLES {}}
set a(0-179) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-174 XREFS 81804 LOC {0 0.9999999250000037 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-357 {}}} CYCLES {}}
set a(0-180) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-174 XREFS 81805 LOC {0 0.9999999250000037 2 0.37788005610599723 2 0.37788005610599723 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-181) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-174 XREFS 81806 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-321 {}}} CYCLES {}}
set a(0-182) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-174 XREFS 81807 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {} SUCCS {{258 0 0-306 {}}} CYCLES {}}
set a(0-183) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-174 XREFS 81808 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{258 0 0-282 {}}} CYCLES {}}
set a(0-184) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81809 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-185 {}}} CYCLES {}}
set a(0-185) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-174 XREFS 81810 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-184 {}}} SUCCS {{259 0 0-186 {}}} CYCLES {}}
set a(0-186) {NAME if:conc#3 TYPE CONCATENATE PAR 0-174 XREFS 81811 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-185 {}}} SUCCS {{258 0 0-197 {}}} CYCLES {}}
set a(0-187) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81812 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-188 {}}} CYCLES {}}
set a(0-188) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-174 XREFS 81813 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-187 {}}} SUCCS {{259 0 0-189 {}}} CYCLES {}}
set a(0-189) {NAME if:conc#4 TYPE CONCATENATE PAR 0-174 XREFS 81814 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-188 {}}} SUCCS {{258 0 0-195 {}}} CYCLES {}}
set a(0-190) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81815 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-191 {}}} CYCLES {}}
set a(0-191) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-174 XREFS 81816 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-190 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-192) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81817 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-193 {}}} CYCLES {}}
set a(0-193) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-174 XREFS 81818 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-192 {}}} SUCCS {{259 0 0-194 {}}} CYCLES {}}
set a(0-194) {NAME if:conc#5 TYPE CONCATENATE PAR 0-174 XREFS 81819 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-191 {}} {259 0 0-193 {}}} SUCCS {{259 0 0-195 {}}} CYCLES {}}
set a(0-195) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-174 XREFS 81820 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-189 {}} {259 0 0-194 {}}} SUCCS {{259 0 0-196 {}}} CYCLES {}}
set a(0-196) {NAME if:slc TYPE READSLICE PAR 0-174 XREFS 81821 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-195 {}}} SUCCS {{259 0 0-197 {}}} CYCLES {}}
set a(0-197) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-174 XREFS 81822 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-186 {}} {259 0 0-196 {}}} SUCCS {{258 0 0-212 {}}} CYCLES {}}
set a(0-198) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81823 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-199 {}}} CYCLES {}}
set a(0-199) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-174 XREFS 81824 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-198 {}}} SUCCS {{259 0 0-200 {}}} CYCLES {}}
set a(0-200) {NAME if:not#1 TYPE NOT PAR 0-174 XREFS 81825 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-199 {}}} SUCCS {{259 0 0-201 {}}} CYCLES {}}
set a(0-201) {NAME if:conc#6 TYPE CONCATENATE PAR 0-174 XREFS 81826 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-200 {}}} SUCCS {{259 0 0-202 {}}} CYCLES {}}
set a(0-202) {NAME if:conc TYPE CONCATENATE PAR 0-174 XREFS 81827 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-201 {}}} SUCCS {{258 0 0-210 {}}} CYCLES {}}
set a(0-203) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81828 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-204 {}}} CYCLES {}}
set a(0-204) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-174 XREFS 81829 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-203 {}}} SUCCS {{259 0 0-205 {}}} CYCLES {}}
set a(0-205) {NAME if:not#2 TYPE NOT PAR 0-174 XREFS 81830 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-204 {}}} SUCCS {{259 0 0-206 {}}} CYCLES {}}
set a(0-206) {NAME if:conc#1 TYPE CONCATENATE PAR 0-174 XREFS 81831 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-205 {}}} SUCCS {{258 0 0-209 {}}} CYCLES {}}
set a(0-207) {NAME asn#199 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81832 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-208 {}}} CYCLES {}}
set a(0-208) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-174 XREFS 81833 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-207 {}}} SUCCS {{259 0 0-209 {}}} CYCLES {}}
set a(0-209) {NAME if:conc#7 TYPE CONCATENATE PAR 0-174 XREFS 81834 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-206 {}} {259 0 0-208 {}}} SUCCS {{259 0 0-210 {}}} CYCLES {}}
set a(0-210) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-174 XREFS 81835 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-202 {}} {259 0 0-209 {}}} SUCCS {{259 0 0-211 {}}} CYCLES {}}
set a(0-211) {NAME if:slc#1 TYPE READSLICE PAR 0-174 XREFS 81836 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-210 {}}} SUCCS {{259 0 0-212 {}}} CYCLES {}}
set a(0-212) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-174 XREFS 81837 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-197 {}} {259 0 0-211 {}}} SUCCS {{259 0 0-213 {}} {258 0 0-217 {}} {258 0 0-218 {}} {258 0 0-222 {}}} CYCLES {}}
set a(0-213) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-174 XREFS 81838 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-212 {}}} SUCCS {{259 0 0-214 {}}} CYCLES {}}
set a(0-214) {NAME if:not#3 TYPE NOT PAR 0-174 XREFS 81839 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-213 {}}} SUCCS {{259 0 0-215 {}}} CYCLES {}}
set a(0-215) {NAME if:conc#2 TYPE CONCATENATE PAR 0-174 XREFS 81840 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-214 {}}} SUCCS {{259 0 0-216 {}}} CYCLES {}}
set a(0-216) {NAME if:conc#9 TYPE CONCATENATE PAR 0-174 XREFS 81841 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-215 {}}} SUCCS {{258 0 0-220 {}}} CYCLES {}}
set a(0-217) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-174 XREFS 81842 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-219 {}}} CYCLES {}}
set a(0-218) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-174 XREFS 81843 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-212 {}}} SUCCS {{259 0 0-219 {}}} CYCLES {}}
set a(0-219) {NAME if:conc#10 TYPE CONCATENATE PAR 0-174 XREFS 81844 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-217 {}} {259 0 0-218 {}}} SUCCS {{259 0 0-220 {}}} CYCLES {}}
set a(0-220) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-174 XREFS 81845 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-216 {}} {259 0 0-219 {}}} SUCCS {{259 0 0-221 {}}} CYCLES {}}
set a(0-221) {NAME if:slc#2 TYPE READSLICE PAR 0-174 XREFS 81846 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-220 {}}} SUCCS {{258 0 0-224 {}}} CYCLES {}}
set a(0-222) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-174 XREFS 81847 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-212 {}}} SUCCS {{259 0 0-223 {}}} CYCLES {}}
set a(0-223) {NAME if:conc#8 TYPE CONCATENATE PAR 0-174 XREFS 81848 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-222 {}}} SUCCS {{259 0 0-224 {}}} CYCLES {}}
set a(0-224) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-174 XREFS 81849 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-221 {}} {259 0 0-223 {}}} SUCCS {{259 0 0-225 {}} {258 0 0-228 {}}} CYCLES {}}
set a(0-225) {NAME slc(exs.imod) TYPE READSLICE PAR 0-174 XREFS 81850 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-224 {}}} SUCCS {{259 0 0-226 {}}} CYCLES {}}
set a(0-226) {NAME if:not TYPE NOT PAR 0-174 XREFS 81851 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-225 {}}} SUCCS {{259 0 0-227 {}}} CYCLES {}}
set a(0-227) {NAME if:xor TYPE XOR PAR 0-174 XREFS 81852 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-226 {}}} SUCCS {{259 0 0-228 {}}} CYCLES {}}
set a(0-228) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-174 XREFS 81853 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.16742966121533853} PREDS {{258 0 0-224 {}} {259 0 0-227 {}}} SUCCS {{258 0 0-230 {}} {258 0 0-231 {}} {258 0 0-232 {}} {258 0 0-233 {}}} CYCLES {}}
set a(0-229) {NAME asn#200 TYPE ASSIGN PAR 0-174 XREFS 81854 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-455 {}}} SUCCS {{258 0 0-236 {}} {256 0 0-455 {}}} CYCLES {}}
set a(0-230) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-174 XREFS 81855 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-228 {}}} SUCCS {{258 0 0-234 {}}} CYCLES {}}
set a(0-231) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-174 XREFS 81856 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-228 {}}} SUCCS {{258 0 0-234 {}}} CYCLES {}}
set a(0-232) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-174 XREFS 81857 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-228 {}}} SUCCS {{258 0 0-234 {}}} CYCLES {}}
set a(0-233) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-174 XREFS 81858 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-228 {}}} SUCCS {{259 0 0-234 {}}} CYCLES {}}
set a(0-234) {NAME or TYPE OR PAR 0-174 XREFS 81859 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-232 {}} {258 0 0-231 {}} {258 0 0-230 {}} {259 0 0-233 {}}} SUCCS {{259 0 0-235 {}}} CYCLES {}}
set a(0-235) {NAME exs TYPE SIGNEXTEND PAR 0-174 XREFS 81860 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{259 0 0-234 {}}} SUCCS {{259 0 0-236 {}}} CYCLES {}}
set a(0-236) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-174 XREFS 81861 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-229 {}} {259 0 0-235 {}}} SUCCS {{258 0 0-323 {}} {258 0 0-324 {}}} CYCLES {}}
set a(0-237) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81862 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-238 {}}} CYCLES {}}
set a(0-238) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-174 XREFS 81863 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-237 {}}} SUCCS {{259 0 0-239 {}}} CYCLES {}}
set a(0-239) {NAME asel TYPE SELECT PAR 0-174 XREFS 81864 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-238 {}}} SUCCS {{146 0 0-240 {}} {146 0 0-241 {}} {146 0 0-242 {}} {146 0 0-243 {}} {146 0 0-244 {}} {146 0 0-245 {}} {146 0 0-246 {}} {146 0 0-247 {}} {146 0 0-248 {}} {146 0 0-249 {}} {146 0 0-250 {}} {146 0 0-251 {}} {146 0 0-252 {}} {146 0 0-253 {}} {146 0 0-254 {}} {146 0 0-255 {}} {146 0 0-256 {}} {146 0 0-257 {}} {146 0 0-258 {}} {146 0 0-259 {}} {146 0 0-260 {}}} CYCLES {}}
set a(0-240) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81865 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-241 {}}} CYCLES {}}
set a(0-241) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-174 XREFS 81866 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-240 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-242) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81867 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-243 {}}} CYCLES {}}
set a(0-243) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-174 XREFS 81868 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-242 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-244) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81869 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-245 {}}} CYCLES {}}
set a(0-245) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-174 XREFS 81870 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-244 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-246) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81871 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-247 {}}} CYCLES {}}
set a(0-247) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-174 XREFS 81872 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-246 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-248) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81873 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-249 {}}} CYCLES {}}
set a(0-249) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-174 XREFS 81874 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-248 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-250) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81875 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-251 {}}} CYCLES {}}
set a(0-251) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-174 XREFS 81876 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-250 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-252) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81877 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-253 {}}} CYCLES {}}
set a(0-253) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-174 XREFS 81878 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-252 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-254) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81879 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-255 {}}} CYCLES {}}
set a(0-255) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-174 XREFS 81880 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-254 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-256) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81881 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-257 {}}} CYCLES {}}
set a(0-257) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-174 XREFS 81882 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-256 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-258) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81883 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}}} SUCCS {{259 0 0-259 {}}} CYCLES {}}
set a(0-259) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-174 XREFS 81884 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {259 0 0-258 {}}} SUCCS {{259 0 0-260 {}}} CYCLES {}}
set a(0-260) {NAME aif:nor TYPE NOR PAR 0-174 XREFS 81885 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-239 {}} {258 0 0-257 {}} {258 0 0-255 {}} {258 0 0-253 {}} {258 0 0-251 {}} {258 0 0-249 {}} {258 0 0-247 {}} {258 0 0-245 {}} {258 0 0-243 {}} {258 0 0-241 {}} {259 0 0-259 {}}} SUCCS {{258 0 0-282 {}}} CYCLES {}}
set a(0-261) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81886 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-262 {}}} CYCLES {}}
set a(0-262) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-174 XREFS 81887 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-261 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-263) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81888 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-264 {}}} CYCLES {}}
set a(0-264) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-174 XREFS 81889 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-263 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-265) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81890 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-266 {}}} CYCLES {}}
set a(0-266) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-174 XREFS 81891 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-265 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-267) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81892 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-268 {}}} CYCLES {}}
set a(0-268) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-174 XREFS 81893 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-267 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-269) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81894 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-270 {}}} CYCLES {}}
set a(0-270) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-174 XREFS 81895 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-269 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-271) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81896 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-272 {}}} CYCLES {}}
set a(0-272) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-174 XREFS 81897 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-271 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-273) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81898 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-274 {}}} CYCLES {}}
set a(0-274) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-174 XREFS 81899 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-273 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-275) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81900 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-276 {}}} CYCLES {}}
set a(0-276) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-174 XREFS 81901 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-275 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-277) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81902 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-174 XREFS 81903 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-277 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-279) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81904 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-280 {}}} CYCLES {}}
set a(0-280) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-174 XREFS 81905 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-279 {}}} SUCCS {{259 0 0-281 {}}} CYCLES {}}
set a(0-281) {NAME if#1:nor TYPE NOR PAR 0-174 XREFS 81906 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-278 {}} {258 0 0-276 {}} {258 0 0-274 {}} {258 0 0-272 {}} {258 0 0-270 {}} {258 0 0-268 {}} {258 0 0-266 {}} {258 0 0-264 {}} {258 0 0-262 {}} {259 0 0-280 {}}} SUCCS {{259 0 0-282 {}}} CYCLES {}}
set a(0-282) {NAME if#1:and TYPE AND PAR 0-174 XREFS 81907 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-260 {}} {258 0 0-183 {}} {259 0 0-281 {}}} SUCCS {{258 0 0-284 {}} {258 0 0-288 {}}} CYCLES {}}
set a(0-283) {NAME asn#201 TYPE ASSIGN PAR 0-174 XREFS 81908 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-456 {}}} SUCCS {{258 0 0-286 {}} {256 0 0-456 {}}} CYCLES {}}
set a(0-284) {NAME not#17 TYPE NOT PAR 0-174 XREFS 81909 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-282 {}}} SUCCS {{259 0 0-285 {}}} CYCLES {}}
set a(0-285) {NAME exs#6 TYPE SIGNEXTEND PAR 0-174 XREFS 81910 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-284 {}}} SUCCS {{259 0 0-286 {}}} CYCLES {}}
set a(0-286) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-174 XREFS 81911 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-283 {}} {259 0 0-285 {}}} SUCCS {{258 0 0-340 {}} {258 0 0-341 {}} {258 0 0-342 {}} {258 0 0-343 {}} {258 0 0-344 {}} {258 0 0-345 {}} {258 0 0-346 {}} {258 0 0-347 {}} {258 0 0-348 {}} {258 0 0-349 {}} {258 0 0-357 {}}} CYCLES {}}
set a(0-287) {NAME asn#202 TYPE ASSIGN PAR 0-174 XREFS 81912 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-457 {}}} SUCCS {{258 0 0-290 {}} {256 0 0-457 {}}} CYCLES {}}
set a(0-288) {NAME not TYPE NOT PAR 0-174 XREFS 81913 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-282 {}}} SUCCS {{259 0 0-289 {}}} CYCLES {}}
set a(0-289) {NAME exs#7 TYPE SIGNEXTEND PAR 0-174 XREFS 81914 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-174 XREFS 81915 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-287 {}} {259 0 0-289 {}}} SUCCS {{258 0 0-330 {}} {258 0 0-331 {}} {258 0 0-332 {}} {258 0 0-333 {}} {258 0 0-334 {}} {258 0 0-335 {}} {258 0 0-336 {}} {258 0 0-337 {}} {258 0 0-338 {}} {258 0 0-339 {}} {258 0 0-359 {}}} CYCLES {}}
set a(0-291) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81916 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {} SUCCS {{259 0 0-292 {}}} CYCLES {}}
set a(0-292) {NAME slc(vin) TYPE READSLICE PAR 0-174 XREFS 81917 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {{259 0 0-291 {}}} SUCCS {{259 0 0-293 {}}} CYCLES {}}
set a(0-293) {NAME aif#11:not#1 TYPE NOT PAR 0-174 XREFS 81918 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {{259 0 0-292 {}}} SUCCS {{259 0 0-294 {}}} CYCLES {}}
set a(0-294) {NAME aif#11:conc TYPE CONCATENATE PAR 0-174 XREFS 81919 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.05552474722376265} PREDS {{259 0 0-293 {}}} SUCCS {{259 0 0-295 {}}} CYCLES {}}
set a(0-295) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-174 XREFS 81920 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.3124219623205515} PREDS {{259 0 0-294 {}}} SUCCS {{259 0 0-296 {}}} CYCLES {}}
set a(0-296) {NAME aif#11:slc TYPE READSLICE PAR 0-174 XREFS 81921 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{259 0 0-295 {}}} SUCCS {{259 0 0-297 {}} {258 0 0-305 {}}} CYCLES {}}
set a(0-297) {NAME asel#13 TYPE SELECT PAR 0-174 XREFS 81922 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{259 0 0-296 {}}} SUCCS {{146 0 0-298 {}} {146 0 0-299 {}} {146 0 0-300 {}} {146 0 0-301 {}} {146 0 0-302 {}} {146 0 0-303 {}} {146 0 0-304 {}}} CYCLES {}}
set a(0-298) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81923 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-297 {}}} SUCCS {{259 0 0-299 {}}} CYCLES {}}
set a(0-299) {NAME slc(vin)#1 TYPE READSLICE PAR 0-174 XREFS 81924 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-297 {}} {259 0 0-298 {}}} SUCCS {{259 0 0-300 {}}} CYCLES {}}
set a(0-300) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-174 XREFS 81925 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-297 {}} {259 0 0-299 {}}} SUCCS {{259 0 0-301 {}}} CYCLES {}}
set a(0-301) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-174 XREFS 81926 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.3124220843788958} PREDS {{146 0 0-297 {}} {259 0 0-300 {}}} SUCCS {{259 0 0-302 {}}} CYCLES {}}
set a(0-302) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-174 XREFS 81927 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.5693192994756846} PREDS {{146 0 0-297 {}} {259 0 0-301 {}}} SUCCS {{259 0 0-303 {}}} CYCLES {}}
set a(0-303) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-174 XREFS 81928 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-297 {}} {259 0 0-302 {}}} SUCCS {{259 0 0-304 {}}} CYCLES {}}
set a(0-304) {NAME if#3:not#1 TYPE NOT PAR 0-174 XREFS 81929 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-297 {}} {259 0 0-303 {}}} SUCCS {{258 0 0-306 {}}} CYCLES {}}
set a(0-305) {NAME if#3:not TYPE NOT PAR 0-174 XREFS 81930 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{258 0 0-296 {}}} SUCCS {{259 0 0-306 {}}} CYCLES {}}
set a(0-306) {NAME if#3:and TYPE AND PAR 0-174 XREFS 81931 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{258 0 0-304 {}} {258 0 0-182 {}} {259 0 0-305 {}}} SUCCS {{259 0 0-307 {}} {258 0 0-321 {}}} CYCLES {}}
set a(0-307) {NAME asel#17 TYPE SELECT PAR 0-174 XREFS 81932 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{259 0 0-306 {}}} SUCCS {{146 0 0-308 {}} {146 0 0-309 {}} {146 0 0-310 {}} {130 0 0-311 {}} {130 0 0-312 {}}} CYCLES {}}
set a(0-308) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81933 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-307 {}}} SUCCS {{259 0 0-309 {}}} CYCLES {}}
set a(0-309) {NAME slc(vin)#3 TYPE READSLICE PAR 0-174 XREFS 81934 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.5693194215340289} PREDS {{146 0 0-307 {}} {259 0 0-308 {}}} SUCCS {{259 0 0-310 {}}} CYCLES {}}
set a(0-310) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME aif#17:aif:aif:acc TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-174 XREFS 81935 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.743421976627805} PREDS {{146 0 0-307 {}} {259 0 0-309 {}}} SUCCS {{259 0 0-311 {}}} CYCLES {}}
set a(0-311) {NAME aif#17:slc TYPE READSLICE PAR 0-174 XREFS 81936 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{130 0 0-307 {}} {259 0 0-310 {}}} SUCCS {{259 0 0-312 {}} {258 0 0-320 {}}} CYCLES {}}
set a(0-312) {NAME aif#17:asel TYPE SELECT PAR 0-174 XREFS 81937 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{130 0 0-307 {}} {259 0 0-311 {}}} SUCCS {{146 0 0-313 {}} {146 0 0-314 {}} {146 0 0-315 {}} {146 0 0-316 {}} {146 0 0-317 {}} {146 0 0-318 {}} {146 0 0-319 {}}} CYCLES {}}
set a(0-313) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81938 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-312 {}}} SUCCS {{259 0 0-314 {}}} CYCLES {}}
set a(0-314) {NAME slc(vin)#2 TYPE READSLICE PAR 0-174 XREFS 81939 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-312 {}} {259 0 0-313 {}}} SUCCS {{259 0 0-315 {}}} CYCLES {}}
set a(0-315) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-174 XREFS 81940 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-312 {}} {259 0 0-314 {}}} SUCCS {{259 0 0-316 {}}} CYCLES {}}
set a(0-316) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-174 XREFS 81941 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.7434221628288918} PREDS {{146 0 0-312 {}} {259 0 0-315 {}}} SUCCS {{259 0 0-317 {}}} CYCLES {}}
set a(0-317) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-174 XREFS 81942 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 1 0.9999997941202954} PREDS {{146 0 0-312 {}} {259 0 0-316 {}}} SUCCS {{259 0 0-318 {}}} CYCLES {}}
set a(0-318) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-174 XREFS 81943 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-312 {}} {259 0 0-317 {}}} SUCCS {{259 0 0-319 {}}} CYCLES {}}
set a(0-319) {NAME if#3:not#2 TYPE NOT PAR 0-174 XREFS 81944 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-312 {}} {259 0 0-318 {}}} SUCCS {{258 0 0-321 {}}} CYCLES {}}
set a(0-320) {NAME aif#17:aif:aif:not TYPE NOT PAR 0-174 XREFS 81945 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-311 {}}} SUCCS {{259 0 0-321 {}}} CYCLES {}}
set a(0-321) {NAME if#3:and#2 TYPE AND PAR 0-174 XREFS 81946 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-306 {}} {258 0 0-319 {}} {258 0 0-181 {}} {259 0 0-320 {}}} SUCCS {{259 0 0-322 {}} {258 0 0-324 {}}} CYCLES {}}
set a(0-322) {NAME sel#3 TYPE SELECT PAR 0-174 XREFS 81947 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-321 {}}} SUCCS {{146 0 0-323 {}}} CYCLES {}}
set a(0-323) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-174 XREFS 81948 LOC {2 0.0 2 0.2166501641674918 2 0.2166501641674918 2 0.3778798756928278 2 0.3778798756928278} PREDS {{146 0 0-322 {}} {258 0 0-236 {}}} SUCCS {{259 0 0-324 {}}} CYCLES {}}
set a(0-324) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-174 XREFS 81949 LOC {2 0.16122989193850543 2 0.37788005610599723 2 0.37788005610599723 2 0.447061740146913 2 0.447061740146913} PREDS {{258 0 0-321 {}} {258 0 0-236 {}} {258 0 0-180 {}} {259 0 0-323 {}}} SUCCS {{259 0 0-325 {}} {258 0 0-455 {}}} CYCLES {}}
set a(0-325) {NAME not#3 TYPE NOT PAR 0-174 XREFS 81950 LOC {2 0.23041168847941557 2 0.4470618526469074 2 0.4470618526469074 2 0.4470618526469074} PREDS {{259 0 0-324 {}}} SUCCS {{259 0 0-326 {}}} CYCLES {}}
set a(0-326) {NAME conc#1 TYPE CONCATENATE PAR 0-174 XREFS 81951 LOC {2 0.23041168847941557 2 0.4470618526469074 2 0.4470618526469074 2 0.4470618526469074} PREDS {{259 0 0-325 {}}} SUCCS {{259 0 0-327 {}}} CYCLES {}}
set a(0-327) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-174 XREFS 81952 LOC {2 0.23041168847941557 2 0.4470618526469074 2 0.4470618526469074 2 0.5923955988710283 2 0.5923955988710283} PREDS {{259 0 0-326 {}}} SUCCS {{259 0 0-328 {}}} CYCLES {}}
set a(0-328) {NAME slc#3 TYPE READSLICE PAR 0-174 XREFS 81953 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{259 0 0-327 {}}} SUCCS {{259 0 0-329 {}} {258 0 0-356 {}} {258 0 0-358 {}}} CYCLES {}}
set a(0-329) {NAME sel#6 TYPE SELECT PAR 0-174 XREFS 81954 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{259 0 0-328 {}}} SUCCS {{146 0 0-330 {}} {146 0 0-331 {}} {146 0 0-332 {}} {146 0 0-333 {}} {146 0 0-334 {}} {146 0 0-335 {}} {146 0 0-336 {}} {146 0 0-337 {}} {146 0 0-338 {}} {146 0 0-339 {}} {146 0 0-340 {}} {146 0 0-341 {}} {146 0 0-342 {}} {146 0 0-343 {}} {146 0 0-344 {}} {146 0 0-345 {}} {146 0 0-346 {}} {146 0 0-347 {}} {146 0 0-348 {}} {146 0 0-349 {}} {130 0 0-350 {}} {130 0 0-351 {}}} CYCLES {}}
set a(0-330) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-174 XREFS 81955 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-331) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-174 XREFS 81956 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-332) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-174 XREFS 81957 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-333) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-174 XREFS 81958 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-334) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-174 XREFS 81959 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-335) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-174 XREFS 81960 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-336) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-174 XREFS 81961 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-337) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-174 XREFS 81962 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-338) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-174 XREFS 81963 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-339) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-174 XREFS 81964 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-290 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-340) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-174 XREFS 81965 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-341) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-174 XREFS 81966 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-342) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-174 XREFS 81967 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-343) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-174 XREFS 81968 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-344) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-174 XREFS 81969 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-345) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-174 XREFS 81970 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-346) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-174 XREFS 81971 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-347) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-174 XREFS 81972 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-348) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-174 XREFS 81973 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-350 {}}} CYCLES {}}
set a(0-349) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-174 XREFS 81974 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-329 {}} {258 0 0-286 {}}} SUCCS {{259 0 0-350 {}}} CYCLES {}}
set a(0-350) {NAME if#6:if:nor TYPE NOR PAR 0-174 XREFS 81975 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{130 0 0-329 {}} {258 0 0-348 {}} {258 0 0-347 {}} {258 0 0-346 {}} {258 0 0-345 {}} {258 0 0-344 {}} {258 0 0-343 {}} {258 0 0-342 {}} {258 0 0-341 {}} {258 0 0-340 {}} {258 0 0-339 {}} {258 0 0-338 {}} {258 0 0-337 {}} {258 0 0-336 {}} {258 0 0-335 {}} {258 0 0-334 {}} {258 0 0-333 {}} {258 0 0-332 {}} {258 0 0-331 {}} {258 0 0-330 {}} {259 0 0-349 {}}} SUCCS {{259 0 0-351 {}} {258 0 0-356 {}} {258 0 0-358 {}}} CYCLES {}}
set a(0-351) {NAME if#6:sel TYPE SELECT PAR 0-174 XREFS 81976 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{130 0 0-329 {}} {259 0 0-350 {}}} SUCCS {{146 0 0-352 {}} {146 0 0-353 {}} {146 0 0-354 {}} {146 0 0-355 {}}} CYCLES {}}
set a(0-352) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81977 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-351 {}}} SUCCS {{259 0 0-353 {}}} CYCLES {}}
set a(0-353) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-174 XREFS 81978 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{146 0 0-351 {}} {259 0 0-352 {}}} SUCCS {{258 0 0-357 {}}} CYCLES {}}
set a(0-354) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 81979 LOC {2 0.3757455562127222 2 0.8616363319181835 2 0.8616363319181835 3 0.33549838322508085} PREDS {{146 0 0-351 {}}} SUCCS {{259 0 0-355 {}}} CYCLES {}}
set a(0-355) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-174 XREFS 81980 LOC {2 0.3757455562127222 2 0.8616363319181835 2 0.8616363319181835 3 0.33549838322508085} PREDS {{146 0 0-351 {}} {259 0 0-354 {}}} SUCCS {{258 0 0-359 {}}} CYCLES {}}
set a(0-356) {NAME and#3 TYPE AND PAR 0-174 XREFS 81981 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.5923957203802139} PREDS {{258 0 0-328 {}} {258 0 0-350 {}}} SUCCS {{259 0 0-357 {}}} CYCLES {}}
set a(0-357) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-174 XREFS 81982 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 2 0.6615774044211298 2 0.6615774044211298} PREDS {{258 0 0-286 {}} {258 0 0-353 {}} {258 0 0-179 {}} {259 0 0-356 {}}} SUCCS {{258 0 0-360 {}} {258 0 0-361 {}} {258 0 0-362 {}} {258 0 0-363 {}} {258 0 0-364 {}} {258 0 0-365 {}} {258 0 0-366 {}} {258 0 0-367 {}} {258 0 0-368 {}} {258 0 0-369 {}} {258 0 0-393 {}} {258 0 0-456 {}}} CYCLES {}}
set a(0-358) {NAME and#4 TYPE AND PAR 0-174 XREFS 81983 LOC {2 0.3757455562127222 2 0.5923957203802139 2 0.5923957203802139 3 0.33549838322508085} PREDS {{258 0 0-328 {}} {258 0 0-350 {}}} SUCCS {{259 0 0-359 {}}} CYCLES {}}
set a(0-359) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-174 XREFS 81984 LOC {2 0.3757455562127222 2 0.8616363319181835 2 0.8616363319181835 2 0.9308180159590993 3 0.40468006726599665} PREDS {{258 0 0-290 {}} {258 0 0-355 {}} {258 0 0-178 {}} {259 0 0-358 {}}} SUCCS {{258 0 0-395 {}} {258 0 0-457 {}}} CYCLES {}}
set a(0-360) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-174 XREFS 81985 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-361) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-174 XREFS 81986 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-362) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-174 XREFS 81987 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-363) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-174 XREFS 81988 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-364) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-174 XREFS 81989 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-365) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-174 XREFS 81990 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-366) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-174 XREFS 81991 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-367) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-174 XREFS 81992 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-368) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-174 XREFS 81993 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{258 0 0-370 {}}} CYCLES {}}
set a(0-369) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-174 XREFS 81994 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-357 {}}} SUCCS {{259 0 0-370 {}}} CYCLES {}}
set a(0-370) {NAME if#11:nor#1 TYPE NOR PAR 0-174 XREFS 81995 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-368 {}} {258 0 0-367 {}} {258 0 0-366 {}} {258 0 0-365 {}} {258 0 0-364 {}} {258 0 0-363 {}} {258 0 0-362 {}} {258 0 0-361 {}} {258 0 0-360 {}} {259 0 0-369 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-371) {NAME if#11:asn TYPE ASSIGN PAR 0-174 XREFS 81996 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-372 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-372) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-174 XREFS 81997 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-371 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-373) {NAME if#11:asn#1 TYPE ASSIGN PAR 0-174 XREFS 81998 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-374 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-374) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-174 XREFS 81999 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-373 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-375) {NAME if#11:asn#2 TYPE ASSIGN PAR 0-174 XREFS 82000 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-376 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-376) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-174 XREFS 82001 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-375 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-377) {NAME if#11:asn#3 TYPE ASSIGN PAR 0-174 XREFS 82002 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-378 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-378) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-174 XREFS 82003 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-377 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-379) {NAME if#11:asn#4 TYPE ASSIGN PAR 0-174 XREFS 82004 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-380 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-380) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-174 XREFS 82005 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-379 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-381) {NAME if#11:asn#5 TYPE ASSIGN PAR 0-174 XREFS 82006 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-382 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-382) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-174 XREFS 82007 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-381 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-383) {NAME if#11:asn#6 TYPE ASSIGN PAR 0-174 XREFS 82008 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-384 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-384) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-174 XREFS 82009 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-383 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-385) {NAME if#11:asn#7 TYPE ASSIGN PAR 0-174 XREFS 82010 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-386 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-386) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-174 XREFS 82011 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-385 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-387) {NAME if#11:asn#8 TYPE ASSIGN PAR 0-174 XREFS 82012 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-388 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-388) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-174 XREFS 82013 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-387 {}}} SUCCS {{258 0 0-391 {}}} CYCLES {}}
set a(0-389) {NAME if#11:asn#9 TYPE ASSIGN PAR 0-174 XREFS 82014 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-390 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-390) {NAME if#11:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-174 XREFS 82015 LOC {1 0.5141091492945425 1 0.7307593134620344 1 0.7307593134620344 2 0.6615775169211242} PREDS {{259 0 0-389 {}}} SUCCS {{259 0 0-391 {}}} CYCLES {}}
set a(0-391) {NAME if#11:nor TYPE NOR PAR 0-174 XREFS 82016 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{258 0 0-388 {}} {258 0 0-386 {}} {258 0 0-384 {}} {258 0 0-382 {}} {258 0 0-380 {}} {258 0 0-378 {}} {258 0 0-376 {}} {258 0 0-374 {}} {258 0 0-372 {}} {258 0 0-370 {}} {259 0 0-390 {}}} SUCCS {{258 0 0-393 {}} {258 0 0-395 {}}} CYCLES {}}
set a(0-392) {NAME asn#209 TYPE ASSIGN PAR 0-174 XREFS 82017 LOC {1 0.5141091492945425 2 0.6615775169211242 2 0.6615775169211242 2 0.6615775169211242} PREDS {{262 0 0-458 {}}} SUCCS {{259 0 0-393 {}} {256 0 0-458 {}}} CYCLES {}}
set a(0-393) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-174 XREFS 82018 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 2 0.7307592009620401 2 0.7307592009620401} PREDS {{258 0 0-391 {}} {258 0 0-357 {}} {259 0 0-392 {}}} SUCCS {{258 0 0-399 {}} {258 0 0-458 {}}} CYCLES {}}
set a(0-394) {NAME asn#210 TYPE ASSIGN PAR 0-174 XREFS 82019 LOC {1 0.5141091492945425 2 0.9308181284590936 2 0.9308181284590936 3 0.404680179765991} PREDS {{262 0 0-459 {}}} SUCCS {{259 0 0-395 {}} {256 0 0-459 {}}} CYCLES {}}
set a(0-395) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-174 XREFS 82020 LOC {2 0.4449273527536324 2 0.9308181284590936 2 0.9308181284590936 2 0.9999998125000095 3 0.4738618638069068} PREDS {{258 0 0-391 {}} {258 0 0-359 {}} {259 0 0-394 {}}} SUCCS {{258 0 0-432 {}} {258 0 0-459 {}}} CYCLES {}}
set a(0-396) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 82021 LOC {1 0.0 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-174 XREFS 82022 LOC {1 0.0 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {{259 0 0-396 {}}} SUCCS {{259 0 0-398 {}}} CYCLES {}}
set a(0-398) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-174 XREFS 82023 LOC {1 0.0 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {{259 0 0-397 {}}} SUCCS {{258 0 0-401 {}}} CYCLES {}}
set a(0-399) {NAME deltax_square_blue:not TYPE NOT PAR 0-174 XREFS 82024 LOC {2 0.5141091492945425 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {{258 0 0-393 {}}} SUCCS {{259 0 0-400 {}}} CYCLES {}}
set a(0-400) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-174 XREFS 82025 LOC {2 0.5141091492945425 2 0.7307593134620344 2 0.7307593134620344 2 0.7307593134620344} PREDS {{259 0 0-399 {}}} SUCCS {{259 0 0-401 {}}} CYCLES {}}
set a(0-401) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-174 XREFS 82026 LOC {2 0.5141091492945425 2 0.7307593134620344 2 0.7307593134620344 2 0.999999794937716 2 0.999999794937716} PREDS {{258 0 0-398 {}} {259 0 0-400 {}}} SUCCS {{259 0 0-402 {}}} CYCLES {}}
set a(0-402) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-174 XREFS 82027 LOC {2 0.783349760832512 2 0.9999999250000037 2 0.9999999250000037 3 0.21696463915176806} PREDS {{259 0 0-401 {}}} SUCCS {{258 0 0-417 {}} {258 0 0-419 {}} {258 0 0-425 {}}} CYCLES {}}
set a(0-403) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 82028 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {} SUCCS {{259 0 0-404 {}}} CYCLES {}}
set a(0-404) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-174 XREFS 82029 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-403 {}}} SUCCS {{259 0 0-405 {}}} CYCLES {}}
set a(0-405) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-174 XREFS 82030 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-404 {}}} SUCCS {{259 0 0-406 {}}} CYCLES {}}
set a(0-406) {NAME if#14:conc TYPE CONCATENATE PAR 0-174 XREFS 82031 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-405 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#49:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-174 XREFS 82032 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 1 0.7431024657865264 3 0.7431024657865264} PREDS {{259 0 0-406 {}}} SUCCS {{259 0 0-408 {}}} CYCLES {}}
set a(0-408) {NAME aif#49:slc TYPE READSLICE PAR 0-174 XREFS 82033 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-407 {}}} SUCCS {{259 0 0-409 {}} {258 0 0-448 {}}} CYCLES {}}
set a(0-409) {NAME asel#51 TYPE SELECT PAR 0-174 XREFS 82034 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-408 {}}} SUCCS {{146 0 0-410 {}} {146 0 0-411 {}} {146 0 0-412 {}} {146 0 0-413 {}} {146 0 0-414 {}} {146 0 0-415 {}} {146 0 0-416 {}}} CYCLES {}}
set a(0-410) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 82035 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-409 {}}} SUCCS {{259 0 0-411 {}}} CYCLES {}}
set a(0-411) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-174 XREFS 82036 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-409 {}} {259 0 0-410 {}}} SUCCS {{259 0 0-412 {}}} CYCLES {}}
set a(0-412) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-174 XREFS 82037 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-409 {}} {259 0 0-411 {}}} SUCCS {{259 0 0-413 {}}} CYCLES {}}
set a(0-413) {NAME if#14:conc#1 TYPE CONCATENATE PAR 0-174 XREFS 82038 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-409 {}} {259 0 0-412 {}}} SUCCS {{259 0 0-414 {}}} CYCLES {}}
set a(0-414) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#51:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-174 XREFS 82039 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-409 {}} {259 0 0-413 {}}} SUCCS {{259 0 0-415 {}}} CYCLES {}}
set a(0-415) {NAME aif#51:aif:slc TYPE READSLICE PAR 0-174 XREFS 82040 LOC {1 0.5137946743102664 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-409 {}} {259 0 0-414 {}}} SUCCS {{259 0 0-416 {}}} CYCLES {}}
set a(0-416) {NAME if#14:not#1 TYPE NOT PAR 0-174 XREFS 82041 LOC {1 0.5137946743102664 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-409 {}} {259 0 0-415 {}}} SUCCS {{258 0 0-450 {}}} CYCLES {}}
set a(0-417) {NAME slc#8 TYPE READSLICE PAR 0-174 XREFS 82042 LOC {2 0.783349760832512 2 0.9999999250000037 2 0.9999999250000037 3 0.21696463915176806} PREDS {{258 0 0-402 {}}} SUCCS {{259 0 0-418 {}}} CYCLES {}}
set a(0-418) {NAME asel#55 TYPE SELECT PAR 0-174 XREFS 82043 LOC {2 0.783349760832512 2 0.9999999250000037 2 0.9999999250000037 3 0.21696463915176806} PREDS {{259 0 0-417 {}}} SUCCS {{146 0 0-419 {}} {146 0 0-420 {}} {146 0 0-421 {}} {146 0 0-422 {}} {146 0 0-423 {}} {146 0 0-424 {}}} CYCLES {}}
set a(0-419) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-174 XREFS 82044 LOC {2 0.783349760832512 2 0.9999999250000037 2 0.9999999250000037 3 0.21696463915176806} PREDS {{146 0 0-418 {}} {258 0 0-402 {}}} SUCCS {{259 0 0-420 {}}} CYCLES {}}
set a(0-420) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-174 XREFS 82045 LOC {2 0.783349760832512 3 0.21696463915176806 3 0.21696463915176806 3 0.21696463915176806} PREDS {{146 0 0-418 {}} {259 0 0-419 {}}} SUCCS {{259 0 0-421 {}}} CYCLES {}}
set a(0-421) {NAME if#15:conc TYPE CONCATENATE PAR 0-174 XREFS 82046 LOC {2 0.783349760832512 3 0.21696463915176806 3 0.21696463915176806 3 0.21696463915176806} PREDS {{146 0 0-418 {}} {259 0 0-420 {}}} SUCCS {{259 0 0-422 {}}} CYCLES {}}
set a(0-422) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#55:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-174 XREFS 82047 LOC {3 0.0 3 0.21696463915176806 3 0.21696463915176806 3 0.4738618542485569 3 0.4738618542485569} PREDS {{146 0 0-418 {}} {259 0 0-421 {}}} SUCCS {{259 0 0-423 {}}} CYCLES {}}
set a(0-423) {NAME aif#55:slc TYPE READSLICE PAR 0-174 XREFS 82048 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-418 {}} {259 0 0-422 {}}} SUCCS {{259 0 0-424 {}}} CYCLES {}}
set a(0-424) {NAME if#15:not TYPE NOT PAR 0-174 XREFS 82049 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-418 {}} {259 0 0-423 {}}} SUCCS {{258 0 0-427 {}}} CYCLES {}}
set a(0-425) {NAME slc#7 TYPE READSLICE PAR 0-174 XREFS 82050 LOC {2 0.783349760832512 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-402 {}}} SUCCS {{259 0 0-426 {}}} CYCLES {}}
set a(0-426) {NAME if#15:not#2 TYPE NOT PAR 0-174 XREFS 82051 LOC {2 0.783349760832512 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{259 0 0-425 {}}} SUCCS {{259 0 0-427 {}}} CYCLES {}}
set a(0-427) {NAME if#15:and TYPE AND PAR 0-174 XREFS 82052 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{258 0 0-424 {}} {258 0 0-176 {}} {259 0 0-426 {}}} SUCCS {{259 0 0-428 {}} {258 0 0-446 {}}} CYCLES {}}
set a(0-428) {NAME asel#57 TYPE SELECT PAR 0-174 XREFS 82053 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{259 0 0-427 {}}} SUCCS {{146 0 0-429 {}} {146 0 0-430 {}} {146 0 0-431 {}} {146 0 0-432 {}} {146 0 0-433 {}} {146 0 0-434 {}} {130 0 0-435 {}} {146 0 0-436 {}} {130 0 0-437 {}}} CYCLES {}}
set a(0-429) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-174 XREFS 82054 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-428 {}}} SUCCS {{259 0 0-430 {}}} CYCLES {}}
set a(0-430) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-174 XREFS 82055 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-428 {}} {259 0 0-429 {}}} SUCCS {{259 0 0-431 {}}} CYCLES {}}
set a(0-431) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-174 XREFS 82056 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-428 {}} {259 0 0-430 {}}} SUCCS {{258 0 0-434 {}}} CYCLES {}}
set a(0-432) {NAME deltay_square_blue:not TYPE NOT PAR 0-174 XREFS 82057 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-428 {}} {258 0 0-395 {}}} SUCCS {{259 0 0-433 {}}} CYCLES {}}
set a(0-433) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-174 XREFS 82058 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-428 {}} {259 0 0-432 {}}} SUCCS {{259 0 0-434 {}}} CYCLES {}}
set a(0-434) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-174 XREFS 82059 LOC {3 0.2568973371551332 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-428 {}} {258 0 0-431 {}} {259 0 0-433 {}}} SUCCS {{259 0 0-435 {}}} CYCLES {}}
set a(0-435) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-174 XREFS 82060 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-428 {}} {259 0 0-434 {}}} SUCCS {{259 0 0-436 {}} {258 0 0-438 {}} {258 0 0-444 {}}} CYCLES {}}
set a(0-436) {NAME aif#57:slc#1 TYPE READSLICE PAR 0-174 XREFS 82061 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-428 {}} {259 0 0-435 {}}} SUCCS {{259 0 0-437 {}}} CYCLES {}}
set a(0-437) {NAME aif#57:asel TYPE SELECT PAR 0-174 XREFS 82062 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-428 {}} {259 0 0-436 {}}} SUCCS {{146 0 0-438 {}} {146 0 0-439 {}} {146 0 0-440 {}} {146 0 0-441 {}} {146 0 0-442 {}} {146 0 0-443 {}}} CYCLES {}}
set a(0-438) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-174 XREFS 82063 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-437 {}} {258 0 0-435 {}}} SUCCS {{259 0 0-439 {}}} CYCLES {}}
set a(0-439) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-174 XREFS 82064 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-437 {}} {259 0 0-438 {}}} SUCCS {{259 0 0-440 {}}} CYCLES {}}
set a(0-440) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-174 XREFS 82065 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-437 {}} {259 0 0-439 {}}} SUCCS {{259 0 0-441 {}}} CYCLES {}}
set a(0-441) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#57:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-174 XREFS 82066 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-437 {}} {259 0 0-440 {}}} SUCCS {{259 0 0-442 {}}} CYCLES {}}
set a(0-442) {NAME aif#57:aif:slc TYPE READSLICE PAR 0-174 XREFS 82067 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-437 {}} {259 0 0-441 {}}} SUCCS {{259 0 0-443 {}}} CYCLES {}}
set a(0-443) {NAME if#15:not#1 TYPE NOT PAR 0-174 XREFS 82068 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-437 {}} {259 0 0-442 {}}} SUCCS {{258 0 0-446 {}}} CYCLES {}}
set a(0-444) {NAME aif#57:slc TYPE READSLICE PAR 0-174 XREFS 82069 LOC {3 0.5261379486931026 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-435 {}}} SUCCS {{259 0 0-445 {}}} CYCLES {}}
set a(0-445) {NAME if#15:not#3 TYPE NOT PAR 0-174 XREFS 82070 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-444 {}}} SUCCS {{259 0 0-446 {}}} CYCLES {}}
set a(0-446) {NAME if#15:and#2 TYPE AND PAR 0-174 XREFS 82071 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-427 {}} {258 0 0-443 {}} {258 0 0-175 {}} {259 0 0-445 {}}} SUCCS {{258 0 0-449 {}} {258 0 0-452 {}}} CYCLES {}}
set a(0-447) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-174 XREFS 82072 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-447 {}} {80 0 0-454 {}}} SUCCS {{260 0 0-447 {}} {80 0 0-454 {}}} CYCLES {}}
set a(0-448) {NAME if#14:not TYPE NOT PAR 0-174 XREFS 82073 LOC {1 0.2568973371551332 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-408 {}}} SUCCS {{258 0 0-450 {}}} CYCLES {}}
set a(0-449) {NAME not#14 TYPE NOT PAR 0-174 XREFS 82074 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-446 {}}} SUCCS {{259 0 0-450 {}}} CYCLES {}}
set a(0-450) {NAME and#5 TYPE AND PAR 0-174 XREFS 82075 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-448 {}} {258 0 0-416 {}} {258 0 0-177 {}} {259 0 0-449 {}}} SUCCS {{259 0 0-451 {}}} CYCLES {}}
set a(0-451) {NAME exs#4 TYPE SIGNEXTEND PAR 0-174 XREFS 82076 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-450 {}}} SUCCS {{258 0 0-453 {}}} CYCLES {}}
set a(0-452) {NAME exs#2 TYPE SIGNEXTEND PAR 0-174 XREFS 82077 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-446 {}}} SUCCS {{259 0 0-453 {}}} CYCLES {}}
set a(0-453) {NAME conc#9 TYPE CONCATENATE PAR 0-174 XREFS 82078 LOC {3 0.7830352858482358 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-451 {}} {259 0 0-452 {}}} SUCCS {{259 0 0-454 {}}} CYCLES {}}
set a(0-454) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-174 XREFS 82079 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-454 {}} {80 0 0-447 {}} {259 0 0-453 {}}} SUCCS {{80 0 0-447 {}} {260 0 0-454 {}}} CYCLES {}}
set a(0-455) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-174 XREFS 82080 LOC {2 0.23041168847941557 2 0.4470618526469074 2 0.4470618526469074 3 0.16742984162850794} PREDS {{260 0 0-455 {}} {256 0 0-229 {}} {258 0 0-324 {}}} SUCCS {{262 0 0-229 {}} {260 0 0-455 {}}} CYCLES {}}
set a(0-456) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-174 XREFS 82081 LOC {2 0.4449273527536324 2 0.6615775169211242 2 0.6615775169211242 3 0.5431753978412301} PREDS {{260 0 0-456 {}} {256 0 0-283 {}} {258 0 0-357 {}}} SUCCS {{262 0 0-283 {}} {260 0 0-456 {}}} CYCLES {}}
set a(0-457) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-174 XREFS 82082 LOC {2 0.4449273527536324 2 0.9308181284590936 2 0.9308181284590936 3 0.5431753978412301} PREDS {{260 0 0-457 {}} {256 0 0-287 {}} {258 0 0-359 {}}} SUCCS {{262 0 0-287 {}} {260 0 0-457 {}}} CYCLES {}}
set a(0-458) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-174 XREFS 82083 LOC {2 0.5141091492945425 2 0.7307593134620344 2 0.7307593134620344 3 0.6615775169211242} PREDS {{260 0 0-458 {}} {256 0 0-371 {}} {256 0 0-373 {}} {256 0 0-375 {}} {256 0 0-377 {}} {256 0 0-379 {}} {256 0 0-381 {}} {256 0 0-383 {}} {256 0 0-385 {}} {256 0 0-387 {}} {256 0 0-389 {}} {256 0 0-392 {}} {258 0 0-393 {}}} SUCCS {{262 0 0-371 {}} {262 0 0-373 {}} {262 0 0-375 {}} {262 0 0-377 {}} {262 0 0-379 {}} {262 0 0-381 {}} {262 0 0-383 {}} {262 0 0-385 {}} {262 0 0-387 {}} {262 0 0-389 {}} {262 0 0-392 {}} {260 0 0-458 {}}} CYCLES {}}
set a(0-459) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-174 XREFS 82084 LOC {2 0.5141091492945425 3 0.9308181284590936 3 0.9308181284590936 4 0.404680179765991} PREDS {{260 0 0-459 {}} {256 0 0-394 {}} {258 0 0-395 {}}} SUCCS {{262 0 0-394 {}} {260 0 0-459 {}}} CYCLES {}}
set a(0-174) {CHI {0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211 0-212 0-213 0-214 0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-168 XREFS 82085 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-172 {}} {774 0 0-174 {}} {258 0 0-171 {}} {258 0 0-170 {}} {258 0 0-169 {}} {259 0 0-173 {}}} SUCCS {{772 0 0-169 {}} {772 0 0-170 {}} {772 0 0-171 {}} {772 0 0-172 {}} {772 0 0-173 {}} {774 0 0-174 {}}} CYCLES {}}
set a(0-168) {CHI {0-169 0-170 0-171 0-172 0-173 0-174} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 82086 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-168-TOTALCYCLES) {4}
set a(0-168-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-195 0-224} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-197 0-212 0-220 0-327} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-210 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-228 0-323} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-236 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-286 0-290} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-295 0-302 0-407 0-414 0-422 0-441} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-310 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-317 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-324 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-357 0-359 0-393 0-395} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-401 0-434} mgc_ioport.mgc_out_stdreg(4,8) 0-447 mgc_ioport.mgc_out_stdreg(2,30) 0-454}
set a(0-168-PROC_NAME) {core}
set a(0-168-HIER_NAME) {/markers/core}
set a(TOP) {0-168}

