{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 10:38:45 2008 " "Info: Processing started: Wed Jun 18 10:38:45 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Encoder -c Encoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Encoder -c Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ToBeEncoded\[12\] Encoded\[0\] 11.000 ns Longest " "Info: Longest tpd from source pin \"ToBeEncoded\[12\]\" to destination pin \"Encoded\[0\]\" is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns ToBeEncoded\[12\] 1 PIN PIN_36 26 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_36; Fanout = 26; PIN Node = 'ToBeEncoded\[12\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ToBeEncoded[12] } "NODE_NAME" } } { "Encoder.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/Enc/Encoder.bdf" { { 168 88 272 184 "ToBeEncoded\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.200 ns) 4.800 ns EncoderVHDL:inst1\|Temp2\[0\]~1348 2 COMB LC9 1 " "Info: 2: + IC(2.100 ns) + CELL(1.200 ns) = 4.800 ns; Loc. = LC9; Fanout = 1; COMB Node = 'EncoderVHDL:inst1\|Temp2\[0\]~1348'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { ToBeEncoded[12] EncoderVHDL:inst1|Temp2[0]~1348 } "NODE_NAME" } } { "EncoderVhdl.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/Enc/EncoderVhdl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.400 ns) 9.200 ns EncoderVHDL:inst1\|Temp2\[0\]~1344 3 COMB LC10 1 " "Info: 3: + IC(0.000 ns) + CELL(4.400 ns) = 9.200 ns; Loc. = LC10; Fanout = 1; COMB Node = 'EncoderVHDL:inst1\|Temp2\[0\]~1344'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { EncoderVHDL:inst1|Temp2[0]~1348 EncoderVHDL:inst1|Temp2[0]~1344 } "NODE_NAME" } } { "EncoderVhdl.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/Enc/EncoderVhdl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 11.000 ns Encoded\[0\] 4 PIN PIN_14 0 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 11.000 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Encoded\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { EncoderVHDL:inst1|Temp2[0]~1344 Encoded[0] } "NODE_NAME" } } { "Encoder.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/Enc/Encoder.bdf" { { 336 728 904 352 "Encoded\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.900 ns ( 80.91 % ) " "Info: Total cell delay = 8.900 ns ( 80.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 19.09 % ) " "Info: Total interconnect delay = 2.100 ns ( 19.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { ToBeEncoded[12] EncoderVHDL:inst1|Temp2[0]~1348 EncoderVHDL:inst1|Temp2[0]~1344 Encoded[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { ToBeEncoded[12] ToBeEncoded[12]~out EncoderVHDL:inst1|Temp2[0]~1348 EncoderVHDL:inst1|Temp2[0]~1344 Encoded[0] } { 0.000ns 0.000ns 2.100ns 0.000ns 0.000ns } { 0.000ns 1.500ns 1.200ns 4.400ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 18 10:38:46 2008 " "Info: Processing ended: Wed Jun 18 10:38:46 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
