
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b08  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  08006cc4  08006cc4  00016cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007414  08007414  00017414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007418  08007418  00017418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000060  20040000  0800741c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_interrupt_stack 00000800  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._os_stack    00008000  20000800  20000800  00030000  2**0
                  ALLOC
  8 ._system_pool 00008000  20008800  20008800  00030000  2**0
                  ALLOC
  9 .ram2         00000000  10000000  10000000  00020060  2**0
                  CONTENTS
 10 .bss          00021818  20040060  0800747c  00020060  2**2
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016125  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000353a  00000000  00000000  000361b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001078  00000000  00000000  000396f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e98  00000000  00000000  0003a768  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000829d  00000000  00000000  0003b600  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000055bd  00000000  00000000  0004389d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00048e5a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003fcc  00000000  00000000  00048ed8  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000024  00000000  00000000  0004cea4  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      0000003f  00000000  00000000  0004cec8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040060 	.word	0x20040060
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08006cac 	.word	0x08006cac

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040064 	.word	0x20040064
 80001f8:	08006cac 	.word	0x08006cac

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	20061870 	.word	0x20061870

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	6039      	str	r1, [r7, #0]
 8000292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	2b00      	cmp	r3, #0
 800029a:	da0b      	bge.n	80002b4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	490d      	ldr	r1, [pc, #52]	; (80002d4 <NVIC_SetPriority+0x4c>)
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	f003 030f 	and.w	r3, r3, #15
 80002a4:	3b04      	subs	r3, #4
 80002a6:	683a      	ldr	r2, [r7, #0]
 80002a8:	b2d2      	uxtb	r2, r2
 80002aa:	0112      	lsls	r2, r2, #4
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	440b      	add	r3, r1
 80002b0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002b2:	e009      	b.n	80002c8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	4908      	ldr	r1, [pc, #32]	; (80002d8 <NVIC_SetPriority+0x50>)
 80002b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	b2d2      	uxtb	r2, r2
 80002be:	0112      	lsls	r2, r2, #4
 80002c0:	b2d2      	uxtb	r2, r2
 80002c2:	440b      	add	r3, r1
 80002c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00
 80002d8:	e000e100 	.word	0xe000e100

080002dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b089      	sub	sp, #36	; 0x24
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	60f8      	str	r0, [r7, #12]
 80002e4:	60b9      	str	r1, [r7, #8]
 80002e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	f003 0307 	and.w	r3, r3, #7
 80002ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002f0:	69fb      	ldr	r3, [r7, #28]
 80002f2:	f1c3 0307 	rsb	r3, r3, #7
 80002f6:	2b04      	cmp	r3, #4
 80002f8:	bf28      	it	cs
 80002fa:	2304      	movcs	r3, #4
 80002fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fe:	69fb      	ldr	r3, [r7, #28]
 8000300:	3304      	adds	r3, #4
 8000302:	2b06      	cmp	r3, #6
 8000304:	d902      	bls.n	800030c <NVIC_EncodePriority+0x30>
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	3b03      	subs	r3, #3
 800030a:	e000      	b.n	800030e <NVIC_EncodePriority+0x32>
 800030c:	2300      	movs	r3, #0
 800030e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000310:	2201      	movs	r2, #1
 8000312:	69bb      	ldr	r3, [r7, #24]
 8000314:	fa02 f303 	lsl.w	r3, r2, r3
 8000318:	1e5a      	subs	r2, r3, #1
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	401a      	ands	r2, r3
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000322:	2101      	movs	r1, #1
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	fa01 f303 	lsl.w	r3, r1, r3
 800032a:	1e59      	subs	r1, r3, #1
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	4313      	orrs	r3, r2
         );
}
 8000332:	4618      	mov	r0, r3
 8000334:	3724      	adds	r7, #36	; 0x24
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr

0800033e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af00      	add	r7, sp, #0
 8000344:	4603      	mov	r3, r0
 8000346:	60b9      	str	r1, [r7, #8]
 8000348:	607a      	str	r2, [r7, #4]
 800034a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000350:	f7ff ff72 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	68b9      	ldr	r1, [r7, #8]
 800035a:	6978      	ldr	r0, [r7, #20]
 800035c:	f7ff ffbe 	bl	80002dc <NVIC_EncodePriority>
 8000360:	4602      	mov	r2, r0
 8000362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000366:	4611      	mov	r1, r2
 8000368:	4618      	mov	r0, r3
 800036a:	f7ff ff8d 	bl	8000288 <NVIC_SetPriority>
}
 800036e:	bf00      	nop
 8000370:	3718      	adds	r7, #24
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}

08000376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000376:	b580      	push	{r7, lr}
 8000378:	b082      	sub	sp, #8
 800037a:	af00      	add	r7, sp, #0
 800037c:	4603      	mov	r3, r0
 800037e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000384:	4618      	mov	r0, r3
 8000386:	f7ff ff65 	bl	8000254 <NVIC_EnableIRQ>
}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000392:	b580      	push	{r7, lr}
 8000394:	b084      	sub	sp, #16
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800039a:	2300      	movs	r3, #0
 800039c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d005      	beq.n	80003b6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	2204      	movs	r2, #4
 80003ae:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80003b0:	2301      	movs	r3, #1
 80003b2:	73fb      	strb	r3, [r7, #15]
 80003b4:	e047      	b.n	8000446 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	6812      	ldr	r2, [r2, #0]
 80003be:	6812      	ldr	r2, [r2, #0]
 80003c0:	f022 020e 	bic.w	r2, r2, #14
 80003c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	6812      	ldr	r2, [r2, #0]
 80003ce:	6812      	ldr	r2, [r2, #0]
 80003d0:	f022 0201 	bic.w	r2, r2, #1
 80003d4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003da:	687a      	ldr	r2, [r7, #4]
 80003dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80003de:	6812      	ldr	r2, [r2, #0]
 80003e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ea:	687a      	ldr	r2, [r7, #4]
 80003ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80003ee:	f002 021c 	and.w	r2, r2, #28
 80003f2:	2101      	movs	r1, #1
 80003f4:	fa01 f202 	lsl.w	r2, r1, r2
 80003f8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000402:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000408:	2b00      	cmp	r3, #0
 800040a:	d00c      	beq.n	8000426 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000414:	6812      	ldr	r2, [r2, #0]
 8000416:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800041a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000424:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2200      	movs	r2, #0
 8000432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800043a:	2b00      	cmp	r3, #0
 800043c:	d003      	beq.n	8000446 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	4798      	blx	r3
    }
  }
  return status;
 8000446:	7bfb      	ldrb	r3, [r7, #15]
}
 8000448:	4618      	mov	r0, r3
 800044a:	3710      	adds	r7, #16
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}

08000450 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800045e:	b2db      	uxtb	r3, r3
}
 8000460:	4618      	mov	r0, r3
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800046c:	b480      	push	{r7}
 800046e:	b087      	sub	sp, #28
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000476:	2300      	movs	r3, #0
 8000478:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800047a:	e166      	b.n	800074a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	2101      	movs	r1, #1
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	4013      	ands	r3, r2
 800048a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2b00      	cmp	r3, #0
 8000490:	f000 8158 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	f003 0303 	and.w	r3, r3, #3
 800049c:	2b01      	cmp	r3, #1
 800049e:	d005      	beq.n	80004ac <HAL_GPIO_Init+0x40>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	f003 0303 	and.w	r3, r3, #3
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	d130      	bne.n	800050e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2203      	movs	r2, #3
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	693a      	ldr	r2, [r7, #16]
 80004c0:	4013      	ands	r3, r2
 80004c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	68da      	ldr	r2, [r3, #12]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	fa02 f303 	lsl.w	r3, r2, r3
 80004d0:	693a      	ldr	r2, [r7, #16]
 80004d2:	4313      	orrs	r3, r2
 80004d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	693a      	ldr	r2, [r7, #16]
 80004da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004e2:	2201      	movs	r2, #1
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	693a      	ldr	r2, [r7, #16]
 80004ee:	4013      	ands	r3, r2
 80004f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	091b      	lsrs	r3, r3, #4
 80004f8:	f003 0201 	and.w	r2, r3, #1
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4313      	orrs	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	693a      	ldr	r2, [r7, #16]
 800050c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	f003 0303 	and.w	r3, r3, #3
 8000516:	2b03      	cmp	r3, #3
 8000518:	d017      	beq.n	800054a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	005b      	lsls	r3, r3, #1
 8000524:	2203      	movs	r2, #3
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	43db      	mvns	r3, r3
 800052c:	693a      	ldr	r2, [r7, #16]
 800052e:	4013      	ands	r3, r2
 8000530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	689a      	ldr	r2, [r3, #8]
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	005b      	lsls	r3, r3, #1
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4313      	orrs	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	f003 0303 	and.w	r3, r3, #3
 8000552:	2b02      	cmp	r3, #2
 8000554:	d123      	bne.n	800059e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	08da      	lsrs	r2, r3, #3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3208      	adds	r2, #8
 800055e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000562:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	220f      	movs	r2, #15
 800056e:	fa02 f303 	lsl.w	r3, r2, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	693a      	ldr	r2, [r7, #16]
 8000576:	4013      	ands	r3, r2
 8000578:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	691a      	ldr	r2, [r3, #16]
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	f003 0307 	and.w	r3, r3, #7
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	4313      	orrs	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	08da      	lsrs	r2, r3, #3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3208      	adds	r2, #8
 8000598:	6939      	ldr	r1, [r7, #16]
 800059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	2203      	movs	r2, #3
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4013      	ands	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	f003 0203 	and.w	r2, r3, #3
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	693a      	ldr	r2, [r7, #16]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80005da:	2b00      	cmp	r3, #0
 80005dc:	f000 80b2 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e0:	4a61      	ldr	r2, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e2:	4b61      	ldr	r3, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6613      	str	r3, [r2, #96]	; 0x60
 80005ec:	4b5e      	ldr	r3, [pc, #376]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80005f8:	4a5c      	ldr	r2, [pc, #368]	; (800076c <HAL_GPIO_Init+0x300>)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	089b      	lsrs	r3, r3, #2
 80005fe:	3302      	adds	r3, #2
 8000600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000604:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 0303 	and.w	r3, r3, #3
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	220f      	movs	r2, #15
 8000610:	fa02 f303 	lsl.w	r3, r2, r3
 8000614:	43db      	mvns	r3, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000622:	d02b      	beq.n	800067c <HAL_GPIO_Init+0x210>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a52      	ldr	r2, [pc, #328]	; (8000770 <HAL_GPIO_Init+0x304>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d025      	beq.n	8000678 <HAL_GPIO_Init+0x20c>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a51      	ldr	r2, [pc, #324]	; (8000774 <HAL_GPIO_Init+0x308>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d01f      	beq.n	8000674 <HAL_GPIO_Init+0x208>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a50      	ldr	r2, [pc, #320]	; (8000778 <HAL_GPIO_Init+0x30c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d019      	beq.n	8000670 <HAL_GPIO_Init+0x204>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a4f      	ldr	r2, [pc, #316]	; (800077c <HAL_GPIO_Init+0x310>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d013      	beq.n	800066c <HAL_GPIO_Init+0x200>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a4e      	ldr	r2, [pc, #312]	; (8000780 <HAL_GPIO_Init+0x314>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d00d      	beq.n	8000668 <HAL_GPIO_Init+0x1fc>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4a4d      	ldr	r2, [pc, #308]	; (8000784 <HAL_GPIO_Init+0x318>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d007      	beq.n	8000664 <HAL_GPIO_Init+0x1f8>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a4c      	ldr	r2, [pc, #304]	; (8000788 <HAL_GPIO_Init+0x31c>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d101      	bne.n	8000660 <HAL_GPIO_Init+0x1f4>
 800065c:	2307      	movs	r3, #7
 800065e:	e00e      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000660:	2308      	movs	r3, #8
 8000662:	e00c      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000664:	2306      	movs	r3, #6
 8000666:	e00a      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000668:	2305      	movs	r3, #5
 800066a:	e008      	b.n	800067e <HAL_GPIO_Init+0x212>
 800066c:	2304      	movs	r3, #4
 800066e:	e006      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000670:	2303      	movs	r3, #3
 8000672:	e004      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000674:	2302      	movs	r3, #2
 8000676:	e002      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <HAL_GPIO_Init+0x212>
 800067c:	2300      	movs	r3, #0
 800067e:	697a      	ldr	r2, [r7, #20]
 8000680:	f002 0203 	and.w	r2, r2, #3
 8000684:	0092      	lsls	r2, r2, #2
 8000686:	4093      	lsls	r3, r2
 8000688:	693a      	ldr	r2, [r7, #16]
 800068a:	4313      	orrs	r3, r2
 800068c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800068e:	4937      	ldr	r1, [pc, #220]	; (800076c <HAL_GPIO_Init+0x300>)
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	089b      	lsrs	r3, r3, #2
 8000694:	3302      	adds	r3, #2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800069c:	4b3b      	ldr	r3, [pc, #236]	; (800078c <HAL_GPIO_Init+0x320>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	4013      	ands	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d003      	beq.n	80006c0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4313      	orrs	r3, r2
 80006be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80006c0:	4a32      	ldr	r2, [pc, #200]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80006c6:	4b31      	ldr	r3, [pc, #196]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c8:	68db      	ldr	r3, [r3, #12]
 80006ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	43db      	mvns	r3, r3
 80006d0:	693a      	ldr	r2, [r7, #16]
 80006d2:	4013      	ands	r3, r2
 80006d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d003      	beq.n	80006ea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80006ea:	4a28      	ldr	r2, [pc, #160]	; (800078c <HAL_GPIO_Init+0x320>)
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <HAL_GPIO_Init+0x320>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	43db      	mvns	r3, r3
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	4013      	ands	r3, r2
 80006fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d003      	beq.n	8000714 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	4313      	orrs	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000714:	4a1d      	ldr	r2, [pc, #116]	; (800078c <HAL_GPIO_Init+0x320>)
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800071a:	4b1c      	ldr	r3, [pc, #112]	; (800078c <HAL_GPIO_Init+0x320>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	43db      	mvns	r3, r3
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	4013      	ands	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d003      	beq.n	800073e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4313      	orrs	r3, r2
 800073c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800073e:	4a13      	ldr	r2, [pc, #76]	; (800078c <HAL_GPIO_Init+0x320>)
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	fa22 f303 	lsr.w	r3, r2, r3
 8000754:	2b00      	cmp	r3, #0
 8000756:	f47f ae91 	bne.w	800047c <HAL_GPIO_Init+0x10>
  }
}
 800075a:	bf00      	nop
 800075c:	371c      	adds	r7, #28
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40021000 	.word	0x40021000
 800076c:	40010000 	.word	0x40010000
 8000770:	48000400 	.word	0x48000400
 8000774:	48000800 	.word	0x48000800
 8000778:	48000c00 	.word	0x48000c00
 800077c:	48001000 	.word	0x48001000
 8000780:	48001400 	.word	0x48001400
 8000784:	48001800 	.word	0x48001800
 8000788:	48001c00 	.word	0x48001c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
 800079c:	4613      	mov	r3, r2
 800079e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a0:	787b      	ldrb	r3, [r7, #1]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d003      	beq.n	80007ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007a6:	887a      	ldrh	r2, [r7, #2]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007ac:	e002      	b.n	80007b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ae:	887a      	ldrh	r2, [r7, #2]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d101      	bne.n	80007d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e0a6      	b.n	8000920 <HAL_I2C_Init+0x160>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d12c      	bne.n	8000838 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2200      	movs	r2, #0
 80007e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a4f      	ldr	r2, [pc, #316]	; (8000928 <HAL_I2C_Init+0x168>)
 80007ea:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4a4f      	ldr	r2, [pc, #316]	; (800092c <HAL_I2C_Init+0x16c>)
 80007f0:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	4a4e      	ldr	r2, [pc, #312]	; (8000930 <HAL_I2C_Init+0x170>)
 80007f6:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4a4e      	ldr	r2, [pc, #312]	; (8000934 <HAL_I2C_Init+0x174>)
 80007fc:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4a4d      	ldr	r2, [pc, #308]	; (8000938 <HAL_I2C_Init+0x178>)
 8000802:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4a4d      	ldr	r2, [pc, #308]	; (800093c <HAL_I2C_Init+0x17c>)
 8000808:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a4c      	ldr	r2, [pc, #304]	; (8000940 <HAL_I2C_Init+0x180>)
 800080e:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a4c      	ldr	r2, [pc, #304]	; (8000944 <HAL_I2C_Init+0x184>)
 8000814:	671a      	str	r2, [r3, #112]	; 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4a4b      	ldr	r2, [pc, #300]	; (8000948 <HAL_I2C_Init+0x188>)
 800081a:	675a      	str	r2, [r3, #116]	; 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4a4b      	ldr	r2, [pc, #300]	; (800094c <HAL_I2C_Init+0x18c>)
 8000820:	679a      	str	r2, [r3, #120]	; 0x78

    if (hi2c->MspInitCallback == NULL)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000826:	2b00      	cmp	r3, #0
 8000828:	d102      	bne.n	8000830 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4a48      	ldr	r2, [pc, #288]	; (8000950 <HAL_I2C_Init+0x190>)
 800082e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2224      	movs	r2, #36	; 0x24
 800083c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	6812      	ldr	r2, [r2, #0]
 8000848:	6812      	ldr	r2, [r2, #0]
 800084a:	f022 0201 	bic.w	r2, r2, #1
 800084e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	687a      	ldr	r2, [r7, #4]
 8000856:	6852      	ldr	r2, [r2, #4]
 8000858:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800085c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	6812      	ldr	r2, [r2, #0]
 8000866:	6892      	ldr	r2, [r2, #8]
 8000868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800086c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	68db      	ldr	r3, [r3, #12]
 8000872:	2b01      	cmp	r3, #1
 8000874:	d107      	bne.n	8000886 <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	6892      	ldr	r2, [r2, #8]
 800087e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000882:	609a      	str	r2, [r3, #8]
 8000884:	e006      	b.n	8000894 <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	6892      	ldr	r2, [r2, #8]
 800088e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000892:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	2b02      	cmp	r3, #2
 800089a:	d104      	bne.n	80008a6 <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	685b      	ldr	r3, [r3, #4]
 80008b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	6812      	ldr	r2, [r2, #0]
 80008c2:	68d2      	ldr	r2, [r2, #12]
 80008c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80008c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	6911      	ldr	r1, [r2, #16]
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	6952      	ldr	r2, [r2, #20]
 80008d6:	4311      	orrs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80008d8:	687a      	ldr	r2, [r7, #4]
 80008da:	6992      	ldr	r2, [r2, #24]
 80008dc:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80008de:	430a      	orrs	r2, r1
 80008e0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	69d1      	ldr	r1, [r2, #28]
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	6a12      	ldr	r2, [r2, #32]
 80008ee:	430a      	orrs	r2, r1
 80008f0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	6812      	ldr	r2, [r2, #0]
 80008fa:	6812      	ldr	r2, [r2, #0]
 80008fc:	f042 0201 	orr.w	r2, r2, #1
 8000900:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2200      	movs	r2, #0
 8000906:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2220      	movs	r2, #32
 800090c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2200      	movs	r2, #0
 8000914:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	2200      	movs	r2, #0
 800091a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	08004a5d 	.word	0x08004a5d
 800092c:	08004add 	.word	0x08004add
 8000930:	08000b33 	.word	0x08000b33
 8000934:	08000b47 	.word	0x08000b47
 8000938:	08000b77 	.word	0x08000b77
 800093c:	08000b8b 	.word	0x08000b8b
 8000940:	08000b9f 	.word	0x08000b9f
 8000944:	08004b6d 	.word	0x08004b6d
 8000948:	08000bb3 	.word	0x08000bb3
 800094c:	08000b5b 	.word	0x08000b5b
 8000950:	08000955 	.word	0x08000955

08000954 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b088      	sub	sp, #32
 800096c:	af02      	add	r7, sp, #8
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	607a      	str	r2, [r7, #4]
 8000972:	461a      	mov	r2, r3
 8000974:	460b      	mov	r3, r1
 8000976:	817b      	strh	r3, [r7, #10]
 8000978:	4613      	mov	r3, r2
 800097a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000982:	b2db      	uxtb	r3, r3
 8000984:	2b20      	cmp	r3, #32
 8000986:	d153      	bne.n	8000a30 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	699b      	ldr	r3, [r3, #24]
 800098e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000996:	d101      	bne.n	800099c <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8000998:	2302      	movs	r3, #2
 800099a:	e04a      	b.n	8000a32 <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d101      	bne.n	80009aa <HAL_I2C_Master_Transmit_IT+0x42>
 80009a6:	2302      	movs	r3, #2
 80009a8:	e043      	b.n	8000a32 <HAL_I2C_Master_Transmit_IT+0xca>
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	2201      	movs	r2, #1
 80009ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2221      	movs	r2, #33	; 0x21
 80009b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	2210      	movs	r2, #16
 80009be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	2200      	movs	r2, #0
 80009c6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	687a      	ldr	r2, [r7, #4]
 80009cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	893a      	ldrh	r2, [r7, #8]
 80009d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	4a19      	ldr	r2, [pc, #100]	; (8000a3c <HAL_I2C_Master_Transmit_IT+0xd4>)
 80009d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	4a18      	ldr	r2, [pc, #96]	; (8000a40 <HAL_I2C_Master_Transmit_IT+0xd8>)
 80009de:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	2bff      	cmp	r3, #255	; 0xff
 80009e8:	d906      	bls.n	80009f8 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	22ff      	movs	r2, #255	; 0xff
 80009ee:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80009f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009f4:	617b      	str	r3, [r7, #20]
 80009f6:	e007      	b.n	8000a08 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8000a02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a06:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a0c:	b2da      	uxtb	r2, r3
 8000a0e:	8979      	ldrh	r1, [r7, #10]
 8000a10:	4b0c      	ldr	r3, [pc, #48]	; (8000a44 <HAL_I2C_Master_Transmit_IT+0xdc>)
 8000a12:	9300      	str	r3, [sp, #0]
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	68f8      	ldr	r0, [r7, #12]
 8000a18:	f001 f940 	bl	8001c9c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000a24:	2101      	movs	r1, #1
 8000a26:	68f8      	ldr	r0, [r7, #12]
 8000a28:	f001 f968 	bl	8001cfc <I2C_Enable_IRQ>

    return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	e000      	b.n	8000a32 <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8000a30:	2302      	movs	r3, #2
  }
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	ffff0000 	.word	0xffff0000
 8000a40:	08000bdf 	.word	0x08000bdf
 8000a44:	80002000 	.word	0x80002000

08000a48 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d005      	beq.n	8000a74 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a6c:	68ba      	ldr	r2, [r7, #8]
 8000a6e:	68f9      	ldr	r1, [r7, #12]
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	4798      	blx	r3
  }
}
 8000a74:	bf00      	nop
 8000a76:	3710      	adds	r7, #16
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	699b      	ldr	r3, [r3, #24]
 8000a8a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d00f      	beq.n	8000abe <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000a9e:	693b      	ldr	r3, [r7, #16]
 8000aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d00a      	beq.n	8000abe <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aac:	f043 0201 	orr.w	r2, r3, #1
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000abc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d00f      	beq.n	8000ae8 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d00a      	beq.n	8000ae8 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad6:	f043 0208 	orr.w	r2, r3, #8
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ae6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d00f      	beq.n	8000b12 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d00a      	beq.n	8000b12 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b00:	f043 0202 	orr.w	r2, r3, #2
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b10:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b16:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	f003 030b 	and.w	r3, r3, #11
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d003      	beq.n	8000b2a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8000b22:	68f9      	ldr	r1, [r7, #12]
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f000 ff7d 	bl	8001a24 <I2C_ITError>
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b32:	b480      	push	{r7}
 8000b34:	b083      	sub	sp, #12
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr

08000b5a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b083      	sub	sp, #12
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
 8000b62:	460b      	mov	r3, r1
 8000b64:	70fb      	strb	r3, [r7, #3]
 8000b66:	4613      	mov	r3, r2
 8000b68:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8000b6a:	bf00      	nop
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	b083      	sub	sp, #12
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr

08000bb2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	b083      	sub	sp, #12
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8000bba:	bf00      	nop
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b088      	sub	sp, #32
 8000be2:	af02      	add	r7, sp, #8
 8000be4:	60f8      	str	r0, [r7, #12]
 8000be6:	60b9      	str	r1, [r7, #8]
 8000be8:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d101      	bne.n	8000bfc <I2C_Master_ISR_IT+0x1e>
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	e109      	b.n	8000e10 <I2C_Master_ISR_IT+0x232>
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	f003 0310 	and.w	r3, r3, #16
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d012      	beq.n	8000c34 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d00d      	beq.n	8000c34 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2210      	movs	r2, #16
 8000c1e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c24:	f043 0204 	orr.w	r2, r3, #4
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8000c2c:	68f8      	ldr	r0, [r7, #12]
 8000c2e:	f000 fff2 	bl	8001c16 <I2C_Flush_TXDR>
 8000c32:	e0da      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	f003 0304 	and.w	r3, r3, #4
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d022      	beq.n	8000c84 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d01d      	beq.n	8000c84 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	f023 0304 	bic.w	r3, r3, #4
 8000c4e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c54:	68fa      	ldr	r2, [r7, #12]
 8000c56:	6812      	ldr	r2, [r2, #0]
 8000c58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c5a:	b2d2      	uxtb	r2, r2
 8000c5c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c62:	1c5a      	adds	r2, r3, #1
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	3b01      	subs	r3, #1
 8000c7c:	b29a      	uxth	r2, r3
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000c82:	e0b2      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d01d      	beq.n	8000cca <I2C_Master_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d018      	beq.n	8000cca <I2C_Master_ISR_IT+0xec>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000ca0:	7812      	ldrb	r2, [r2, #0]
 8000ca2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca8:	1c5a      	adds	r2, r3, #1
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	b29a      	uxth	r2, r3
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	3b01      	subs	r3, #1
 8000cc2:	b29a      	uxth	r2, r3
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000cc8:	e08f      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d05d      	beq.n	8000d90 <I2C_Master_ISR_IT+0x1b2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d058      	beq.n	8000d90 <I2C_Master_ISR_IT+0x1b2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d041      	beq.n	8000d6c <I2C_Master_ISR_IT+0x18e>
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d13d      	bne.n	8000d6c <I2C_Master_ISR_IT+0x18e>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cfc:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	2bff      	cmp	r3, #255	; 0xff
 8000d06:	d90e      	bls.n	8000d26 <I2C_Master_ISR_IT+0x148>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	22ff      	movs	r2, #255	; 0xff
 8000d0c:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	8a79      	ldrh	r1, [r7, #18]
 8000d16:	2300      	movs	r3, #0
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d1e:	68f8      	ldr	r0, [r7, #12]
 8000d20:	f000 ffbc 	bl	8001c9c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d24:	e033      	b.n	8000d8e <I2C_Master_ISR_IT+0x1b0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000d2a:	b29a      	uxth	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000d38:	d00c      	beq.n	8000d54 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d3e:	b2da      	uxtb	r2, r3
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000d44:	8a79      	ldrh	r1, [r7, #18]
 8000d46:	2300      	movs	r3, #0
 8000d48:	9300      	str	r3, [sp, #0]
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	68f8      	ldr	r0, [r7, #12]
 8000d4e:	f000 ffa5 	bl	8001c9c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d52:	e01c      	b.n	8000d8e <I2C_Master_ISR_IT+0x1b0>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	8a79      	ldrh	r1, [r7, #18]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f000 ff99 	bl	8001c9c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d6a:	e010      	b.n	8000d8e <I2C_Master_ISR_IT+0x1b0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000d7a:	d003      	beq.n	8000d84 <I2C_Master_ISR_IT+0x1a6>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8000d7c:	68f8      	ldr	r0, [r7, #12]
 8000d7e:	f000 fb88 	bl	8001492 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d82:	e032      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000d84:	2140      	movs	r1, #64	; 0x40
 8000d86:	68f8      	ldr	r0, [r7, #12]
 8000d88:	f000 fe4c 	bl	8001a24 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d8c:	e02d      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
 8000d8e:	e02c      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d027      	beq.n	8000dea <I2C_Master_ISR_IT+0x20c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d022      	beq.n	8000dea <I2C_Master_ISR_IT+0x20c>
  {
    if (hi2c->XferCount == 0U)
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d119      	bne.n	8000de2 <I2C_Master_ISR_IT+0x204>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000dbc:	d015      	beq.n	8000dea <I2C_Master_ISR_IT+0x20c>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dc2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000dc6:	d108      	bne.n	8000dda <I2C_Master_ISR_IT+0x1fc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	68fa      	ldr	r2, [r7, #12]
 8000dce:	6812      	ldr	r2, [r2, #0]
 8000dd0:	6852      	ldr	r2, [r2, #4]
 8000dd2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	e007      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8000dda:	68f8      	ldr	r0, [r7, #12]
 8000ddc:	f000 fb59 	bl	8001492 <I2C_ITMasterSeqCplt>
 8000de0:	e003      	b.n	8000dea <I2C_Master_ISR_IT+0x20c>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000de2:	2140      	movs	r1, #64	; 0x40
 8000de4:	68f8      	ldr	r0, [r7, #12]
 8000de6:	f000 fe1d 	bl	8001a24 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	f003 0320 	and.w	r3, r3, #32
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d008      	beq.n	8000e06 <I2C_Master_ISR_IT+0x228>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d003      	beq.n	8000e06 <I2C_Master_ISR_IT+0x228>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8000dfe:	6979      	ldr	r1, [r7, #20]
 8000e00:	68f8      	ldr	r0, [r7, #12]
 8000e02:	f000 fbe3 	bl	80015cc <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000e0e:	2300      	movs	r3, #0
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e28:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d101      	bne.n	8000e3c <I2C_Slave_ISR_IT+0x24>
 8000e38:	2302      	movs	r3, #2
 8000e3a:	e0e1      	b.n	8001000 <I2C_Slave_ISR_IT+0x1e8>
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2201      	movs	r2, #1
 8000e40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	f003 0320 	and.w	r3, r3, #32
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d008      	beq.n	8000e60 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d003      	beq.n	8000e60 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000e58:	6939      	ldr	r1, [r7, #16]
 8000e5a:	68f8      	ldr	r0, [r7, #12]
 8000e5c:	f000 fc82 	bl	8001764 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	f003 0310 	and.w	r3, r3, #16
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d04b      	beq.n	8000f02 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d046      	beq.n	8000f02 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d128      	bne.n	8000ed0 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b28      	cmp	r3, #40	; 0x28
 8000e88:	d108      	bne.n	8000e9c <I2C_Slave_ISR_IT+0x84>
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000e90:	d104      	bne.n	8000e9c <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e92:	6939      	ldr	r1, [r7, #16]
 8000e94:	68f8      	ldr	r0, [r7, #12]
 8000e96:	f000 fd6f 	bl	8001978 <I2C_ITListenCplt>
 8000e9a:	e031      	b.n	8000f00 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2b29      	cmp	r3, #41	; 0x29
 8000ea6:	d10e      	bne.n	8000ec6 <I2C_Slave_ISR_IT+0xae>
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000eae:	d00a      	beq.n	8000ec6 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2210      	movs	r2, #16
 8000eb6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f000 feac 	bl	8001c16 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f000 fb26 	bl	8001510 <I2C_ITSlaveSeqCplt>
 8000ec4:	e01c      	b.n	8000f00 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2210      	movs	r2, #16
 8000ecc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000ece:	e08f      	b.n	8000ff0 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2210      	movs	r2, #16
 8000ed6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000edc:	f043 0204 	orr.w	r2, r3, #4
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d003      	beq.n	8000ef2 <I2C_Slave_ISR_IT+0xda>
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ef0:	d17e      	bne.n	8000ff0 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	68f8      	ldr	r0, [r7, #12]
 8000efa:	f000 fd93 	bl	8001a24 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8000efe:	e077      	b.n	8000ff0 <I2C_Slave_ISR_IT+0x1d8>
 8000f00:	e076      	b.n	8000ff0 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	f003 0304 	and.w	r3, r3, #4
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d02f      	beq.n	8000f6c <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d02a      	beq.n	8000f6c <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d018      	beq.n	8000f52 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f24:	68fa      	ldr	r2, [r7, #12]
 8000f26:	6812      	ldr	r2, [r2, #0]
 8000f28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f2a:	b2d2      	uxtb	r2, r2
 8000f2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	b29a      	uxth	r2, r3
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d14b      	bne.n	8000ff4 <I2C_Slave_ISR_IT+0x1dc>
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000f62:	d047      	beq.n	8000ff4 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000f64:	68f8      	ldr	r0, [r7, #12]
 8000f66:	f000 fad3 	bl	8001510 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000f6a:	e043      	b.n	8000ff4 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	f003 0308 	and.w	r3, r3, #8
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d009      	beq.n	8000f8a <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d004      	beq.n	8000f8a <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000f80:	6939      	ldr	r1, [r7, #16]
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f000 fa01 	bl	800138a <I2C_ITAddrCplt>
 8000f88:	e035      	b.n	8000ff6 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d030      	beq.n	8000ff6 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d02b      	beq.n	8000ff6 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d018      	beq.n	8000fda <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000fb0:	7812      	ldrb	r2, [r2, #0]
 8000fb2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb8:	1c5a      	adds	r2, r3, #1
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fc2:	b29b      	uxth	r3, r3
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	851a      	strh	r2, [r3, #40]	; 0x28
 8000fd8:	e00d      	b.n	8000ff6 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fe0:	d002      	beq.n	8000fe8 <I2C_Slave_ISR_IT+0x1d0>
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d106      	bne.n	8000ff6 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000fe8:	68f8      	ldr	r0, [r7, #12]
 8000fea:	f000 fa91 	bl	8001510 <I2C_ITSlaveSeqCplt>
 8000fee:	e002      	b.n	8000ff6 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000ff0:	bf00      	nop
 8000ff2:	e000      	b.n	8000ff6 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000ff4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000ffe:	2300      	movs	r3, #0
}
 8001000:	4618      	mov	r0, r3
 8001002:	3718      	adds	r7, #24
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af02      	add	r7, sp, #8
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800101a:	2b01      	cmp	r3, #1
 800101c:	d101      	bne.n	8001022 <I2C_Master_ISR_DMA+0x1a>
 800101e:	2302      	movs	r3, #2
 8001020:	e0d9      	b.n	80011d6 <I2C_Master_ISR_DMA+0x1ce>
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	2201      	movs	r2, #1
 8001026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	f003 0310 	and.w	r3, r3, #16
 8001030:	2b00      	cmp	r3, #0
 8001032:	d016      	beq.n	8001062 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800103a:	2b00      	cmp	r3, #0
 800103c:	d011      	beq.n	8001062 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2210      	movs	r2, #16
 8001044:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104a:	f043 0204 	orr.w	r2, r3, #4
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001052:	2120      	movs	r1, #32
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f000 fe51 	bl	8001cfc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f000 fddb 	bl	8001c16 <I2C_Flush_TXDR>
 8001060:	e0b4      	b.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001068:	2b00      	cmp	r3, #0
 800106a:	d071      	beq.n	8001150 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001072:	2b00      	cmp	r3, #0
 8001074:	d06c      	beq.n	8001150 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	6812      	ldr	r2, [r2, #0]
 800107e:	6812      	ldr	r2, [r2, #0]
 8001080:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001084:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800108a:	b29b      	uxth	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d04e      	beq.n	800112e <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	b29b      	uxth	r3, r3
 8001098:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800109c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	2bff      	cmp	r3, #255	; 0xff
 80010a6:	d906      	bls.n	80010b6 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	22ff      	movs	r2, #255	; 0xff
 80010ac:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80010ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	e010      	b.n	80010d8 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80010c8:	d003      	beq.n	80010d2 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	e002      	b.n	80010d8 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80010d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010d6:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	8a79      	ldrh	r1, [r7, #18]
 80010e0:	2300      	movs	r3, #0
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	68f8      	ldr	r0, [r7, #12]
 80010e8:	f000 fdd8 	bl	8001c9c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010f0:	b29a      	uxth	r2, r3
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b22      	cmp	r3, #34	; 0x22
 8001108:	d108      	bne.n	800111c <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	6812      	ldr	r2, [r2, #0]
 8001112:	6812      	ldr	r2, [r2, #0]
 8001114:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001118:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800111a:	e057      	b.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	68fa      	ldr	r2, [r7, #12]
 8001122:	6812      	ldr	r2, [r2, #0]
 8001124:	6812      	ldr	r2, [r2, #0]
 8001126:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800112a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800112c:	e04e      	b.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001138:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800113c:	d003      	beq.n	8001146 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800113e:	68f8      	ldr	r0, [r7, #12]
 8001140:	f000 f9a7 	bl	8001492 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8001144:	e042      	b.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001146:	2140      	movs	r1, #64	; 0x40
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f000 fc6b 	bl	8001a24 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800114e:	e03d      	b.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001156:	2b00      	cmp	r3, #0
 8001158:	d028      	beq.n	80011ac <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001160:	2b00      	cmp	r3, #0
 8001162:	d023      	beq.n	80011ac <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001168:	b29b      	uxth	r3, r3
 800116a:	2b00      	cmp	r3, #0
 800116c:	d119      	bne.n	80011a2 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001178:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800117c:	d025      	beq.n	80011ca <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001182:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001186:	d108      	bne.n	800119a <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	6812      	ldr	r2, [r2, #0]
 8001190:	6852      	ldr	r2, [r2, #4]
 8001192:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001196:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8001198:	e017      	b.n	80011ca <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f000 f979 	bl	8001492 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80011a0:	e013      	b.n	80011ca <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80011a2:	2140      	movs	r1, #64	; 0x40
 80011a4:	68f8      	ldr	r0, [r7, #12]
 80011a6:	f000 fc3d 	bl	8001a24 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80011aa:	e00e      	b.n	80011ca <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	f003 0320 	and.w	r3, r3, #32
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00a      	beq.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d005      	beq.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80011c0:	68b9      	ldr	r1, [r7, #8]
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f000 fa02 	bl	80015cc <I2C_ITMasterCplt>
 80011c8:	e000      	b.n	80011cc <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80011ca:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b088      	sub	sp, #32
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	60f8      	str	r0, [r7, #12]
 80011e6:	60b9      	str	r1, [r7, #8]
 80011e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ee:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d101      	bne.n	8001202 <I2C_Slave_ISR_DMA+0x24>
 80011fe:	2302      	movs	r3, #2
 8001200:	e0bf      	b.n	8001382 <I2C_Slave_ISR_DMA+0x1a4>
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2201      	movs	r2, #1
 8001206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	f003 0320 	and.w	r3, r3, #32
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800121e:	68b9      	ldr	r1, [r7, #8]
 8001220:	68f8      	ldr	r0, [r7, #12]
 8001222:	f000 fa9f 	bl	8001764 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	f003 0310 	and.w	r3, r3, #16
 800122c:	2b00      	cmp	r3, #0
 800122e:	f000 8095 	beq.w	800135c <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001238:	2b00      	cmp	r3, #0
 800123a:	f000 808f 	beq.w	800135c <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d104      	bne.n	8001252 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800124e:	2b00      	cmp	r3, #0
 8001250:	d07d      	beq.n	800134e <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001256:	2b00      	cmp	r3, #0
 8001258:	d00c      	beq.n	8001274 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d007      	beq.n	8001274 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d101      	bne.n	8001274 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8001270:	2301      	movs	r3, #1
 8001272:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00c      	beq.n	8001296 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d007      	beq.n	8001296 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d101      	bne.n	8001296 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8001292:	2301      	movs	r3, #1
 8001294:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d128      	bne.n	80012ee <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	2b28      	cmp	r3, #40	; 0x28
 80012a6:	d108      	bne.n	80012ba <I2C_Slave_ISR_DMA+0xdc>
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80012ae:	d104      	bne.n	80012ba <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80012b0:	68b9      	ldr	r1, [r7, #8]
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f000 fb60 	bl	8001978 <I2C_ITListenCplt>
 80012b8:	e048      	b.n	800134c <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	2b29      	cmp	r3, #41	; 0x29
 80012c4:	d10e      	bne.n	80012e4 <I2C_Slave_ISR_DMA+0x106>
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80012cc:	d00a      	beq.n	80012e4 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2210      	movs	r2, #16
 80012d4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f000 fc9d 	bl	8001c16 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80012dc:	68f8      	ldr	r0, [r7, #12]
 80012de:	f000 f917 	bl	8001510 <I2C_ITSlaveSeqCplt>
 80012e2:	e033      	b.n	800134c <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2210      	movs	r2, #16
 80012ea:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80012ec:	e034      	b.n	8001358 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2210      	movs	r2, #16
 80012f4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fa:	f043 0204 	orr.w	r2, r3, #4
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001308:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d003      	beq.n	8001318 <I2C_Slave_ISR_DMA+0x13a>
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001316:	d11f      	bne.n	8001358 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001318:	7dfb      	ldrb	r3, [r7, #23]
 800131a:	2b21      	cmp	r3, #33	; 0x21
 800131c:	d002      	beq.n	8001324 <I2C_Slave_ISR_DMA+0x146>
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	2b29      	cmp	r3, #41	; 0x29
 8001322:	d103      	bne.n	800132c <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2221      	movs	r2, #33	; 0x21
 8001328:	631a      	str	r2, [r3, #48]	; 0x30
 800132a:	e008      	b.n	800133e <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	2b22      	cmp	r3, #34	; 0x22
 8001330:	d002      	beq.n	8001338 <I2C_Slave_ISR_DMA+0x15a>
 8001332:	7dfb      	ldrb	r3, [r7, #23]
 8001334:	2b2a      	cmp	r3, #42	; 0x2a
 8001336:	d102      	bne.n	800133e <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2222      	movs	r2, #34	; 0x22
 800133c:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001342:	4619      	mov	r1, r3
 8001344:	68f8      	ldr	r0, [r7, #12]
 8001346:	f000 fb6d 	bl	8001a24 <I2C_ITError>
      if (treatdmanack == 1U)
 800134a:	e005      	b.n	8001358 <I2C_Slave_ISR_DMA+0x17a>
 800134c:	e004      	b.n	8001358 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2210      	movs	r2, #16
 8001354:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8001356:	e00f      	b.n	8001378 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8001358:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800135a:	e00d      	b.n	8001378 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	2b00      	cmp	r3, #0
 8001364:	d008      	beq.n	8001378 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8001370:	68b9      	ldr	r1, [r7, #8]
 8001372:	68f8      	ldr	r0, [r7, #12]
 8001374:	f000 f809 	bl	800138a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3720      	adds	r7, #32
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b084      	sub	sp, #16
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
 8001392:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800139a:	b2db      	uxtb	r3, r3
 800139c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80013a0:	2b28      	cmp	r3, #40	; 0x28
 80013a2:	d16a      	bne.n	800147a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	0c1b      	lsrs	r3, r3, #16
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	0c1b      	lsrs	r3, r3, #16
 80013bc:	b29b      	uxth	r3, r3
 80013be:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80013c2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80013d0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80013de:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d138      	bne.n	800145a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80013e8:	897b      	ldrh	r3, [r7, #10]
 80013ea:	09db      	lsrs	r3, r3, #7
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	89bb      	ldrh	r3, [r7, #12]
 80013f0:	4053      	eors	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	f003 0306 	and.w	r3, r3, #6
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d11c      	bne.n	8001436 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80013fc:	897b      	ldrh	r3, [r7, #10]
 80013fe:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001404:	1c5a      	adds	r2, r3, #1
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800140e:	2b02      	cmp	r3, #2
 8001410:	d13b      	bne.n	800148a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2200      	movs	r2, #0
 8001416:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2208      	movs	r2, #8
 800141e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800142c:	89ba      	ldrh	r2, [r7, #12]
 800142e:	7bf9      	ldrb	r1, [r7, #15]
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8001434:	e029      	b.n	800148a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8001436:	893b      	ldrh	r3, [r7, #8]
 8001438:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800143a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f000 fcc6 	bl	8001dd0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001450:	89ba      	ldrh	r2, [r7, #12]
 8001452:	7bf9      	ldrb	r1, [r7, #15]
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	4798      	blx	r3
}
 8001458:	e017      	b.n	800148a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800145a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f000 fcb6 	bl	8001dd0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001470:	89ba      	ldrh	r2, [r7, #12]
 8001472:	7bf9      	ldrb	r1, [r7, #15]
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	4798      	blx	r3
}
 8001478:	e007      	b.n	800148a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2208      	movs	r2, #8
 8001480:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b082      	sub	sp, #8
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b21      	cmp	r3, #33	; 0x21
 80014ac:	d116      	bne.n	80014dc <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2220      	movs	r2, #32
 80014b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2211      	movs	r2, #17
 80014ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80014c2:	2101      	movs	r1, #1
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f000 fc83 	bl	8001dd0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2200      	movs	r2, #0
 80014ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80014da:	e015      	b.n	8001508 <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2220      	movs	r2, #32
 80014e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2212      	movs	r2, #18
 80014e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80014f0:	2102      	movs	r1, #2
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 fc6c 	bl	8001dd0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	4798      	blx	r3
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d008      	beq.n	8001544 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	6812      	ldr	r2, [r2, #0]
 800153a:	6812      	ldr	r2, [r2, #0]
 800153c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	e00c      	b.n	800155e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d007      	beq.n	800155e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6812      	ldr	r2, [r2, #0]
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800155c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b29      	cmp	r3, #41	; 0x29
 8001568:	d113      	bne.n	8001592 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2228      	movs	r2, #40	; 0x28
 800156e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2221      	movs	r2, #33	; 0x21
 8001576:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001578:	2101      	movs	r1, #1
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f000 fc28 	bl	8001dd0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2200      	movs	r2, #0
 8001584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8001590:	e018      	b.n	80015c4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b2a      	cmp	r3, #42	; 0x2a
 800159c:	d112      	bne.n	80015c4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2228      	movs	r2, #40	; 0x28
 80015a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2222      	movs	r2, #34	; 0x22
 80015aa:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80015ac:	2102      	movs	r1, #2
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f000 fc0e 	bl	8001dd0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	4798      	blx	r3
}
 80015c4:	bf00      	nop
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2220      	movs	r2, #32
 80015e0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b21      	cmp	r3, #33	; 0x21
 80015ec:	d107      	bne.n	80015fe <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80015ee:	2101      	movs	r1, #1
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f000 fbed 	bl	8001dd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2211      	movs	r2, #17
 80015fa:	631a      	str	r2, [r3, #48]	; 0x30
 80015fc:	e00c      	b.n	8001618 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b22      	cmp	r3, #34	; 0x22
 8001608:	d106      	bne.n	8001618 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800160a:	2102      	movs	r1, #2
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f000 fbdf 	bl	8001dd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2212      	movs	r2, #18
 8001616:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6859      	ldr	r1, [r3, #4]
 8001622:	4b4e      	ldr	r3, [pc, #312]	; (800175c <I2C_ITMasterCplt+0x190>)
 8001624:	400b      	ands	r3, r1
 8001626:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a4b      	ldr	r2, [pc, #300]	; (8001760 <I2C_ITMasterCplt+0x194>)
 8001632:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f003 0310 	and.w	r3, r3, #16
 800163a:	2b00      	cmp	r3, #0
 800163c:	d009      	beq.n	8001652 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2210      	movs	r2, #16
 8001644:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164a:	f043 0204 	orr.w	r2, r3, #4
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b60      	cmp	r3, #96	; 0x60
 800165c:	d10a      	bne.n	8001674 <I2C_ITMasterCplt+0xa8>
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	f003 0304 	and.w	r3, r3, #4
 8001664:	2b00      	cmp	r3, #0
 8001666:	d005      	beq.n	8001674 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800166e:	b2db      	uxtb	r3, r3
 8001670:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8001672:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f000 face 	bl	8001c16 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b60      	cmp	r3, #96	; 0x60
 800168a:	d002      	beq.n	8001692 <I2C_ITMasterCplt+0xc6>
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d006      	beq.n	80016a0 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001696:	4619      	mov	r1, r3
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 f9c3 	bl	8001a24 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800169e:	e058      	b.n	8001752 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2b21      	cmp	r3, #33	; 0x21
 80016aa:	d126      	bne.n	80016fa <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2220      	movs	r2, #32
 80016b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b40      	cmp	r3, #64	; 0x40
 80016c4:	d10c      	bne.n	80016e0 <I2C_ITMasterCplt+0x114>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	4798      	blx	r3
}
 80016de:	e038      	b.n	8001752 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	4798      	blx	r3
}
 80016f8:	e02b      	b.n	8001752 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b22      	cmp	r3, #34	; 0x22
 8001704:	d125      	bne.n	8001752 <I2C_ITMasterCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2220      	movs	r2, #32
 800170a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b40      	cmp	r3, #64	; 0x40
 800171e:	d10c      	bne.n	800173a <I2C_ITMasterCplt+0x16e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	4798      	blx	r3
}
 8001738:	e00b      	b.n	8001752 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	4798      	blx	r3
}
 8001752:	bf00      	nop
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	fe00e800 	.word	0xfe00e800
 8001760:	ffff0000 	.word	0xffff0000

08001764 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001780:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2220      	movs	r2, #32
 8001788:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	2b21      	cmp	r3, #33	; 0x21
 800178e:	d002      	beq.n	8001796 <I2C_ITSlaveCplt+0x32>
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	2b29      	cmp	r3, #41	; 0x29
 8001794:	d108      	bne.n	80017a8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8001796:	f248 0101 	movw	r1, #32769	; 0x8001
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 fb18 	bl	8001dd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2221      	movs	r2, #33	; 0x21
 80017a4:	631a      	str	r2, [r3, #48]	; 0x30
 80017a6:	e00d      	b.n	80017c4 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	2b22      	cmp	r3, #34	; 0x22
 80017ac:	d002      	beq.n	80017b4 <I2C_ITSlaveCplt+0x50>
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	2b2a      	cmp	r3, #42	; 0x2a
 80017b2:	d107      	bne.n	80017c4 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80017b4:	f248 0102 	movw	r1, #32770	; 0x8002
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f000 fb09 	bl	8001dd0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2222      	movs	r2, #34	; 0x22
 80017c2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	6812      	ldr	r2, [r2, #0]
 80017cc:	6852      	ldr	r2, [r2, #4]
 80017ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017d2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6859      	ldr	r1, [r3, #4]
 80017de:	4b64      	ldr	r3, [pc, #400]	; (8001970 <I2C_ITSlaveCplt+0x20c>)
 80017e0:	400b      	ands	r3, r1
 80017e2:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f000 fa16 	bl	8001c16 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d013      	beq.n	800181c <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	6812      	ldr	r2, [r2, #0]
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001802:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001808:	2b00      	cmp	r3, #0
 800180a:	d01f      	beq.n	800184c <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	b29a      	uxth	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	855a      	strh	r2, [r3, #42]	; 0x2a
 800181a:	e017      	b.n	800184c <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d012      	beq.n	800184c <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6812      	ldr	r2, [r2, #0]
 800182e:	6812      	ldr	r2, [r2, #0]
 8001830:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001834:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800183a:	2b00      	cmp	r3, #0
 800183c:	d006      	beq.n	800184c <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	b29a      	uxth	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	f003 0304 	and.w	r3, r3, #4
 8001852:	2b00      	cmp	r3, #0
 8001854:	d020      	beq.n	8001898 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	f023 0304 	bic.w	r3, r3, #4
 800185c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	6812      	ldr	r2, [r2, #0]
 8001866:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001868:	b2d2      	uxtb	r2, r2
 800186a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	1c5a      	adds	r2, r3, #1
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00c      	beq.n	8001898 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001882:	3b01      	subs	r3, #1
 8001884:	b29a      	uxth	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800188e:	b29b      	uxth	r3, r3
 8001890:	3b01      	subs	r3, #1
 8001892:	b29a      	uxth	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800189c:	b29b      	uxth	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d005      	beq.n	80018ae <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a6:	f043 0204 	orr.w	r2, r3, #4
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d010      	beq.n	80018e6 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c8:	4619      	mov	r1, r3
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f8aa 	bl	8001a24 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b28      	cmp	r3, #40	; 0x28
 80018da:	d144      	bne.n	8001966 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80018dc:	6979      	ldr	r1, [r7, #20]
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f000 f84a 	bl	8001978 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80018e4:	e03f      	b.n	8001966 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80018ee:	d015      	beq.n	800191c <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff fe0d 	bl	8001510 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a1e      	ldr	r2, [pc, #120]	; (8001974 <I2C_ITSlaveCplt+0x210>)
 80018fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2220      	movs	r2, #32
 8001900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	4798      	blx	r3
}
 800191a:	e024      	b.n	8001966 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b22      	cmp	r3, #34	; 0x22
 8001926:	d10f      	bne.n	8001948 <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2220      	movs	r2, #32
 800192c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	4798      	blx	r3
}
 8001946:	e00e      	b.n	8001966 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2220      	movs	r2, #32
 800194c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	4798      	blx	r3
}
 8001966:	bf00      	nop
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	fe00e800 	.word	0xfe00e800
 8001974:	ffff0000 	.word	0xffff0000

08001978 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a26      	ldr	r2, [pc, #152]	; (8001a20 <I2C_ITListenCplt+0xa8>)
 8001986:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2220      	movs	r2, #32
 8001992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	f003 0304 	and.w	r3, r3, #4
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d022      	beq.n	80019f4 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c0:	1c5a      	adds	r2, r3, #1
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d012      	beq.n	80019f4 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d2:	3b01      	subs	r3, #1
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019de:	b29b      	uxth	r3, r3
 80019e0:	3b01      	subs	r3, #1
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ec:	f043 0204 	orr.w	r2, r3, #4
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80019f4:	f248 0103 	movw	r1, #32771	; 0x8003
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f000 f9e9 	bl	8001dd0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2210      	movs	r2, #16
 8001a04:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	ffff0000 	.word	0xffff0000

08001a24 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a5d      	ldr	r2, [pc, #372]	; (8001bb8 <I2C_ITError+0x194>)
 8001a42:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	431a      	orrs	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	2b28      	cmp	r3, #40	; 0x28
 8001a5a:	d005      	beq.n	8001a68 <I2C_ITError+0x44>
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	2b29      	cmp	r3, #41	; 0x29
 8001a60:	d002      	beq.n	8001a68 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
 8001a64:	2b2a      	cmp	r3, #42	; 0x2a
 8001a66:	d10b      	bne.n	8001a80 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a68:	2103      	movs	r1, #3
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f9b0 	bl	8001dd0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2228      	movs	r2, #40	; 0x28
 8001a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a50      	ldr	r2, [pc, #320]	; (8001bbc <I2C_ITError+0x198>)
 8001a7c:	635a      	str	r2, [r3, #52]	; 0x34
 8001a7e:	e011      	b.n	8001aa4 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001a80:	f248 0103 	movw	r1, #32771	; 0x8003
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f9a3 	bl	8001dd0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b60      	cmp	r3, #96	; 0x60
 8001a94:	d003      	beq.n	8001a9e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2220      	movs	r2, #32
 8001a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa8:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d039      	beq.n	8001b26 <I2C_ITError+0x102>
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	2b11      	cmp	r3, #17
 8001ab6:	d002      	beq.n	8001abe <I2C_ITError+0x9a>
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	2b21      	cmp	r3, #33	; 0x21
 8001abc:	d133      	bne.n	8001b26 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ac8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001acc:	d107      	bne.n	8001ade <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	6812      	ldr	r2, [r2, #0]
 8001ad8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001adc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fcb4 	bl	8000450 <HAL_DMA_GetState>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d017      	beq.n	8001b1e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	4a33      	ldr	r2, [pc, #204]	; (8001bc0 <I2C_ITError+0x19c>)
 8001af4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7fe fc45 	bl	8000392 <HAL_DMA_Abort_IT>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d04d      	beq.n	8001baa <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b18:	4610      	mov	r0, r2
 8001b1a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001b1c:	e045      	b.n	8001baa <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 f850 	bl	8001bc4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001b24:	e041      	b.n	8001baa <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d039      	beq.n	8001ba2 <I2C_ITError+0x17e>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	2b12      	cmp	r3, #18
 8001b32:	d002      	beq.n	8001b3a <I2C_ITError+0x116>
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	2b22      	cmp	r3, #34	; 0x22
 8001b38:	d133      	bne.n	8001ba2 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b48:	d107      	bne.n	8001b5a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	6812      	ldr	r2, [r2, #0]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b58:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7fe fc76 	bl	8000450 <HAL_DMA_GetState>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d017      	beq.n	8001b9a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b6e:	4a14      	ldr	r2, [pc, #80]	; (8001bc0 <I2C_ITError+0x19c>)
 8001b70:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7fe fc07 	bl	8000392 <HAL_DMA_Abort_IT>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d011      	beq.n	8001bae <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001b94:	4610      	mov	r0, r2
 8001b96:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001b98:	e009      	b.n	8001bae <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 f812 	bl	8001bc4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001ba0:	e005      	b.n	8001bae <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 f80e 	bl	8001bc4 <I2C_TreatErrorCallback>
  }
}
 8001ba8:	e002      	b.n	8001bb0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001baa:	bf00      	nop
 8001bac:	e000      	b.n	8001bb0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001bae:	bf00      	nop
}
 8001bb0:	bf00      	nop
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	ffff0000 	.word	0xffff0000
 8001bbc:	08000e19 	.word	0x08000e19
 8001bc0:	08001c5f 	.word	0x08001c5f

08001bc4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b60      	cmp	r3, #96	; 0x60
 8001bd6:	d10f      	bne.n	8001bf8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2220      	movs	r2, #32
 8001bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001bf6:	e00a      	b.n	8001c0e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	4798      	blx	r3
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001c16:	b480      	push	{r7}
 8001c18:	b083      	sub	sp, #12
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d103      	bne.n	8001c34 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2200      	movs	r2, #0
 8001c32:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d007      	beq.n	8001c52 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	6992      	ldr	r2, [r2, #24]
 8001c4c:	f042 0201 	orr.w	r2, r2, #1
 8001c50:	619a      	str	r2, [r3, #24]
  }
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b084      	sub	sp, #16
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c78:	2200      	movs	r2, #0
 8001c7a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d003      	beq.n	8001c8c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c88:	2200      	movs	r2, #0
 8001c8a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	f7ff ff99 	bl	8001bc4 <I2C_TreatErrorCallback>
}
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b087      	sub	sp, #28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	607b      	str	r3, [r7, #4]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	817b      	strh	r3, [r7, #10]
 8001caa:	4613      	mov	r3, r2
 8001cac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001cae:	897b      	ldrh	r3, [r7, #10]
 8001cb0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001cb4:	7a7b      	ldrb	r3, [r7, #9]
 8001cb6:	041b      	lsls	r3, r3, #16
 8001cb8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001cbc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001cca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6859      	ldr	r1, [r3, #4]
 8001cd6:	6a3b      	ldr	r3, [r7, #32]
 8001cd8:	0d5b      	lsrs	r3, r3, #21
 8001cda:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001cde:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <I2C_TransferConfig+0x5c>)
 8001ce0:	4303      	orrs	r3, r0
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	4019      	ands	r1, r3
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	430b      	orrs	r3, r1
 8001cea:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001cec:	bf00      	nop
 8001cee:	371c      	adds	r7, #28
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	03ff63ff 	.word	0x03ff63ff

08001cfc <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d10:	4a2d      	ldr	r2, [pc, #180]	; (8001dc8 <I2C_Enable_IRQ+0xcc>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d004      	beq.n	8001d20 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001d1a:	4a2c      	ldr	r2, [pc, #176]	; (8001dcc <I2C_Enable_IRQ+0xd0>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d11d      	bne.n	8001d5c <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	da03      	bge.n	8001d30 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d2e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d30:	887b      	ldrh	r3, [r7, #2]
 8001d32:	2b10      	cmp	r3, #16
 8001d34:	d103      	bne.n	8001d3e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d3c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d3e:	887b      	ldrh	r3, [r7, #2]
 8001d40:	2b20      	cmp	r3, #32
 8001d42:	d103      	bne.n	8001d4c <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d4a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001d4c:	887b      	ldrh	r3, [r7, #2]
 8001d4e:	2b40      	cmp	r3, #64	; 0x40
 8001d50:	d12c      	bne.n	8001dac <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d58:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001d5a:	e027      	b.n	8001dac <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	da03      	bge.n	8001d6c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001d6a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001d6c:	887b      	ldrh	r3, [r7, #2]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8001d7c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001d7e:	887b      	ldrh	r3, [r7, #2]
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d003      	beq.n	8001d90 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8001d8e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001d90:	887b      	ldrh	r3, [r7, #2]
 8001d92:	2b10      	cmp	r3, #16
 8001d94:	d103      	bne.n	8001d9e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001d9c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	2b20      	cmp	r3, #32
 8001da2:	d103      	bne.n	8001dac <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f043 0320 	orr.w	r3, r3, #32
 8001daa:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6812      	ldr	r2, [r2, #0]
 8001db4:	6811      	ldr	r1, [r2, #0]
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	430a      	orrs	r2, r1
 8001dba:	601a      	str	r2, [r3, #0]
}
 8001dbc:	bf00      	nop
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	08001009 	.word	0x08001009
 8001dcc:	080011df 	.word	0x080011df

08001dd0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001de0:	887b      	ldrh	r3, [r7, #2]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d00f      	beq.n	8001e0a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001df0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001dfe:	2b28      	cmp	r3, #40	; 0x28
 8001e00:	d003      	beq.n	8001e0a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001e08:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001e0a:	887b      	ldrh	r3, [r7, #2]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00f      	beq.n	8001e34 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001e1a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001e28:	2b28      	cmp	r3, #40	; 0x28
 8001e2a:	d003      	beq.n	8001e34 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001e32:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001e34:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	da03      	bge.n	8001e44 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001e42:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001e44:	887b      	ldrh	r3, [r7, #2]
 8001e46:	2b10      	cmp	r3, #16
 8001e48:	d103      	bne.n	8001e52 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001e50:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001e52:	887b      	ldrh	r3, [r7, #2]
 8001e54:	2b20      	cmp	r3, #32
 8001e56:	d103      	bne.n	8001e60 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f043 0320 	orr.w	r3, r3, #32
 8001e5e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001e60:	887b      	ldrh	r3, [r7, #2]
 8001e62:	2b40      	cmp	r3, #64	; 0x40
 8001e64:	d103      	bne.n	8001e6e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e6c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6812      	ldr	r2, [r2, #0]
 8001e76:	6811      	ldr	r1, [r2, #0]
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	43d2      	mvns	r2, r2
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]
}
 8001e80:	bf00      	nop
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b20      	cmp	r3, #32
 8001ea0:	d138      	bne.n	8001f14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d101      	bne.n	8001eb0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001eac:	2302      	movs	r3, #2
 8001eae:	e032      	b.n	8001f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2224      	movs	r2, #36	; 0x24
 8001ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	6812      	ldr	r2, [r2, #0]
 8001eca:	f022 0201 	bic.w	r2, r2, #1
 8001ece:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001ede:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6812      	ldr	r2, [r2, #0]
 8001ee8:	6811      	ldr	r1, [r2, #0]
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	6812      	ldr	r2, [r2, #0]
 8001efa:	f042 0201 	orr.w	r2, r2, #1
 8001efe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2220      	movs	r2, #32
 8001f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	e000      	b.n	8001f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f14:	2302      	movs	r3, #2
  }
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b085      	sub	sp, #20
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b20      	cmp	r3, #32
 8001f36:	d139      	bne.n	8001fac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d101      	bne.n	8001f46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e033      	b.n	8001fae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2224      	movs	r2, #36	; 0x24
 8001f52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	6812      	ldr	r2, [r2, #0]
 8001f5e:	6812      	ldr	r2, [r2, #0]
 8001f60:	f022 0201 	bic.w	r2, r2, #1
 8001f64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	021b      	lsls	r3, r3, #8
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	6812      	ldr	r2, [r2, #0]
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	f042 0201 	orr.w	r2, r2, #1
 8001f96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e000      	b.n	8001fae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001fac:	2302      	movs	r3, #2
  }
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3714      	adds	r7, #20
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
	...

08001fbc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001fc0:	4a05      	ldr	r2, [pc, #20]	; (8001fd8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001fc2:	4b05      	ldr	r3, [pc, #20]	; (8001fd8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fca:	6053      	str	r3, [r2, #4]
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	40007000 	.word	0x40007000

08001fdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b089      	sub	sp, #36	; 0x24
 8001fe0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	61fb      	str	r3, [r7, #28]
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fea:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 030c 	and.w	r3, r3, #12
 8001ff2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ff4:	4b3a      	ldr	r3, [pc, #232]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0x34>
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	2b0c      	cmp	r3, #12
 8002008:	d121      	bne.n	800204e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d11e      	bne.n	800204e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002010:	4b33      	ldr	r3, [pc, #204]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b00      	cmp	r3, #0
 800201a:	d107      	bne.n	800202c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800201c:	4b30      	ldr	r3, [pc, #192]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800201e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002022:	0a1b      	lsrs	r3, r3, #8
 8002024:	f003 030f 	and.w	r3, r3, #15
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	e005      	b.n	8002038 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800202c:	4b2c      	ldr	r3, [pc, #176]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	091b      	lsrs	r3, r3, #4
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002038:	4a2a      	ldr	r2, [pc, #168]	; (80020e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002040:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10d      	bne.n	8002064 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800204c:	e00a      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	2b04      	cmp	r3, #4
 8002052:	d102      	bne.n	800205a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002054:	4b24      	ldr	r3, [pc, #144]	; (80020e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002056:	61bb      	str	r3, [r7, #24]
 8002058:	e004      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	2b08      	cmp	r3, #8
 800205e:	d101      	bne.n	8002064 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002060:	4b22      	ldr	r3, [pc, #136]	; (80020ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002062:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	2b0c      	cmp	r3, #12
 8002068:	d133      	bne.n	80020d2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800206a:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d002      	beq.n	8002080 <HAL_RCC_GetSysClockFreq+0xa4>
 800207a:	2b03      	cmp	r3, #3
 800207c:	d003      	beq.n	8002086 <HAL_RCC_GetSysClockFreq+0xaa>
 800207e:	e005      	b.n	800208c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002080:	4b19      	ldr	r3, [pc, #100]	; (80020e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002082:	617b      	str	r3, [r7, #20]
      break;
 8002084:	e005      	b.n	8002092 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002086:	4b19      	ldr	r3, [pc, #100]	; (80020ec <HAL_RCC_GetSysClockFreq+0x110>)
 8002088:	617b      	str	r3, [r7, #20]
      break;
 800208a:	e002      	b.n	8002092 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	617b      	str	r3, [r7, #20]
      break;
 8002090:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002092:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	091b      	lsrs	r3, r3, #4
 8002098:	f003 030f 	and.w	r3, r3, #15
 800209c:	3301      	adds	r3, #1
 800209e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	fb02 f203 	mul.w	r2, r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020b8:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <HAL_RCC_GetSysClockFreq+0x104>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	0e5b      	lsrs	r3, r3, #25
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	3301      	adds	r3, #1
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80020c8:	697a      	ldr	r2, [r7, #20]
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80020d2:	69bb      	ldr	r3, [r7, #24]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3724      	adds	r7, #36	; 0x24
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	40021000 	.word	0x40021000
 80020e4:	080073e4 	.word	0x080073e4
 80020e8:	00f42400 	.word	0x00f42400
 80020ec:	007a1200 	.word	0x007a1200

080020f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020f4:	4b03      	ldr	r3, [pc, #12]	; (8002104 <HAL_RCC_GetHCLKFreq+0x14>)
 80020f6:	681b      	ldr	r3, [r3, #0]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	2004005c 	.word	0x2004005c

08002108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800210c:	f7ff fff0 	bl	80020f0 <HAL_RCC_GetHCLKFreq>
 8002110:	4601      	mov	r1, r0
 8002112:	4b06      	ldr	r3, [pc, #24]	; (800212c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	0a1b      	lsrs	r3, r3, #8
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	4a04      	ldr	r2, [pc, #16]	; (8002130 <HAL_RCC_GetPCLK1Freq+0x28>)
 800211e:	5cd3      	ldrb	r3, [r2, r3]
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002128:	4618      	mov	r0, r3
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40021000 	.word	0x40021000
 8002130:	080073dc 	.word	0x080073dc

08002134 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002138:	f7ff ffda 	bl	80020f0 <HAL_RCC_GetHCLKFreq>
 800213c:	4601      	mov	r1, r0
 800213e:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	0adb      	lsrs	r3, r3, #11
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	4a04      	ldr	r2, [pc, #16]	; (800215c <HAL_RCC_GetPCLK2Freq+0x28>)
 800214a:	5cd3      	ldrb	r3, [r2, r3]
 800214c:	f003 031f 	and.w	r3, r3, #31
 8002150:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002154:	4618      	mov	r0, r3
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40021000 	.word	0x40021000
 800215c:	080073dc 	.word	0x080073dc

08002160 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002168:	2300      	movs	r3, #0
 800216a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800216c:	2300      	movs	r3, #0
 800216e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002178:	2b00      	cmp	r3, #0
 800217a:	d03d      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002180:	2b40      	cmp	r3, #64	; 0x40
 8002182:	d00b      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8002184:	2b40      	cmp	r3, #64	; 0x40
 8002186:	d804      	bhi.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00e      	beq.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
 800218c:	2b20      	cmp	r3, #32
 800218e:	d015      	beq.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002190:	e01d      	b.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8002192:	2b60      	cmp	r3, #96	; 0x60
 8002194:	d01e      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002196:	2b80      	cmp	r3, #128	; 0x80
 8002198:	d01c      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800219a:	e018      	b.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800219c:	4a86      	ldr	r2, [pc, #536]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800219e:	4b86      	ldr	r3, [pc, #536]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021a0:	68db      	ldr	r3, [r3, #12]
 80021a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021a8:	e015      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3304      	adds	r3, #4
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f001 f915 	bl	80033e0 <RCCEx_PLLSAI1_Config>
 80021b6:	4603      	mov	r3, r0
 80021b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021ba:	e00c      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3320      	adds	r3, #32
 80021c0:	2100      	movs	r1, #0
 80021c2:	4618      	mov	r0, r3
 80021c4:	f001 f9fc 	bl	80035c0 <RCCEx_PLLSAI2_Config>
 80021c8:	4603      	mov	r3, r0
 80021ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021cc:	e003      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	74fb      	strb	r3, [r7, #19]
      break;
 80021d2:	e000      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 80021d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021d6:	7cfb      	ldrb	r3, [r7, #19]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d10b      	bne.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021dc:	4976      	ldr	r1, [pc, #472]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021de:	4b76      	ldr	r3, [pc, #472]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80021e4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021ec:	4313      	orrs	r3, r2
 80021ee:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80021f2:	e001      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021f4:	7cfb      	ldrb	r3, [r7, #19]
 80021f6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d042      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800220c:	d00f      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0xce>
 800220e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002212:	d805      	bhi.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8002214:	2b00      	cmp	r3, #0
 8002216:	d011      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8002218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800221c:	d017      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0xee>
 800221e:	e01f      	b.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002220:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002224:	d01f      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800222a:	d01c      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800222c:	e018      	b.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800222e:	4a62      	ldr	r2, [pc, #392]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002230:	4b61      	ldr	r3, [pc, #388]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002238:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800223a:	e015      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3304      	adds	r3, #4
 8002240:	2100      	movs	r1, #0
 8002242:	4618      	mov	r0, r3
 8002244:	f001 f8cc 	bl	80033e0 <RCCEx_PLLSAI1_Config>
 8002248:	4603      	mov	r3, r0
 800224a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800224c:	e00c      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	3320      	adds	r3, #32
 8002252:	2100      	movs	r1, #0
 8002254:	4618      	mov	r0, r3
 8002256:	f001 f9b3 	bl	80035c0 <RCCEx_PLLSAI2_Config>
 800225a:	4603      	mov	r3, r0
 800225c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800225e:	e003      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	74fb      	strb	r3, [r7, #19]
      break;
 8002264:	e000      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8002266:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002268:	7cfb      	ldrb	r3, [r7, #19]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10b      	bne.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800226e:	4952      	ldr	r1, [pc, #328]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002270:	4b51      	ldr	r3, [pc, #324]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002272:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002276:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800227e:	4313      	orrs	r3, r2
 8002280:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002284:	e001      	b.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002286:	7cfb      	ldrb	r3, [r7, #19]
 8002288:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 809f 	beq.w	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002298:	2300      	movs	r3, #0
 800229a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800229c:	4b46      	ldr	r3, [pc, #280]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800229e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80022a8:	2301      	movs	r3, #1
 80022aa:	e000      	b.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80022ac:	2300      	movs	r3, #0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00d      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022b2:	4a41      	ldr	r2, [pc, #260]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022b4:	4b40      	ldr	r3, [pc, #256]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022bc:	6593      	str	r3, [r2, #88]	; 0x58
 80022be:	4b3e      	ldr	r3, [pc, #248]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ca:	2301      	movs	r3, #1
 80022cc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022ce:	4a3b      	ldr	r2, [pc, #236]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022d0:	4b3a      	ldr	r3, [pc, #232]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022da:	f7fd ffa1 	bl	8000220 <HAL_GetTick>
 80022de:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022e0:	e009      	b.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022e2:	f7fd ff9d 	bl	8000220 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d902      	bls.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	74fb      	strb	r3, [r7, #19]
        break;
 80022f4:	e005      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022f6:	4b31      	ldr	r3, [pc, #196]	; (80023bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d0ef      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8002302:	7cfb      	ldrb	r3, [r7, #19]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d15b      	bne.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002308:	4b2b      	ldr	r3, [pc, #172]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800230a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800230e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002312:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d01f      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	429a      	cmp	r2, r3
 8002324:	d019      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002326:	4b24      	ldr	r3, [pc, #144]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002330:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002332:	4a21      	ldr	r2, [pc, #132]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002334:	4b20      	ldr	r3, [pc, #128]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002336:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800233e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002342:	4a1d      	ldr	r2, [pc, #116]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002344:	4b1c      	ldr	r3, [pc, #112]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800234a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800234e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002352:	4a19      	ldr	r2, [pc, #100]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d016      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002364:	f7fd ff5c 	bl	8000220 <HAL_GetTick>
 8002368:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800236a:	e00b      	b.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236c:	f7fd ff58 	bl	8000220 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	f241 3288 	movw	r2, #5000	; 0x1388
 800237a:	4293      	cmp	r3, r2
 800237c:	d902      	bls.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	74fb      	strb	r3, [r7, #19]
            break;
 8002382:	e006      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d0ec      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8002392:	7cfb      	ldrb	r3, [r7, #19]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d10c      	bne.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002398:	4907      	ldr	r1, [pc, #28]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800239a:	4b07      	ldr	r3, [pc, #28]	; (80023b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800239c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023aa:	4313      	orrs	r3, r2
 80023ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80023b0:	e008      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023b2:	7cfb      	ldrb	r3, [r7, #19]
 80023b4:	74bb      	strb	r3, [r7, #18]
 80023b6:	e005      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023c0:	7cfb      	ldrb	r3, [r7, #19]
 80023c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023c4:	7c7b      	ldrb	r3, [r7, #17]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d105      	bne.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023ca:	4aa0      	ldr	r2, [pc, #640]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023cc:	4b9f      	ldr	r3, [pc, #636]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00a      	beq.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023e2:	499a      	ldr	r1, [pc, #616]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e4:	4b99      	ldr	r3, [pc, #612]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ea:	f023 0203 	bic.w	r2, r3, #3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f2:	4313      	orrs	r3, r2
 80023f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00a      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002404:	4991      	ldr	r1, [pc, #580]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002406:	4b91      	ldr	r3, [pc, #580]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240c:	f023 020c 	bic.w	r2, r3, #12
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	4313      	orrs	r3, r2
 8002416:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0304 	and.w	r3, r3, #4
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00a      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002426:	4989      	ldr	r1, [pc, #548]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002428:	4b88      	ldr	r3, [pc, #544]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800242a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800242e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	4313      	orrs	r3, r2
 8002438:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0308 	and.w	r3, r3, #8
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00a      	beq.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002448:	4980      	ldr	r1, [pc, #512]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800244a:	4b80      	ldr	r3, [pc, #512]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800244c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002450:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002458:	4313      	orrs	r3, r2
 800245a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0310 	and.w	r3, r3, #16
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800246a:	4978      	ldr	r1, [pc, #480]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246c:	4b77      	ldr	r3, [pc, #476]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002472:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247a:	4313      	orrs	r3, r2
 800247c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00a      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800248c:	496f      	ldr	r1, [pc, #444]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248e:	4b6f      	ldr	r3, [pc, #444]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002494:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00a      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80024ae:	4967      	ldr	r1, [pc, #412]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b0:	4b66      	ldr	r3, [pc, #408]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024b6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024be:	4313      	orrs	r3, r2
 80024c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00a      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024d0:	495e      	ldr	r1, [pc, #376]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d2:	4b5e      	ldr	r3, [pc, #376]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024d8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80024e0:	4313      	orrs	r3, r2
 80024e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d00a      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024f2:	4956      	ldr	r1, [pc, #344]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f4:	4b55      	ldr	r3, [pc, #340]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002502:	4313      	orrs	r3, r2
 8002504:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00a      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002514:	494d      	ldr	r1, [pc, #308]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002516:	4b4d      	ldr	r3, [pc, #308]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002524:	4313      	orrs	r3, r2
 8002526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002532:	2b00      	cmp	r3, #0
 8002534:	d00a      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002536:	4945      	ldr	r1, [pc, #276]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002538:	4b44      	ldr	r3, [pc, #272]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800253a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800253e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002546:	4313      	orrs	r3, r2
 8002548:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00a      	beq.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002558:	493c      	ldr	r1, [pc, #240]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255a:	4b3c      	ldr	r3, [pc, #240]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002560:	f023 0203 	bic.w	r2, r3, #3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002568:	4313      	orrs	r3, r2
 800256a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d028      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800257a:	4934      	ldr	r1, [pc, #208]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257c:	4b33      	ldr	r3, [pc, #204]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800257e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002582:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800258a:	4313      	orrs	r3, r2
 800258c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002594:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002598:	d106      	bne.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800259a:	4a2c      	ldr	r2, [pc, #176]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259c:	4b2b      	ldr	r3, [pc, #172]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025a4:	60d3      	str	r3, [r2, #12]
 80025a6:	e011      	b.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025b0:	d10c      	bne.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3304      	adds	r3, #4
 80025b6:	2101      	movs	r1, #1
 80025b8:	4618      	mov	r0, r3
 80025ba:	f000 ff11 	bl	80033e0 <RCCEx_PLLSAI1_Config>
 80025be:	4603      	mov	r3, r0
 80025c0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80025c2:	7cfb      	ldrb	r3, [r7, #19]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 80025c8:	7cfb      	ldrb	r3, [r7, #19]
 80025ca:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d04d      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025e0:	d108      	bne.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80025e2:	4a1a      	ldr	r2, [pc, #104]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e4:	4b19      	ldr	r3, [pc, #100]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025ee:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80025f2:	e012      	b.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80025f4:	4a15      	ldr	r2, [pc, #84]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002600:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002604:	4911      	ldr	r1, [pc, #68]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002606:	4b11      	ldr	r3, [pc, #68]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002614:	4313      	orrs	r3, r2
 8002616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800261e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002622:	d106      	bne.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002624:	4a09      	ldr	r2, [pc, #36]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800262e:	60d3      	str	r3, [r2, #12]
 8002630:	e020      	b.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002636:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800263a:	d109      	bne.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800263c:	4a03      	ldr	r2, [pc, #12]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800263e:	4b03      	ldr	r3, [pc, #12]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002646:	60d3      	str	r3, [r2, #12]
 8002648:	e014      	b.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800264a:	bf00      	nop
 800264c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002654:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002658:	d10c      	bne.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	3304      	adds	r3, #4
 800265e:	2101      	movs	r1, #1
 8002660:	4618      	mov	r0, r3
 8002662:	f000 febd 	bl	80033e0 <RCCEx_PLLSAI1_Config>
 8002666:	4603      	mov	r3, r0
 8002668:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800266a:	7cfb      	ldrb	r3, [r7, #19]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002670:	7cfb      	ldrb	r3, [r7, #19]
 8002672:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d028      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002680:	494a      	ldr	r1, [pc, #296]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002682:	4b4a      	ldr	r3, [pc, #296]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002688:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002690:	4313      	orrs	r3, r2
 8002692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800269a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800269e:	d106      	bne.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026a0:	4a42      	ldr	r2, [pc, #264]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026a2:	4b42      	ldr	r3, [pc, #264]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026aa:	60d3      	str	r3, [r2, #12]
 80026ac:	e011      	b.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026b2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80026b6:	d10c      	bne.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3304      	adds	r3, #4
 80026bc:	2101      	movs	r1, #1
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 fe8e 	bl	80033e0 <RCCEx_PLLSAI1_Config>
 80026c4:	4603      	mov	r3, r0
 80026c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026c8:	7cfb      	ldrb	r3, [r7, #19]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 80026ce:	7cfb      	ldrb	r3, [r7, #19]
 80026d0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d01e      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026de:	4933      	ldr	r1, [pc, #204]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026e0:	4b32      	ldr	r3, [pc, #200]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002700:	d10c      	bne.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3304      	adds	r3, #4
 8002706:	2102      	movs	r1, #2
 8002708:	4618      	mov	r0, r3
 800270a:	f000 fe69 	bl	80033e0 <RCCEx_PLLSAI1_Config>
 800270e:	4603      	mov	r3, r0
 8002710:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002712:	7cfb      	ldrb	r3, [r7, #19]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8002718:	7cfb      	ldrb	r3, [r7, #19]
 800271a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00b      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002728:	4920      	ldr	r1, [pc, #128]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800272a:	4b20      	ldr	r3, [pc, #128]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800272c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002730:	f023 0204 	bic.w	r2, r3, #4
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800273a:	4313      	orrs	r3, r2
 800273c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00b      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800274c:	4917      	ldr	r1, [pc, #92]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800274e:	4b17      	ldr	r3, [pc, #92]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002750:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002754:	f023 0218 	bic.w	r2, r3, #24
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275e:	4313      	orrs	r3, r2
 8002760:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d017      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002770:	490e      	ldr	r1, [pc, #56]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002772:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002774:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002778:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002782:	4313      	orrs	r3, r2
 8002784:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800278e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002792:	d105      	bne.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002794:	4a05      	ldr	r2, [pc, #20]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002796:	4b05      	ldr	r3, [pc, #20]	; (80027ac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800279e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80027a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3718      	adds	r7, #24
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000

080027b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027c2:	d137      	bne.n	8002834 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80027c4:	4baf      	ldr	r3, [pc, #700]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ce:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027d6:	d014      	beq.n	8002802 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 80027d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027dc:	d01e      	beq.n	800281c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 80027de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027e2:	d001      	beq.n	80027e8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80027e4:	f000 bdf3 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80027e8:	4ba6      	ldr	r3, [pc, #664]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	f040 85e4 	bne.w	80033c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 80027f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027fc:	61fb      	str	r3, [r7, #28]
      break;
 80027fe:	f000 bddf 	b.w	80033c0 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002802:	4ba0      	ldr	r3, [pc, #640]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002804:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b02      	cmp	r3, #2
 800280e:	f040 85d9 	bne.w	80033c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 8002812:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002816:	61fb      	str	r3, [r7, #28]
      break;
 8002818:	f000 bdd4 	b.w	80033c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800281c:	4b99      	ldr	r3, [pc, #612]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002824:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002828:	f040 85ce 	bne.w	80033c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 800282c:	4b96      	ldr	r3, [pc, #600]	; (8002a88 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800282e:	61fb      	str	r3, [r7, #28]
      break;
 8002830:	f000 bdca 	b.w	80033c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002834:	4b93      	ldr	r3, [pc, #588]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2b02      	cmp	r3, #2
 8002842:	d023      	beq.n	800288c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002844:	2b03      	cmp	r3, #3
 8002846:	d02e      	beq.n	80028a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002848:	2b01      	cmp	r3, #1
 800284a:	d139      	bne.n	80028c0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800284c:	4b8d      	ldr	r3, [pc, #564]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b02      	cmp	r3, #2
 8002856:	d116      	bne.n	8002886 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002858:	4b8a      	ldr	r3, [pc, #552]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0308 	and.w	r3, r3, #8
 8002860:	2b00      	cmp	r3, #0
 8002862:	d005      	beq.n	8002870 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8002864:	4b87      	ldr	r3, [pc, #540]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	e005      	b.n	800287c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002870:	4b84      	ldr	r3, [pc, #528]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002872:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002876:	0a1b      	lsrs	r3, r3, #8
 8002878:	f003 030f 	and.w	r3, r3, #15
 800287c:	4a83      	ldr	r2, [pc, #524]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800287e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002882:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002884:	e01f      	b.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002886:	2300      	movs	r3, #0
 8002888:	61bb      	str	r3, [r7, #24]
      break;
 800288a:	e01c      	b.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800288c:	4b7d      	ldr	r3, [pc, #500]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002894:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002898:	d102      	bne.n	80028a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800289a:	4b7d      	ldr	r3, [pc, #500]	; (8002a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800289c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800289e:	e012      	b.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61bb      	str	r3, [r7, #24]
      break;
 80028a4:	e00f      	b.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80028a6:	4b77      	ldr	r3, [pc, #476]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80028b2:	d102      	bne.n	80028ba <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80028b4:	4b77      	ldr	r3, [pc, #476]	; (8002a94 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80028b6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80028b8:	e005      	b.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80028ba:	2300      	movs	r3, #0
 80028bc:	61bb      	str	r3, [r7, #24]
      break;
 80028be:	e002      	b.n	80028c6 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	61bb      	str	r3, [r7, #24]
      break;
 80028c4:	bf00      	nop
    }

    switch(PeriphClk)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028cc:	f000 84ce 	beq.w	800326c <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 80028d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028d4:	d82d      	bhi.n	8002932 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 80028d6:	2b10      	cmp	r3, #16
 80028d8:	f000 82f9 	beq.w	8002ece <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 80028dc:	2b10      	cmp	r3, #16
 80028de:	d811      	bhi.n	8002904 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	f000 8243 	beq.w	8002d6c <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d804      	bhi.n	80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	f000 81fd 	beq.w	8002cea <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80028f0:	f000 bd6d 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028f4:	2b04      	cmp	r3, #4
 80028f6:	f000 8282 	beq.w	8002dfe <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 80028fa:	2b08      	cmp	r3, #8
 80028fc:	f000 82b3 	beq.w	8002e66 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 8002900:	f000 bd65 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002904:	2b80      	cmp	r3, #128	; 0x80
 8002906:	f000 8409 	beq.w	800311c <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 800290a:	2b80      	cmp	r3, #128	; 0x80
 800290c:	d807      	bhi.n	800291e <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 800290e:	2b20      	cmp	r3, #32
 8002910:	f000 8315 	beq.w	8002f3e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8002914:	2b40      	cmp	r3, #64	; 0x40
 8002916:	f000 83de 	beq.w	80030d6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 800291a:	f000 bd58 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800291e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002922:	f000 841e 	beq.w	8003162 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8002926:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800292a:	f000 845e 	beq.w	80031ea <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 800292e:	f000 bd4e 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002936:	f000 837d 	beq.w	8003034 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 800293a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800293e:	d813      	bhi.n	8002968 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8002940:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002944:	d032      	beq.n	80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8002946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800294a:	d804      	bhi.n	8002956 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 800294c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002950:	d024      	beq.n	800299c <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 8002952:	f000 bd3c 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002956:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800295a:	d02f      	beq.n	80029bc <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 800295c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002960:	f000 8325 	beq.w	8002fae <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 8002964:	f000 bd33 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002968:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800296c:	f000 841c 	beq.w	80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 8002970:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002974:	d808      	bhi.n	8002988 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8002976:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800297a:	d01f      	beq.n	80029bc <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 800297c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002980:	f000 80cd 	beq.w	8002b1e <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 8002984:	f000 bd23 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002988:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800298c:	f000 8363 	beq.w	8003056 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8002990:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002994:	f000 84b2 	beq.w	80032fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 8002998:	f000 bd19 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800299c:	69b9      	ldr	r1, [r7, #24]
 800299e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80029a2:	f000 fefd 	bl	80037a0 <RCCEx_GetSAIxPeriphCLKFreq>
 80029a6:	61f8      	str	r0, [r7, #28]
      break;
 80029a8:	f000 bd11 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80029ac:	69b9      	ldr	r1, [r7, #24]
 80029ae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80029b2:	f000 fef5 	bl	80037a0 <RCCEx_GetSAIxPeriphCLKFreq>
 80029b6:	61f8      	str	r0, [r7, #28]
      break;
 80029b8:	f000 bd09 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80029bc:	4b31      	ldr	r3, [pc, #196]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029c2:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80029c6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029ce:	d063      	beq.n	8002a98 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80029d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029d4:	d803      	bhi.n	80029de <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 808b 	beq.w	8002af2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 80029dc:	e09d      	b.n	8002b1a <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 80029de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029e2:	d021      	beq.n	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 80029e4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80029e8:	d000      	beq.n	80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 80029ea:	e096      	b.n	8002b1a <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80029ec:	4b25      	ldr	r3, [pc, #148]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	f040 8086 	bne.w	8002b06 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80029fa:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0308 	and.w	r3, r3, #8
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d005      	beq.n	8002a12 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8002a06:	4b1f      	ldr	r3, [pc, #124]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	091b      	lsrs	r3, r3, #4
 8002a0c:	f003 030f 	and.w	r3, r3, #15
 8002a10:	e005      	b.n	8002a1e <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 8002a12:	4b1c      	ldr	r3, [pc, #112]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a18:	0a1b      	lsrs	r3, r3, #8
 8002a1a:	f003 030f 	and.w	r3, r3, #15
 8002a1e:	4a1b      	ldr	r2, [pc, #108]	; (8002a8c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8002a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a24:	61fb      	str	r3, [r7, #28]
          break;
 8002a26:	e06e      	b.n	8002b06 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002a28:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a34:	d16a      	bne.n	8002b0c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002a36:	4b13      	ldr	r3, [pc, #76]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a42:	d163      	bne.n	8002b0c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002a44:	4b0f      	ldr	r3, [pc, #60]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	0a1b      	lsrs	r3, r3, #8
 8002a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a4e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	fb02 f203 	mul.w	r2, r2, r3
 8002a58:	4b0a      	ldr	r3, [pc, #40]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	091b      	lsrs	r3, r3, #4
 8002a5e:	f003 030f 	and.w	r3, r3, #15
 8002a62:	3301      	adds	r3, #1
 8002a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a68:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002a6a:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	0d5b      	lsrs	r3, r3, #21
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	3301      	adds	r3, #1
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7e:	61fb      	str	r3, [r7, #28]
          break;
 8002a80:	e044      	b.n	8002b0c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8002a82:	bf00      	nop
 8002a84:	40021000 	.word	0x40021000
 8002a88:	0003d090 	.word	0x0003d090
 8002a8c:	080073e4 	.word	0x080073e4
 8002a90:	00f42400 	.word	0x00f42400
 8002a94:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002a98:	4bb0      	ldr	r3, [pc, #704]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002aa0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aa4:	d135      	bne.n	8002b12 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002aa6:	4bad      	ldr	r3, [pc, #692]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ab2:	d12e      	bne.n	8002b12 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002ab4:	4ba9      	ldr	r3, [pc, #676]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	0a1b      	lsrs	r3, r3, #8
 8002aba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002abe:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	fb02 f203 	mul.w	r2, r2, r3
 8002ac8:	4ba4      	ldr	r3, [pc, #656]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	f003 030f 	and.w	r3, r3, #15
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002ada:	4ba0      	ldr	r3, [pc, #640]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	0d5b      	lsrs	r3, r3, #21
 8002ae0:	f003 0303 	and.w	r3, r3, #3
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aee:	61fb      	str	r3, [r7, #28]
          break;
 8002af0:	e00f      	b.n	8002b12 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002af2:	4b9a      	ldr	r3, [pc, #616]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002af4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d10b      	bne.n	8002b18 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 8002b00:	4b97      	ldr	r3, [pc, #604]	; (8002d60 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002b02:	61fb      	str	r3, [r7, #28]
          break;
 8002b04:	e008      	b.n	8002b18 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 8002b06:	bf00      	nop
 8002b08:	f000 bc61 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002b0c:	bf00      	nop
 8002b0e:	f000 bc5e 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002b12:	bf00      	nop
 8002b14:	f000 bc5b 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002b18:	bf00      	nop
        break;
 8002b1a:	f000 bc58 	b.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8002b1e:	4b8f      	ldr	r3, [pc, #572]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002b24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b2c:	d13d      	bne.n	8002baa <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002b2e:	4b8b      	ldr	r3, [pc, #556]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b3a:	f040 8447 	bne.w	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8002b3e:	4b87      	ldr	r3, [pc, #540]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b4a:	f040 843f 	bne.w	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002b4e:	4b83      	ldr	r3, [pc, #524]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	0a1b      	lsrs	r3, r3, #8
 8002b54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b58:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	68ba      	ldr	r2, [r7, #8]
 8002b5e:	fb02 f203 	mul.w	r2, r2, r3
 8002b62:	4b7e      	ldr	r3, [pc, #504]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	091b      	lsrs	r3, r3, #4
 8002b68:	f003 030f 	and.w	r3, r3, #15
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b72:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002b74:	4b79      	ldr	r3, [pc, #484]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	0edb      	lsrs	r3, r3, #27
 8002b7a:	f003 031f 	and.w	r3, r3, #31
 8002b7e:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10a      	bne.n	8002b9c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002b86:	4b75      	ldr	r3, [pc, #468]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8002b92:	2311      	movs	r3, #17
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	e001      	b.n	8002b9c <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 8002b98:	2307      	movs	r3, #7
 8002b9a:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba4:	61fb      	str	r3, [r7, #28]
      break;
 8002ba6:	f000 bc11 	b.w	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002baa:	4b6c      	ldr	r3, [pc, #432]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb0:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002bb4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002bbc:	d056      	beq.n	8002c6c <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8002bbe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002bc2:	d802      	bhi.n	8002bca <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d07e      	beq.n	8002cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8002bc8:	e08e      	b.n	8002ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 8002bca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bce:	d020      	beq.n	8002c12 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8002bd0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002bd4:	d000      	beq.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8002bd6:	e087      	b.n	8002ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002bd8:	4b60      	ldr	r3, [pc, #384]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d17a      	bne.n	8002cda <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002be4:	4b5d      	ldr	r3, [pc, #372]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d005      	beq.n	8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8002bf0:	4b5a      	ldr	r3, [pc, #360]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	091b      	lsrs	r3, r3, #4
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	e005      	b.n	8002c08 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8002bfc:	4b57      	ldr	r3, [pc, #348]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c02:	0a1b      	lsrs	r3, r3, #8
 8002c04:	f003 030f 	and.w	r3, r3, #15
 8002c08:	4a56      	ldr	r2, [pc, #344]	; (8002d64 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8002c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0e:	61fb      	str	r3, [r7, #28]
          break;
 8002c10:	e063      	b.n	8002cda <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002c12:	4b52      	ldr	r3, [pc, #328]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c1e:	d15e      	bne.n	8002cde <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002c20:	4b4e      	ldr	r3, [pc, #312]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c2c:	d157      	bne.n	8002cde <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002c2e:	4b4b      	ldr	r3, [pc, #300]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	0a1b      	lsrs	r3, r3, #8
 8002c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c38:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	fb02 f203 	mul.w	r2, r2, r3
 8002c42:	4b46      	ldr	r3, [pc, #280]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	f003 030f 	and.w	r3, r3, #15
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c52:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002c54:	4b41      	ldr	r3, [pc, #260]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	0d5b      	lsrs	r3, r3, #21
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	3301      	adds	r3, #1
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	61fb      	str	r3, [r7, #28]
          break;
 8002c6a:	e038      	b.n	8002cde <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002c6c:	4b3b      	ldr	r3, [pc, #236]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c78:	d133      	bne.n	8002ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002c7a:	4b38      	ldr	r3, [pc, #224]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c86:	d12c      	bne.n	8002ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002c88:	4b34      	ldr	r3, [pc, #208]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	0a1b      	lsrs	r3, r3, #8
 8002c8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c92:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	fb02 f203 	mul.w	r2, r2, r3
 8002c9c:	4b2f      	ldr	r3, [pc, #188]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	091b      	lsrs	r3, r3, #4
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cac:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002cae:	4b2b      	ldr	r3, [pc, #172]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	0d5b      	lsrs	r3, r3, #21
 8002cb4:	f003 0303 	and.w	r3, r3, #3
 8002cb8:	3301      	adds	r3, #1
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc2:	61fb      	str	r3, [r7, #28]
          break;
 8002cc4:	e00d      	b.n	8002ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002cc6:	4b25      	ldr	r3, [pc, #148]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002cc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d108      	bne.n	8002ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8002cd4:	4b22      	ldr	r3, [pc, #136]	; (8002d60 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002cd6:	61fb      	str	r3, [r7, #28]
          break;
 8002cd8:	e005      	b.n	8002ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8002cda:	bf00      	nop
 8002cdc:	e376      	b.n	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002cde:	bf00      	nop
 8002ce0:	e374      	b.n	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002ce2:	bf00      	nop
 8002ce4:	e372      	b.n	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002ce6:	bf00      	nop
      break;
 8002ce8:	e370      	b.n	80033cc <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002cea:	4b1c      	ldr	r3, [pc, #112]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d828      	bhi.n	8002d4e <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8002cfc:	a201      	add	r2, pc, #4	; (adr r2, 8002d04 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8002cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d02:	bf00      	nop
 8002d04:	08002d15 	.word	0x08002d15
 8002d08:	08002d1d 	.word	0x08002d1d
 8002d0c:	08002d25 	.word	0x08002d25
 8002d10:	08002d39 	.word	0x08002d39
          frequency = HAL_RCC_GetPCLK2Freq();
 8002d14:	f7ff fa0e 	bl	8002134 <HAL_RCC_GetPCLK2Freq>
 8002d18:	61f8      	str	r0, [r7, #28]
          break;
 8002d1a:	e01d      	b.n	8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d1c:	f7ff f95e 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002d20:	61f8      	str	r0, [r7, #28]
          break;
 8002d22:	e019      	b.n	8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d24:	4b0d      	ldr	r3, [pc, #52]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d30:	d10f      	bne.n	8002d52 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8002d32:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8002d34:	61fb      	str	r3, [r7, #28]
          break;
 8002d36:	e00c      	b.n	8002d52 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d38:	4b08      	ldr	r3, [pc, #32]	; (8002d5c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d107      	bne.n	8002d56 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8002d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d4a:	61fb      	str	r3, [r7, #28]
          break;
 8002d4c:	e003      	b.n	8002d56 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8002d4e:	bf00      	nop
 8002d50:	e33d      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d52:	bf00      	nop
 8002d54:	e33b      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d56:	bf00      	nop
        break;
 8002d58:	e339      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002d5a:	bf00      	nop
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	02dc6c00 	.word	0x02dc6c00
 8002d64:	080073e4 	.word	0x080073e4
 8002d68:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002d6c:	4baf      	ldr	r3, [pc, #700]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d72:	f003 030c 	and.w	r3, r3, #12
 8002d76:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	2b0c      	cmp	r3, #12
 8002d7c:	d839      	bhi.n	8002df2 <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8002d7e:	a201      	add	r2, pc, #4	; (adr r2, 8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d84:	08002db9 	.word	0x08002db9
 8002d88:	08002df3 	.word	0x08002df3
 8002d8c:	08002df3 	.word	0x08002df3
 8002d90:	08002df3 	.word	0x08002df3
 8002d94:	08002dc1 	.word	0x08002dc1
 8002d98:	08002df3 	.word	0x08002df3
 8002d9c:	08002df3 	.word	0x08002df3
 8002da0:	08002df3 	.word	0x08002df3
 8002da4:	08002dc9 	.word	0x08002dc9
 8002da8:	08002df3 	.word	0x08002df3
 8002dac:	08002df3 	.word	0x08002df3
 8002db0:	08002df3 	.word	0x08002df3
 8002db4:	08002ddd 	.word	0x08002ddd
          frequency = HAL_RCC_GetPCLK1Freq();
 8002db8:	f7ff f9a6 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 8002dbc:	61f8      	str	r0, [r7, #28]
          break;
 8002dbe:	e01d      	b.n	8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002dc0:	f7ff f90c 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002dc4:	61f8      	str	r0, [r7, #28]
          break;
 8002dc6:	e019      	b.n	8002dfc <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002dc8:	4b98      	ldr	r3, [pc, #608]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd4:	d10f      	bne.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8002dd6:	4b96      	ldr	r3, [pc, #600]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002dd8:	61fb      	str	r3, [r7, #28]
          break;
 8002dda:	e00c      	b.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002ddc:	4b93      	ldr	r3, [pc, #588]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d107      	bne.n	8002dfa <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8002dea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dee:	61fb      	str	r3, [r7, #28]
          break;
 8002df0:	e003      	b.n	8002dfa <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8002df2:	bf00      	nop
 8002df4:	e2eb      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002df6:	bf00      	nop
 8002df8:	e2e9      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002dfa:	bf00      	nop
        break;
 8002dfc:	e2e7      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002dfe:	4b8b      	ldr	r3, [pc, #556]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e04:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002e08:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	2b10      	cmp	r3, #16
 8002e0e:	d00d      	beq.n	8002e2c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8002e10:	2b10      	cmp	r3, #16
 8002e12:	d802      	bhi.n	8002e1a <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8002e18:	e024      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8002e1a:	2b20      	cmp	r3, #32
 8002e1c:	d00a      	beq.n	8002e34 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8002e1e:	2b30      	cmp	r3, #48	; 0x30
 8002e20:	d012      	beq.n	8002e48 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8002e22:	e01f      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e24:	f7ff f970 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 8002e28:	61f8      	str	r0, [r7, #28]
          break;
 8002e2a:	e01b      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e2c:	f7ff f8d6 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002e30:	61f8      	str	r0, [r7, #28]
          break;
 8002e32:	e017      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e34:	4b7d      	ldr	r3, [pc, #500]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e40:	d10d      	bne.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8002e42:	4b7b      	ldr	r3, [pc, #492]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e44:	61fb      	str	r3, [r7, #28]
          break;
 8002e46:	e00a      	b.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e48:	4b78      	ldr	r3, [pc, #480]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d105      	bne.n	8002e62 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8002e56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e5a:	61fb      	str	r3, [r7, #28]
          break;
 8002e5c:	e001      	b.n	8002e62 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8002e5e:	bf00      	nop
 8002e60:	e2b5      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e62:	bf00      	nop
        break;
 8002e64:	e2b3      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002e66:	4b71      	ldr	r3, [pc, #452]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002e70:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	2b40      	cmp	r3, #64	; 0x40
 8002e76:	d00d      	beq.n	8002e94 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002e78:	2b40      	cmp	r3, #64	; 0x40
 8002e7a:	d802      	bhi.n	8002e82 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d005      	beq.n	8002e8c <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002e80:	e024      	b.n	8002ecc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8002e82:	2b80      	cmp	r3, #128	; 0x80
 8002e84:	d00a      	beq.n	8002e9c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002e86:	2bc0      	cmp	r3, #192	; 0xc0
 8002e88:	d012      	beq.n	8002eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8002e8a:	e01f      	b.n	8002ecc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e8c:	f7ff f93c 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 8002e90:	61f8      	str	r0, [r7, #28]
          break;
 8002e92:	e01b      	b.n	8002ecc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e94:	f7ff f8a2 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002e98:	61f8      	str	r0, [r7, #28]
          break;
 8002e9a:	e017      	b.n	8002ecc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e9c:	4b63      	ldr	r3, [pc, #396]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ea8:	d10d      	bne.n	8002ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8002eaa:	4b61      	ldr	r3, [pc, #388]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002eac:	61fb      	str	r3, [r7, #28]
          break;
 8002eae:	e00a      	b.n	8002ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002eb0:	4b5e      	ldr	r3, [pc, #376]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d105      	bne.n	8002eca <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8002ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ec2:	61fb      	str	r3, [r7, #28]
          break;
 8002ec4:	e001      	b.n	8002eca <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8002ec6:	bf00      	nop
 8002ec8:	e281      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002eca:	bf00      	nop
        break;
 8002ecc:	e27f      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002ece:	4b57      	ldr	r3, [pc, #348]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ed8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ee0:	d010      	beq.n	8002f04 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ee6:	d802      	bhi.n	8002eee <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d007      	beq.n	8002efc <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8002eec:	e026      	b.n	8002f3c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8002eee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ef2:	d00b      	beq.n	8002f0c <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002ef4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ef8:	d012      	beq.n	8002f20 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8002efa:	e01f      	b.n	8002f3c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002efc:	f7ff f904 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 8002f00:	61f8      	str	r0, [r7, #28]
          break;
 8002f02:	e01b      	b.n	8002f3c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f04:	f7ff f86a 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002f08:	61f8      	str	r0, [r7, #28]
          break;
 8002f0a:	e017      	b.n	8002f3c <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f0c:	4b47      	ldr	r3, [pc, #284]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f18:	d10d      	bne.n	8002f36 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8002f1a:	4b45      	ldr	r3, [pc, #276]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002f1c:	61fb      	str	r3, [r7, #28]
          break;
 8002f1e:	e00a      	b.n	8002f36 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002f20:	4b42      	ldr	r3, [pc, #264]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d105      	bne.n	8002f3a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8002f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f32:	61fb      	str	r3, [r7, #28]
          break;
 8002f34:	e001      	b.n	8002f3a <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8002f36:	bf00      	nop
 8002f38:	e249      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002f3a:	bf00      	nop
        break;
 8002f3c:	e247      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002f3e:	4b3b      	ldr	r3, [pc, #236]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f44:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f48:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f50:	d010      	beq.n	8002f74 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002f52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f56:	d802      	bhi.n	8002f5e <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d007      	beq.n	8002f6c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002f5c:	e026      	b.n	8002fac <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8002f5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f62:	d00b      	beq.n	8002f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8002f64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f68:	d012      	beq.n	8002f90 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8002f6a:	e01f      	b.n	8002fac <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002f6c:	f7ff f8cc 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 8002f70:	61f8      	str	r0, [r7, #28]
          break;
 8002f72:	e01b      	b.n	8002fac <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f74:	f7ff f832 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002f78:	61f8      	str	r0, [r7, #28]
          break;
 8002f7a:	e017      	b.n	8002fac <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f7c:	4b2b      	ldr	r3, [pc, #172]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f88:	d10d      	bne.n	8002fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8002f8a:	4b29      	ldr	r3, [pc, #164]	; (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002f8c:	61fb      	str	r3, [r7, #28]
          break;
 8002f8e:	e00a      	b.n	8002fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002f90:	4b26      	ldr	r3, [pc, #152]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d105      	bne.n	8002faa <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8002f9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fa2:	61fb      	str	r3, [r7, #28]
          break;
 8002fa4:	e001      	b.n	8002faa <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8002fa6:	bf00      	nop
 8002fa8:	e211      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002faa:	bf00      	nop
        break;
 8002fac:	e20f      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002fae:	4b1f      	ldr	r3, [pc, #124]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fb8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fc0:	d007      	beq.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8002fc2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002fc6:	d000      	beq.n	8002fca <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8002fc8:	e02f      	b.n	800302a <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002fca:	f7ff f807 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8002fce:	61f8      	str	r0, [r7, #28]
          break;
 8002fd0:	e02b      	b.n	800302a <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002fd2:	4b16      	ldr	r3, [pc, #88]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fde:	d123      	bne.n	8003028 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d01d      	beq.n	8003028 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002fec:	4b0f      	ldr	r3, [pc, #60]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	0a1b      	lsrs	r3, r3, #8
 8002ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ff6:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	fb02 f203 	mul.w	r2, r2, r3
 8003000:	4b0a      	ldr	r3, [pc, #40]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	091b      	lsrs	r3, r3, #4
 8003006:	f003 030f 	and.w	r3, r3, #15
 800300a:	3301      	adds	r3, #1
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003012:	4b06      	ldr	r3, [pc, #24]	; (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	0e5b      	lsrs	r3, r3, #25
 8003018:	f003 0303 	and.w	r3, r3, #3
 800301c:	3301      	adds	r3, #1
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	fbb2 f3f3 	udiv	r3, r2, r3
 8003026:	61fb      	str	r3, [r7, #28]
          break;
 8003028:	bf00      	nop
        break;
 800302a:	e1d0      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 800302c:	40021000 	.word	0x40021000
 8003030:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003034:	4bac      	ldr	r3, [pc, #688]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003036:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d103      	bne.n	800304e <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003046:	f7ff f875 	bl	8002134 <HAL_RCC_GetPCLK2Freq>
 800304a:	61f8      	str	r0, [r7, #28]
        break;
 800304c:	e1bf      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 800304e:	f7fe ffc5 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8003052:	61f8      	str	r0, [r7, #28]
        break;
 8003054:	e1bb      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8003056:	4ba4      	ldr	r3, [pc, #656]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003058:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800305c:	f003 0318 	and.w	r3, r3, #24
 8003060:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	2b08      	cmp	r3, #8
 8003066:	d028      	beq.n	80030ba <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8003068:	2b10      	cmp	r3, #16
 800306a:	d009      	beq.n	8003080 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 800306c:	2b00      	cmp	r3, #0
 800306e:	d000      	beq.n	8003072 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8003070:	e030      	b.n	80030d4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003072:	69b9      	ldr	r1, [r7, #24]
 8003074:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003078:	f000 fb92 	bl	80037a0 <RCCEx_GetSAIxPeriphCLKFreq>
 800307c:	61f8      	str	r0, [r7, #28]
          break;
 800307e:	e029      	b.n	80030d4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003080:	4b99      	ldr	r3, [pc, #612]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b02      	cmp	r3, #2
 800308a:	d120      	bne.n	80030ce <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800308c:	4b96      	ldr	r3, [pc, #600]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0308 	and.w	r3, r3, #8
 8003094:	2b00      	cmp	r3, #0
 8003096:	d005      	beq.n	80030a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8003098:	4b93      	ldr	r3, [pc, #588]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	091b      	lsrs	r3, r3, #4
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	e005      	b.n	80030b0 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 80030a4:	4b90      	ldr	r3, [pc, #576]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030aa:	0a1b      	lsrs	r3, r3, #8
 80030ac:	f003 030f 	and.w	r3, r3, #15
 80030b0:	4a8e      	ldr	r2, [pc, #568]	; (80032ec <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80030b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b6:	61fb      	str	r3, [r7, #28]
          break;
 80030b8:	e009      	b.n	80030ce <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030ba:	4b8b      	ldr	r3, [pc, #556]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c6:	d104      	bne.n	80030d2 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 80030c8:	4b89      	ldr	r3, [pc, #548]	; (80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030ca:	61fb      	str	r3, [r7, #28]
          break;
 80030cc:	e001      	b.n	80030d2 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 80030ce:	bf00      	nop
 80030d0:	e17d      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80030d2:	bf00      	nop
        break;
 80030d4:	e17b      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80030d6:	4b84      	ldr	r3, [pc, #528]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030dc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80030e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e8:	d009      	beq.n	80030fe <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 80030ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030ee:	d00a      	beq.n	8003106 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d000      	beq.n	80030f6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80030f4:	e011      	b.n	800311a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030f6:	f7ff f807 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 80030fa:	61f8      	str	r0, [r7, #28]
          break;
 80030fc:	e00d      	b.n	800311a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 80030fe:	f7fe ff6d 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8003102:	61f8      	str	r0, [r7, #28]
          break;
 8003104:	e009      	b.n	800311a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003106:	4b78      	ldr	r3, [pc, #480]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003112:	d101      	bne.n	8003118 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 8003114:	4b76      	ldr	r3, [pc, #472]	; (80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003116:	61fb      	str	r3, [r7, #28]
          break;
 8003118:	bf00      	nop
        break;
 800311a:	e158      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800311c:	4b72      	ldr	r3, [pc, #456]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003122:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003126:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800312e:	d009      	beq.n	8003144 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8003130:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8003136:	2b00      	cmp	r3, #0
 8003138:	d000      	beq.n	800313c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 800313a:	e011      	b.n	8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800313c:	f7fe ffe4 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 8003140:	61f8      	str	r0, [r7, #28]
          break;
 8003142:	e00d      	b.n	8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003144:	f7fe ff4a 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8003148:	61f8      	str	r0, [r7, #28]
          break;
 800314a:	e009      	b.n	8003160 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800314c:	4b66      	ldr	r3, [pc, #408]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003158:	d101      	bne.n	800315e <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 800315a:	4b65      	ldr	r3, [pc, #404]	; (80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800315c:	61fb      	str	r3, [r7, #28]
          break;
 800315e:	bf00      	nop
        break;
 8003160:	e135      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003162:	4b61      	ldr	r3, [pc, #388]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003168:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800316c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003174:	d009      	beq.n	800318a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 8003176:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800317a:	d00a      	beq.n	8003192 <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d000      	beq.n	8003182 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003180:	e011      	b.n	80031a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003182:	f7fe ffc1 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 8003186:	61f8      	str	r0, [r7, #28]
          break;
 8003188:	e00d      	b.n	80031a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800318a:	f7fe ff27 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 800318e:	61f8      	str	r0, [r7, #28]
          break;
 8003190:	e009      	b.n	80031a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003192:	4b55      	ldr	r3, [pc, #340]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800319a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800319e:	d101      	bne.n	80031a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 80031a0:	4b53      	ldr	r3, [pc, #332]	; (80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80031a2:	61fb      	str	r3, [r7, #28]
          break;
 80031a4:	bf00      	nop
        break;
 80031a6:	e112      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80031a8:	4b4f      	ldr	r3, [pc, #316]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d008      	beq.n	80031cc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d302      	bcc.n	80031c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d008      	beq.n	80031d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 80031c2:	e011      	b.n	80031e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 80031c4:	f7fe ffa0 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 80031c8:	61f8      	str	r0, [r7, #28]
          break;
 80031ca:	e00d      	b.n	80031e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 80031cc:	f7fe ff06 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 80031d0:	61f8      	str	r0, [r7, #28]
          break;
 80031d2:	e009      	b.n	80031e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80031d4:	4b44      	ldr	r3, [pc, #272]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e0:	d101      	bne.n	80031e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 80031e2:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80031e4:	61fb      	str	r3, [r7, #28]
          break;
 80031e6:	bf00      	nop
        break;
 80031e8:	e0f1      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80031ea:	4b3f      	ldr	r3, [pc, #252]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80031f4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031fc:	d010      	beq.n	8003220 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80031fe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003202:	d802      	bhi.n	800320a <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 8003204:	2b00      	cmp	r3, #0
 8003206:	d007      	beq.n	8003218 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 8003208:	e02f      	b.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 800320a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800320e:	d012      	beq.n	8003236 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8003210:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003214:	d019      	beq.n	800324a <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 8003216:	e028      	b.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003218:	f7fe ff76 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 800321c:	61f8      	str	r0, [r7, #28]
          break;
 800321e:	e024      	b.n	800326a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003220:	4b31      	ldr	r3, [pc, #196]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b02      	cmp	r3, #2
 800322c:	d118      	bne.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 800322e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003232:	61fb      	str	r3, [r7, #28]
          break;
 8003234:	e014      	b.n	8003260 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003236:	4b2c      	ldr	r3, [pc, #176]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800323e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003242:	d10f      	bne.n	8003264 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 8003244:	4b2a      	ldr	r3, [pc, #168]	; (80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003246:	61fb      	str	r3, [r7, #28]
          break;
 8003248:	e00c      	b.n	8003264 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800324a:	4b27      	ldr	r3, [pc, #156]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800324c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b02      	cmp	r3, #2
 8003256:	d107      	bne.n	8003268 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 8003258:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800325c:	61fb      	str	r3, [r7, #28]
          break;
 800325e:	e003      	b.n	8003268 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003260:	bf00      	nop
 8003262:	e0b4      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003264:	bf00      	nop
 8003266:	e0b2      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003268:	bf00      	nop
        break;
 800326a:	e0b0      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800326c:	4b1e      	ldr	r3, [pc, #120]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003276:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800327e:	d010      	beq.n	80032a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003280:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003284:	d802      	bhi.n	800328c <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 8003286:	2b00      	cmp	r3, #0
 8003288:	d007      	beq.n	800329a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 800328a:	e036      	b.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 800328c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003290:	d012      	beq.n	80032b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8003292:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003296:	d019      	beq.n	80032cc <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 8003298:	e02f      	b.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800329a:	f7fe ff35 	bl	8002108 <HAL_RCC_GetPCLK1Freq>
 800329e:	61f8      	str	r0, [r7, #28]
          break;
 80032a0:	e02b      	b.n	80032fa <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80032a2:	4b11      	ldr	r3, [pc, #68]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80032a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d118      	bne.n	80032e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 80032b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80032b4:	61fb      	str	r3, [r7, #28]
          break;
 80032b6:	e014      	b.n	80032e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80032b8:	4b0b      	ldr	r3, [pc, #44]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032c4:	d116      	bne.n	80032f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 80032c6:	4b0a      	ldr	r3, [pc, #40]	; (80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80032c8:	61fb      	str	r3, [r7, #28]
          break;
 80032ca:	e013      	b.n	80032f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80032cc:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80032ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d10e      	bne.n	80032f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 80032da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032de:	61fb      	str	r3, [r7, #28]
          break;
 80032e0:	e00a      	b.n	80032f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 80032e2:	bf00      	nop
 80032e4:	e073      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 80032e6:	bf00      	nop
 80032e8:	40021000 	.word	0x40021000
 80032ec:	080073e4 	.word	0x080073e4
 80032f0:	00f42400 	.word	0x00f42400
          break;
 80032f4:	bf00      	nop
 80032f6:	e06a      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80032f8:	bf00      	nop
        break;
 80032fa:	e068      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80032fc:	4b36      	ldr	r3, [pc, #216]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003302:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003306:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800330e:	d009      	beq.n	8003324 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 8003310:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003314:	d023      	beq.n	800335e <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 8003316:	2b00      	cmp	r3, #0
 8003318:	d000      	beq.n	800331c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 800331a:	e050      	b.n	80033be <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800331c:	f7fe fe5e 	bl	8001fdc <HAL_RCC_GetSysClockFreq>
 8003320:	61f8      	str	r0, [r7, #28]
          break;
 8003322:	e04c      	b.n	80033be <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003324:	4b2c      	ldr	r3, [pc, #176]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0302 	and.w	r3, r3, #2
 800332c:	2b02      	cmp	r3, #2
 800332e:	d143      	bne.n	80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003330:	4b29      	ldr	r3, [pc, #164]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d005      	beq.n	8003348 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800333c:	4b26      	ldr	r3, [pc, #152]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	091b      	lsrs	r3, r3, #4
 8003342:	f003 030f 	and.w	r3, r3, #15
 8003346:	e005      	b.n	8003354 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8003348:	4b23      	ldr	r3, [pc, #140]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800334a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800334e:	0a1b      	lsrs	r3, r3, #8
 8003350:	f003 030f 	and.w	r3, r3, #15
 8003354:	4a21      	ldr	r2, [pc, #132]	; (80033dc <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 8003356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335a:	61fb      	str	r3, [r7, #28]
          break;
 800335c:	e02c      	b.n	80033b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800335e:	4b1e      	ldr	r3, [pc, #120]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003366:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800336a:	d127      	bne.n	80033bc <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800336c:	4b1a      	ldr	r3, [pc, #104]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003374:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003378:	d120      	bne.n	80033bc <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800337a:	4b17      	ldr	r3, [pc, #92]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	0a1b      	lsrs	r3, r3, #8
 8003380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003384:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	fb02 f203 	mul.w	r2, r2, r3
 800338e:	4b12      	ldr	r3, [pc, #72]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	091b      	lsrs	r3, r3, #4
 8003394:	f003 030f 	and.w	r3, r3, #15
 8003398:	3301      	adds	r3, #1
 800339a:	fbb2 f3f3 	udiv	r3, r2, r3
 800339e:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80033a0:	4b0d      	ldr	r3, [pc, #52]	; (80033d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	0d5b      	lsrs	r3, r3, #21
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	3301      	adds	r3, #1
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b4:	61fb      	str	r3, [r7, #28]
          break;
 80033b6:	e001      	b.n	80033bc <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 80033b8:	bf00      	nop
 80033ba:	e008      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80033bc:	bf00      	nop
        break;
 80033be:	e006      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80033c0:	bf00      	nop
 80033c2:	e004      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80033c4:	bf00      	nop
 80033c6:	e002      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80033c8:	bf00      	nop
 80033ca:	e000      	b.n	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 80033cc:	bf00      	nop
    }
  }

  return(frequency);
 80033ce:	69fb      	ldr	r3, [r7, #28]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3720      	adds	r7, #32
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40021000 	.word	0x40021000
 80033dc:	080073e4 	.word	0x080073e4

080033e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033ea:	2300      	movs	r3, #0
 80033ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033ee:	4b70      	ldr	r3, [pc, #448]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00e      	beq.n	8003418 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80033fa:	4b6d      	ldr	r3, [pc, #436]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	f003 0203 	and.w	r2, r3, #3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	429a      	cmp	r2, r3
 8003408:	d103      	bne.n	8003412 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
       ||
 800340e:	2b00      	cmp	r3, #0
 8003410:	d13f      	bne.n	8003492 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	73fb      	strb	r3, [r7, #15]
 8003416:	e03c      	b.n	8003492 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2b02      	cmp	r3, #2
 800341e:	d00c      	beq.n	800343a <RCCEx_PLLSAI1_Config+0x5a>
 8003420:	2b03      	cmp	r3, #3
 8003422:	d013      	beq.n	800344c <RCCEx_PLLSAI1_Config+0x6c>
 8003424:	2b01      	cmp	r3, #1
 8003426:	d120      	bne.n	800346a <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003428:	4b61      	ldr	r3, [pc, #388]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d11d      	bne.n	8003470 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003438:	e01a      	b.n	8003470 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800343a:	4b5d      	ldr	r3, [pc, #372]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003442:	2b00      	cmp	r3, #0
 8003444:	d116      	bne.n	8003474 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800344a:	e013      	b.n	8003474 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800344c:	4b58      	ldr	r3, [pc, #352]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10f      	bne.n	8003478 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003458:	4b55      	ldr	r3, [pc, #340]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d109      	bne.n	8003478 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003468:	e006      	b.n	8003478 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
      break;
 800346e:	e004      	b.n	800347a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003470:	bf00      	nop
 8003472:	e002      	b.n	800347a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003474:	bf00      	nop
 8003476:	e000      	b.n	800347a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003478:	bf00      	nop
    }

    if(status == HAL_OK)
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d108      	bne.n	8003492 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003480:	494b      	ldr	r1, [pc, #300]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003482:	4b4b      	ldr	r3, [pc, #300]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f023 0203 	bic.w	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4313      	orrs	r3, r2
 8003490:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003492:	7bfb      	ldrb	r3, [r7, #15]
 8003494:	2b00      	cmp	r3, #0
 8003496:	f040 8086 	bne.w	80035a6 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800349a:	4a45      	ldr	r2, [pc, #276]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800349c:	4b44      	ldr	r3, [pc, #272]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034a6:	f7fc febb 	bl	8000220 <HAL_GetTick>
 80034aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034ac:	e009      	b.n	80034c2 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034ae:	f7fc feb7 	bl	8000220 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d902      	bls.n	80034c2 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	73fb      	strb	r3, [r7, #15]
        break;
 80034c0:	e005      	b.n	80034ce <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034c2:	4b3b      	ldr	r3, [pc, #236]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1ef      	bne.n	80034ae <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d168      	bne.n	80035a6 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d113      	bne.n	8003502 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034da:	4835      	ldr	r0, [pc, #212]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034dc:	4b34      	ldr	r3, [pc, #208]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	4b34      	ldr	r3, [pc, #208]	; (80035b4 <RCCEx_PLLSAI1_Config+0x1d4>)
 80034e2:	4013      	ands	r3, r2
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6892      	ldr	r2, [r2, #8]
 80034e8:	0211      	lsls	r1, r2, #8
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	68d2      	ldr	r2, [r2, #12]
 80034ee:	06d2      	lsls	r2, r2, #27
 80034f0:	4311      	orrs	r1, r2
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6852      	ldr	r2, [r2, #4]
 80034f6:	3a01      	subs	r2, #1
 80034f8:	0112      	lsls	r2, r2, #4
 80034fa:	430a      	orrs	r2, r1
 80034fc:	4313      	orrs	r3, r2
 80034fe:	6103      	str	r3, [r0, #16]
 8003500:	e02d      	b.n	800355e <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2b01      	cmp	r3, #1
 8003506:	d115      	bne.n	8003534 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003508:	4829      	ldr	r0, [pc, #164]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800350a:	4b29      	ldr	r3, [pc, #164]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800350c:	691a      	ldr	r2, [r3, #16]
 800350e:	4b2a      	ldr	r3, [pc, #168]	; (80035b8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003510:	4013      	ands	r3, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6892      	ldr	r2, [r2, #8]
 8003516:	0211      	lsls	r1, r2, #8
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6912      	ldr	r2, [r2, #16]
 800351c:	0852      	lsrs	r2, r2, #1
 800351e:	3a01      	subs	r2, #1
 8003520:	0552      	lsls	r2, r2, #21
 8003522:	4311      	orrs	r1, r2
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6852      	ldr	r2, [r2, #4]
 8003528:	3a01      	subs	r2, #1
 800352a:	0112      	lsls	r2, r2, #4
 800352c:	430a      	orrs	r2, r1
 800352e:	4313      	orrs	r3, r2
 8003530:	6103      	str	r3, [r0, #16]
 8003532:	e014      	b.n	800355e <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003534:	481e      	ldr	r0, [pc, #120]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003536:	4b1e      	ldr	r3, [pc, #120]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003538:	691a      	ldr	r2, [r3, #16]
 800353a:	4b20      	ldr	r3, [pc, #128]	; (80035bc <RCCEx_PLLSAI1_Config+0x1dc>)
 800353c:	4013      	ands	r3, r2
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6892      	ldr	r2, [r2, #8]
 8003542:	0211      	lsls	r1, r2, #8
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6952      	ldr	r2, [r2, #20]
 8003548:	0852      	lsrs	r2, r2, #1
 800354a:	3a01      	subs	r2, #1
 800354c:	0652      	lsls	r2, r2, #25
 800354e:	4311      	orrs	r1, r2
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	6852      	ldr	r2, [r2, #4]
 8003554:	3a01      	subs	r2, #1
 8003556:	0112      	lsls	r2, r2, #4
 8003558:	430a      	orrs	r2, r1
 800355a:	4313      	orrs	r3, r2
 800355c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800355e:	4a14      	ldr	r2, [pc, #80]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003560:	4b13      	ldr	r3, [pc, #76]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003568:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800356a:	f7fc fe59 	bl	8000220 <HAL_GetTick>
 800356e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003570:	e009      	b.n	8003586 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003572:	f7fc fe55 	bl	8000220 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d902      	bls.n	8003586 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	73fb      	strb	r3, [r7, #15]
          break;
 8003584:	e005      	b.n	8003592 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003586:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0ef      	beq.n	8003572 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003592:	7bfb      	ldrb	r3, [r7, #15]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d106      	bne.n	80035a6 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003598:	4905      	ldr	r1, [pc, #20]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800359a:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800359c:	691a      	ldr	r2, [r3, #16]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	40021000 	.word	0x40021000
 80035b4:	07ff800f 	.word	0x07ff800f
 80035b8:	ff9f800f 	.word	0xff9f800f
 80035bc:	f9ff800f 	.word	0xf9ff800f

080035c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035ca:	2300      	movs	r3, #0
 80035cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035ce:	4b70      	ldr	r3, [pc, #448]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	f003 0303 	and.w	r3, r3, #3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00e      	beq.n	80035f8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80035da:	4b6d      	ldr	r3, [pc, #436]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	f003 0203 	and.w	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d103      	bne.n	80035f2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
       ||
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d13f      	bne.n	8003672 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	73fb      	strb	r3, [r7, #15]
 80035f6:	e03c      	b.n	8003672 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d00c      	beq.n	800361a <RCCEx_PLLSAI2_Config+0x5a>
 8003600:	2b03      	cmp	r3, #3
 8003602:	d013      	beq.n	800362c <RCCEx_PLLSAI2_Config+0x6c>
 8003604:	2b01      	cmp	r3, #1
 8003606:	d120      	bne.n	800364a <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003608:	4b61      	ldr	r3, [pc, #388]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d11d      	bne.n	8003650 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003618:	e01a      	b.n	8003650 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800361a:	4b5d      	ldr	r3, [pc, #372]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003622:	2b00      	cmp	r3, #0
 8003624:	d116      	bne.n	8003654 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800362a:	e013      	b.n	8003654 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800362c:	4b58      	ldr	r3, [pc, #352]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10f      	bne.n	8003658 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003638:	4b55      	ldr	r3, [pc, #340]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d109      	bne.n	8003658 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003648:	e006      	b.n	8003658 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	73fb      	strb	r3, [r7, #15]
      break;
 800364e:	e004      	b.n	800365a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003650:	bf00      	nop
 8003652:	e002      	b.n	800365a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003654:	bf00      	nop
 8003656:	e000      	b.n	800365a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003658:	bf00      	nop
    }

    if(status == HAL_OK)
 800365a:	7bfb      	ldrb	r3, [r7, #15]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d108      	bne.n	8003672 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003660:	494b      	ldr	r1, [pc, #300]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003662:	4b4b      	ldr	r3, [pc, #300]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	f023 0203 	bic.w	r2, r3, #3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4313      	orrs	r3, r2
 8003670:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003672:	7bfb      	ldrb	r3, [r7, #15]
 8003674:	2b00      	cmp	r3, #0
 8003676:	f040 8086 	bne.w	8003786 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800367a:	4a45      	ldr	r2, [pc, #276]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800367c:	4b44      	ldr	r3, [pc, #272]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003684:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003686:	f7fc fdcb 	bl	8000220 <HAL_GetTick>
 800368a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800368c:	e009      	b.n	80036a2 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800368e:	f7fc fdc7 	bl	8000220 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d902      	bls.n	80036a2 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	73fb      	strb	r3, [r7, #15]
        break;
 80036a0:	e005      	b.n	80036ae <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036a2:	4b3b      	ldr	r3, [pc, #236]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1ef      	bne.n	800368e <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d168      	bne.n	8003786 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d113      	bne.n	80036e2 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036ba:	4835      	ldr	r0, [pc, #212]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036bc:	4b34      	ldr	r3, [pc, #208]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036be:	695a      	ldr	r2, [r3, #20]
 80036c0:	4b34      	ldr	r3, [pc, #208]	; (8003794 <RCCEx_PLLSAI2_Config+0x1d4>)
 80036c2:	4013      	ands	r3, r2
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6892      	ldr	r2, [r2, #8]
 80036c8:	0211      	lsls	r1, r2, #8
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	68d2      	ldr	r2, [r2, #12]
 80036ce:	06d2      	lsls	r2, r2, #27
 80036d0:	4311      	orrs	r1, r2
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	6852      	ldr	r2, [r2, #4]
 80036d6:	3a01      	subs	r2, #1
 80036d8:	0112      	lsls	r2, r2, #4
 80036da:	430a      	orrs	r2, r1
 80036dc:	4313      	orrs	r3, r2
 80036de:	6143      	str	r3, [r0, #20]
 80036e0:	e02d      	b.n	800373e <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d115      	bne.n	8003714 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036e8:	4829      	ldr	r0, [pc, #164]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036ea:	4b29      	ldr	r3, [pc, #164]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 80036ec:	695a      	ldr	r2, [r3, #20]
 80036ee:	4b2a      	ldr	r3, [pc, #168]	; (8003798 <RCCEx_PLLSAI2_Config+0x1d8>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6892      	ldr	r2, [r2, #8]
 80036f6:	0211      	lsls	r1, r2, #8
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6912      	ldr	r2, [r2, #16]
 80036fc:	0852      	lsrs	r2, r2, #1
 80036fe:	3a01      	subs	r2, #1
 8003700:	0552      	lsls	r2, r2, #21
 8003702:	4311      	orrs	r1, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6852      	ldr	r2, [r2, #4]
 8003708:	3a01      	subs	r2, #1
 800370a:	0112      	lsls	r2, r2, #4
 800370c:	430a      	orrs	r2, r1
 800370e:	4313      	orrs	r3, r2
 8003710:	6143      	str	r3, [r0, #20]
 8003712:	e014      	b.n	800373e <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003714:	481e      	ldr	r0, [pc, #120]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003716:	4b1e      	ldr	r3, [pc, #120]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003718:	695a      	ldr	r2, [r3, #20]
 800371a:	4b20      	ldr	r3, [pc, #128]	; (800379c <RCCEx_PLLSAI2_Config+0x1dc>)
 800371c:	4013      	ands	r3, r2
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6892      	ldr	r2, [r2, #8]
 8003722:	0211      	lsls	r1, r2, #8
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6952      	ldr	r2, [r2, #20]
 8003728:	0852      	lsrs	r2, r2, #1
 800372a:	3a01      	subs	r2, #1
 800372c:	0652      	lsls	r2, r2, #25
 800372e:	4311      	orrs	r1, r2
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6852      	ldr	r2, [r2, #4]
 8003734:	3a01      	subs	r2, #1
 8003736:	0112      	lsls	r2, r2, #4
 8003738:	430a      	orrs	r2, r1
 800373a:	4313      	orrs	r3, r2
 800373c:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800373e:	4a14      	ldr	r2, [pc, #80]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003740:	4b13      	ldr	r3, [pc, #76]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003748:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374a:	f7fc fd69 	bl	8000220 <HAL_GetTick>
 800374e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003750:	e009      	b.n	8003766 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003752:	f7fc fd65 	bl	8000220 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d902      	bls.n	8003766 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	73fb      	strb	r3, [r7, #15]
          break;
 8003764:	e005      	b.n	8003772 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003766:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d0ef      	beq.n	8003752 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003772:	7bfb      	ldrb	r3, [r7, #15]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d106      	bne.n	8003786 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003778:	4905      	ldr	r1, [pc, #20]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <RCCEx_PLLSAI2_Config+0x1d0>)
 800377c:	695a      	ldr	r2, [r3, #20]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	4313      	orrs	r3, r2
 8003784:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003786:	7bfb      	ldrb	r3, [r7, #15]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40021000 	.word	0x40021000
 8003794:	07ff800f 	.word	0x07ff800f
 8003798:	ff9f800f 	.word	0xff9f800f
 800379c:	f9ff800f 	.word	0xf9ff800f

080037a0 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b089      	sub	sp, #36	; 0x24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80037aa:	2300      	movs	r3, #0
 80037ac:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037bc:	d10c      	bne.n	80037d8 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80037be:	4b7f      	ldr	r3, [pc, #508]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80037c4:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80037c8:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	2b60      	cmp	r3, #96	; 0x60
 80037ce:	d114      	bne.n	80037fa <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80037d0:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	e010      	b.n	80037fa <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037de:	d10c      	bne.n	80037fa <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80037e0:	4b76      	ldr	r3, [pc, #472]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80037e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80037ea:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037f2:	d102      	bne.n	80037fa <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80037f4:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80037f8:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f040 80d6 	bne.w	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	2b40      	cmp	r3, #64	; 0x40
 800380a:	d003      	beq.n	8003814 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003812:	d13b      	bne.n	800388c <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003814:	4b69      	ldr	r3, [pc, #420]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003820:	f040 80c4 	bne.w	80039ac <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 8003824:	4b65      	ldr	r3, [pc, #404]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800382c:	2b00      	cmp	r3, #0
 800382e:	f000 80bd 	beq.w	80039ac <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003832:	4b62      	ldr	r3, [pc, #392]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	091b      	lsrs	r3, r3, #4
 8003838:	f003 030f 	and.w	r3, r3, #15
 800383c:	3301      	adds	r3, #1
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	fbb2 f3f3 	udiv	r3, r2, r3
 8003844:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003846:	4b5d      	ldr	r3, [pc, #372]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	0a1b      	lsrs	r3, r3, #8
 800384c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003850:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003852:	4b5a      	ldr	r3, [pc, #360]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	0edb      	lsrs	r3, r3, #27
 8003858:	f003 031f 	and.w	r3, r3, #31
 800385c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10a      	bne.n	800387a <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003864:	4b55      	ldr	r3, [pc, #340]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8003870:	2311      	movs	r3, #17
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	e001      	b.n	800387a <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 8003876:	2307      	movs	r3, #7
 8003878:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	fb02 f203 	mul.w	r2, r2, r3
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800388a:	e08f      	b.n	80039ac <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d13a      	bne.n	8003908 <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003892:	4b4a      	ldr	r3, [pc, #296]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800389a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800389e:	f040 8086 	bne.w	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80038a2:	4b46      	ldr	r3, [pc, #280]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d07f      	beq.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80038ae:	4b43      	ldr	r3, [pc, #268]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	091b      	lsrs	r3, r3, #4
 80038b4:	f003 030f 	and.w	r3, r3, #15
 80038b8:	3301      	adds	r3, #1
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c0:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80038c2:	4b3e      	ldr	r3, [pc, #248]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	0a1b      	lsrs	r3, r3, #8
 80038c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038cc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 80038ce:	4b3b      	ldr	r3, [pc, #236]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	0edb      	lsrs	r3, r3, #27
 80038d4:	f003 031f 	and.w	r3, r3, #31
 80038d8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10a      	bne.n	80038f6 <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80038e0:	4b36      	ldr	r3, [pc, #216]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d002      	beq.n	80038f2 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 80038ec:	2311      	movs	r3, #17
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	e001      	b.n	80038f6 <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 80038f2:	2307      	movs	r3, #7
 80038f4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	fb02 f203 	mul.w	r2, r2, r3
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	fbb2 f3f3 	udiv	r3, r2, r3
 8003904:	61fb      	str	r3, [r7, #28]
 8003906:	e052      	b.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	2b80      	cmp	r3, #128	; 0x80
 800390c:	d003      	beq.n	8003916 <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003914:	d109      	bne.n	800392a <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003916:	4b29      	ldr	r3, [pc, #164]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800391e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003922:	d144      	bne.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 8003924:	4b26      	ldr	r3, [pc, #152]	; (80039c0 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8003926:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003928:	e041      	b.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	2b20      	cmp	r3, #32
 800392e:	d003      	beq.n	8003938 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003936:	d13a      	bne.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8003938:	4b20      	ldr	r3, [pc, #128]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003940:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003944:	d133      	bne.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 8003946:	4b1d      	ldr	r3, [pc, #116]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d02d      	beq.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8003952:	4b1a      	ldr	r3, [pc, #104]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	091b      	lsrs	r3, r3, #4
 8003958:	f003 030f 	and.w	r3, r3, #15
 800395c:	3301      	adds	r3, #1
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	fbb2 f3f3 	udiv	r3, r2, r3
 8003964:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003966:	4b15      	ldr	r3, [pc, #84]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	0a1b      	lsrs	r3, r3, #8
 800396c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003970:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8003972:	4b12      	ldr	r3, [pc, #72]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	0edb      	lsrs	r3, r3, #27
 8003978:	f003 031f 	and.w	r3, r3, #31
 800397c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8003984:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 8003990:	2311      	movs	r3, #17
 8003992:	617b      	str	r3, [r7, #20]
 8003994:	e001      	b.n	800399a <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 8003996:	2307      	movs	r3, #7
 8003998:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	fb02 f203 	mul.w	r2, r2, r3
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a8:	61fb      	str	r3, [r7, #28]
 80039aa:	e000      	b.n	80039ae <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80039ac:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80039ae:	69fb      	ldr	r3, [r7, #28]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3724      	adds	r7, #36	; 0x24
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	40021000 	.word	0x40021000
 80039c0:	00f42400 	.word	0x00f42400

080039c4 <console_recv>:
	return 0x30+val;
}

// R\[M
static uint8_t console_recv(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 80039ca:	1cfb      	adds	r3, r7, #3
 80039cc:	2201      	movs	r2, #1
 80039ce:	4619      	mov	r1, r3
 80039d0:	2000      	movs	r0, #0
 80039d2:	f001 ffe1 	bl	8005998 <usart_recv>
 80039d6:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 80039d8:	78fb      	ldrb	r3, [r7, #3]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
	...

080039e4 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 80039ee:	4b38      	ldr	r3, [pc, #224]	; (8003ad0 <console_analysis+0xec>)
 80039f0:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	2b09      	cmp	r3, #9
 80039f6:	d004      	beq.n	8003a02 <console_analysis+0x1e>
 80039f8:	2b0a      	cmp	r3, #10
 80039fa:	d023      	beq.n	8003a44 <console_analysis+0x60>
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d061      	beq.n	8003ac4 <console_analysis+0xe0>
 8003a00:	e052      	b.n	8003aa8 <console_analysis+0xc4>
		case '\t':	// tab
			// R}h\
			console_str_send((uint8_t*)"\n");
 8003a02:	4834      	ldr	r0, [pc, #208]	; (8003ad4 <console_analysis+0xf0>)
 8003a04:	f000 f8be 	bl	8003b84 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8003a08:	2300      	movs	r3, #0
 8003a0a:	75fb      	strb	r3, [r7, #23]
 8003a0c:	e010      	b.n	8003a30 <console_analysis+0x4c>
				cmd_info = &(this->cmd_info[i]);
 8003a0e:	7dfb      	ldrb	r3, [r7, #23]
 8003a10:	3311      	adds	r3, #17
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4413      	add	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
				console_str_send((uint8_t*)cmd_info->input);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 f8b0 	bl	8003b84 <console_str_send>
				console_str_send((uint8_t*)"\n");
 8003a24:	482b      	ldr	r0, [pc, #172]	; (8003ad4 <console_analysis+0xf0>)
 8003a26:	f000 f8ad 	bl	8003b84 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8003a2a:	7dfb      	ldrb	r3, [r7, #23]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	75fb      	strb	r3, [r7, #23]
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003a36:	7dfa      	ldrb	r2, [r7, #23]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d3e8      	bcc.n	8003a0e <console_analysis+0x2a>
			}
			console_str_send((uint8_t*)"\n");
 8003a3c:	4825      	ldr	r0, [pc, #148]	; (8003ad4 <console_analysis+0xf0>)
 8003a3e:	f000 f8a1 	bl	8003b84 <console_str_send>
			break;
 8003a42:	e040      	b.n	8003ac6 <console_analysis+0xe2>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	b2d1      	uxtb	r1, r2
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003a54:	461a      	mov	r2, r3
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4413      	add	r3, r2
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 8003a5e:	2300      	movs	r3, #0
 8003a60:	75fb      	strb	r3, [r7, #23]
 8003a62:	e016      	b.n	8003a92 <console_analysis+0xae>
				cmd_info = &(this->cmd_info[i]);
 8003a64:	7dfb      	ldrb	r3, [r7, #23]
 8003a66:	3311      	adds	r3, #17
 8003a68:	00db      	lsls	r3, r3, #3
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1d5a      	adds	r2, r3, #5
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4619      	mov	r1, r3
 8003a7a:	4610      	mov	r0, r2
 8003a7c:	f7fc fbbe 	bl	80001fc <strcmp>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d102      	bne.n	8003a8c <console_analysis+0xa8>
					cmd_info->func();
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 8003a8c:	7dfb      	ldrb	r3, [r7, #23]
 8003a8e:	3301      	adds	r3, #1
 8003a90:	75fb      	strb	r3, [r7, #23]
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003a98:	7dfa      	ldrb	r2, [r7, #23]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d3e2      	bcc.n	8003a64 <console_analysis+0x80>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 8003aa6:	e00e      	b.n	8003ac6 <console_analysis+0xe2>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003aae:	1c5a      	adds	r2, r3, #1
 8003ab0:	b2d1      	uxtb	r1, r2
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003ab8:	461a      	mov	r2, r3
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	4413      	add	r3, r2
 8003abe:	79fa      	ldrb	r2, [r7, #7]
 8003ac0:	715a      	strb	r2, [r3, #5]
			break;
 8003ac2:	e000      	b.n	8003ac6 <console_analysis+0xe2>
			break;
 8003ac4:	bf00      	nop
	}
	
	return;
 8003ac6:	bf00      	nop
}
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	2004007c 	.word	0x2004007c
 8003ad4:	08006cc4 	.word	0x08006cc4

08003ad8 <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 8003ae2:	4b10      	ldr	r3, [pc, #64]	; (8003b24 <console_main+0x4c>)
 8003ae4:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d102      	bne.n	8003af6 <console_main+0x1e>
			console_str_send((uint8_t*)"command>");
 8003af0:	480d      	ldr	r0, [pc, #52]	; (8003b28 <console_main+0x50>)
 8003af2:	f000 f847 	bl	8003b84 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 8003af6:	f7ff ff65 	bl	80039c4 <console_recv>
 8003afa:	4603      	mov	r3, r0
 8003afc:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 8003afe:	2300      	movs	r3, #0
 8003b00:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 8003b02:	7b3b      	ldrb	r3, [r7, #12]
 8003b04:	2b0d      	cmp	r3, #13
 8003b06:	d101      	bne.n	8003b0c <console_main+0x34>
 8003b08:	230a      	movs	r3, #10
 8003b0a:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 8003b0c:	f107 030c 	add.w	r3, r7, #12
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 f837 	bl	8003b84 <console_str_send>
 8003b16:	4603      	mov	r3, r0
 8003b18:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 8003b1a:	7b3b      	ldrb	r3, [r7, #12]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff ff61 	bl	80039e4 <console_analysis>
		if (this->buf_idx == 0) {
 8003b22:	e7e0      	b.n	8003ae6 <console_main+0xe>
 8003b24:	2004007c 	.word	0x2004007c
 8003b28:	08006cc8 	.word	0x08006cc8

08003b2c <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 8003b32:	4b11      	ldr	r3, [pc, #68]	; (8003b78 <console_init+0x4c>)
 8003b34:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8003b36:	f44f 7286 	mov.w	r2, #268	; 0x10c
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f003 f89c 	bl	8006c7a <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8003b42:	2300      	movs	r3, #0
 8003b44:	9301      	str	r3, [sp, #4]
 8003b46:	2300      	movs	r3, #0
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b4e:	2203      	movs	r2, #3
 8003b50:	490a      	ldr	r1, [pc, #40]	; (8003b7c <console_init+0x50>)
 8003b52:	480b      	ldr	r0, [pc, #44]	; (8003b80 <console_init+0x54>)
 8003b54:	f002 feba 	bl	80068cc <kz_run>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8003b64:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8003b68:	2000      	movs	r0, #0
 8003b6a:	f001 fe33 	bl	80057d4 <usart_open>
 8003b6e:	6038      	str	r0, [r7, #0]
	
	return;
 8003b70:	bf00      	nop
}
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	2004007c 	.word	0x2004007c
 8003b7c:	08006cd4 	.word	0x08006cd4
 8003b80:	08003ad9 	.word	0x08003ad9

08003b84 <console_str_send>:

// R\[M
uint8_t console_str_send(uint8_t *data)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f7fc fb3f 	bl	8000210 <strlen>
 8003b92:	4603      	mov	r3, r0
 8003b94:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8003b96:	7bfb      	ldrb	r3, [r7, #15]
 8003b98:	461a      	mov	r2, r3
 8003b9a:	6879      	ldr	r1, [r7, #4]
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	f001 fe85 	bl	80058ac <usart_send>
 8003ba2:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	b2db      	uxtb	r3, r3
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <console_set_command>:
	return ret;
}

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d102      	bne.n	8003bc4 <console_set_command+0x14>
		return -1;
 8003bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc2:	e028      	b.n	8003c16 <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8003bc4:	4b17      	ldr	r3, [pc, #92]	; (8003c24 <console_set_command+0x74>)
 8003bc6:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003bce:	2b0f      	cmp	r3, #15
 8003bd0:	d902      	bls.n	8003bd8 <console_set_command+0x28>
		return -1;
 8003bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd6:	e01e      	b.n	8003c16 <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003bde:	461a      	mov	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6819      	ldr	r1, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	3211      	adds	r2, #17
 8003be8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	68f9      	ldr	r1, [r7, #12]
 8003bfa:	f100 0311 	add.w	r3, r0, #17
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	440b      	add	r3, r1
 8003c02:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	
	return 0;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	2004007c 	.word	0x2004007c

08003c28 <pcm3060_callback>:
	-12539,
};

// 
static void pcm3060_callback(void *vp)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003c30:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <pcm3060_callback+0x20>)
 8003c32:	60fb      	str	r3, [r7, #12]
	// 
	kx_wakeup(this->tsk_id);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f002 feff 	bl	8006a3c <kx_wakeup>
}
 8003c3e:	bf00      	nop
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	20040188 	.word	0x20040188

08003c4c <sound_app_sta>:

// 
static void sound_app_sta(void *par)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
	
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <sound_app_sta_beep>:

// (beep)
static void sound_app_sta_beep(void *par)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	f5ad 5dc8 	sub.w	sp, sp, #6400	; 0x1900
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	f107 0318 	add.w	r3, r7, #24
 8003c6e:	3b14      	subs	r3, #20
 8003c70:	6018      	str	r0, [r3, #0]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003c72:	4b39      	ldr	r3, [pc, #228]	; (8003d58 <sound_app_sta_beep+0xf8>)
 8003c74:	f507 52c8 	add.w	r2, r7, #6400	; 0x1900
 8003c78:	f102 020c 	add.w	r2, r2, #12
 8003c7c:	6013      	str	r3, [r2, #0]
	uint32_t play_time = *((uint32_t*)par);
 8003c7e:	f107 0318 	add.w	r3, r7, #24
 8003c82:	3b14      	subs	r3, #20
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f507 52c8 	add.w	r2, r7, #6400	; 0x1900
 8003c8c:	f102 0208 	add.w	r2, r2, #8
 8003c90:	6013      	str	r3, [r2, #0]
	int32_t play_data[16*BEEP_SEND_TIME_UNIT];
	uint32_t i;
	uint32_t frame_cnt;
	
	// 
	console_str_send((uint8_t*)"beep start\n");
 8003c92:	4832      	ldr	r0, [pc, #200]	; (8003d5c <sound_app_sta_beep+0xfc>)
 8003c94:	f7ff ff76 	bl	8003b84 <console_str_send>
	
	// 100ms
	for (i = 0; i < BEEP_SEND_TIME_UNIT; i++) {
 8003c98:	2300      	movs	r3, #0
 8003c9a:	f507 52c8 	add.w	r2, r7, #6400	; 0x1900
 8003c9e:	f102 0214 	add.w	r2, r2, #20
 8003ca2:	6013      	str	r3, [r2, #0]
 8003ca4:	e01a      	b.n	8003cdc <sound_app_sta_beep+0x7c>
		memcpy(&play_data[16*i], beep_1ms,  sizeof(beep_1ms));
 8003ca6:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 8003caa:	f103 0314 	add.w	r3, r3, #20
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	011a      	lsls	r2, r3, #4
 8003cb2:	f107 0318 	add.w	r3, r7, #24
 8003cb6:	3b10      	subs	r3, #16
 8003cb8:	0092      	lsls	r2, r2, #2
 8003cba:	4413      	add	r3, r2
 8003cbc:	2240      	movs	r2, #64	; 0x40
 8003cbe:	4928      	ldr	r1, [pc, #160]	; (8003d60 <sound_app_sta_beep+0x100>)
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f002 ffcf 	bl	8006c64 <memcpy>
	for (i = 0; i < BEEP_SEND_TIME_UNIT; i++) {
 8003cc6:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 8003cca:	f103 0314 	add.w	r3, r3, #20
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	f507 52c8 	add.w	r2, r7, #6400	; 0x1900
 8003cd6:	f102 0214 	add.w	r2, r2, #20
 8003cda:	6013      	str	r3, [r2, #0]
 8003cdc:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 8003ce0:	f103 0314 	add.w	r3, r3, #20
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b63      	cmp	r3, #99	; 0x63
 8003ce8:	d9dd      	bls.n	8003ca6 <sound_app_sta_beep+0x46>
	}
	
	frame_cnt = play_time / BEEP_SEND_TIME_UNIT;
 8003cea:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 8003cee:	f103 0308 	add.w	r3, r3, #8
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a1b      	ldr	r2, [pc, #108]	; (8003d64 <sound_app_sta_beep+0x104>)
 8003cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfa:	095b      	lsrs	r3, r3, #5
 8003cfc:	f507 52c8 	add.w	r2, r7, #6400	; 0x1900
 8003d00:	f102 0210 	add.w	r2, r2, #16
 8003d04:	6013      	str	r3, [r2, #0]
	
	// 
	while(frame_cnt > 0) {
 8003d06:	e017      	b.n	8003d38 <sound_app_sta_beep+0xd8>
		// 
		pcm3060_play(play_data, sizeof(play_data)/4);
 8003d08:	f107 0318 	add.w	r3, r7, #24
 8003d0c:	3b10      	subs	r3, #16
 8003d0e:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 fe2c 	bl	8004970 <pcm3060_play>
		// 
		kz_sleep();
 8003d18:	f002 fdfe 	bl	8006918 <kz_sleep>
		// 
		console_str_send((uint8_t*)"beep 1frame end\n");
 8003d1c:	4812      	ldr	r0, [pc, #72]	; (8003d68 <sound_app_sta_beep+0x108>)
 8003d1e:	f7ff ff31 	bl	8003b84 <console_str_send>
		// 
		frame_cnt--;
 8003d22:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 8003d26:	f103 0310 	add.w	r3, r3, #16
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	f507 52c8 	add.w	r2, r7, #6400	; 0x1900
 8003d32:	f102 0210 	add.w	r2, r2, #16
 8003d36:	6013      	str	r3, [r2, #0]
	while(frame_cnt > 0) {
 8003d38:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 8003d3c:	f103 0310 	add.w	r3, r3, #16
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e0      	bne.n	8003d08 <sound_app_sta_beep+0xa8>
	}
	
	// 
	console_str_send((uint8_t*)"beep end\n");
 8003d46:	4809      	ldr	r0, [pc, #36]	; (8003d6c <sound_app_sta_beep+0x10c>)
 8003d48:	f7ff ff1c 	bl	8003b84 <console_str_send>
}
 8003d4c:	bf00      	nop
 8003d4e:	f507 57c8 	add.w	r7, r7, #6400	; 0x1900
 8003d52:	3718      	adds	r7, #24
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	20040188 	.word	0x20040188
 8003d5c:	08006cdc 	.word	0x08006cdc
 8003d60:	08006e90 	.word	0x08006e90
 8003d64:	51eb851f 	.word	0x51eb851f
 8003d68:	08006ce8 	.word	0x08006ce8
 8003d6c:	08006cfc 	.word	0x08006cfc

08003d70 <sound_app_stp>:

// (beep)
static void sound_app_stp(void *par)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
	
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <sound_app_main>:
	{{NULL,					ST_UNDEIFNED}, {NULL,					ST_UNDEIFNED}, {NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int sound_app_main(int argc, char *argv[])
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b088      	sub	sp, #32
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003d8e:	4b28      	ldr	r3, [pc, #160]	; (8003e30 <sound_app_main+0xac>)
 8003d90:	61fb      	str	r3, [r7, #28]
	SOUND_APP_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	7a1b      	ldrb	r3, [r3, #8]
 8003d96:	f107 0218 	add.w	r2, r7, #24
 8003d9a:	f107 010c 	add.w	r1, r7, #12
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f002 fe1f 	bl	80069e2 <kz_recv>
		
		// 
		memcpy(&tmp_msg, msg, sizeof(SOUND_APP_MSG));
 8003da4:	69b9      	ldr	r1, [r7, #24]
 8003da6:	f107 0310 	add.w	r3, r7, #16
 8003daa:	2208      	movs	r2, #8
 8003dac:	4618      	mov	r0, r3
 8003dae:	f002 ff59 	bl	8006c64 <memcpy>
		
		// 
		kz_kmfree(msg);
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f002 fdeb 	bl	8006990 <kz_kmfree>
		
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	6819      	ldr	r1, [r3, #0]
 8003dc2:	481c      	ldr	r0, [pc, #112]	; (8003e34 <sound_app_main+0xb0>)
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	4413      	add	r3, r2
 8003dca:	440b      	add	r3, r1
 8003dcc:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00f      	beq.n	8003df4 <sound_app_main+0x70>
			fsm[this->state][msg->msg_type].func(&(tmp_msg.msg_data));
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	6819      	ldr	r1, [r3, #0]
 8003ddc:	4815      	ldr	r0, [pc, #84]	; (8003e34 <sound_app_main+0xb0>)
 8003dde:	4613      	mov	r3, r2
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	4413      	add	r3, r2
 8003de4:	440b      	add	r3, r1
 8003de6:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 8003dea:	f107 0210 	add.w	r2, r7, #16
 8003dee:	3204      	adds	r2, #4
 8003df0:	4610      	mov	r0, r2
 8003df2:	4798      	blx	r3
		}
		
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	6819      	ldr	r1, [r3, #0]
 8003dfc:	480d      	ldr	r0, [pc, #52]	; (8003e34 <sound_app_main+0xb0>)
 8003dfe:	4613      	mov	r3, r2
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	4413      	add	r3, r2
 8003e04:	440b      	add	r3, r1
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4403      	add	r3, r0
 8003e0a:	791b      	ldrb	r3, [r3, #4]
 8003e0c:	2b03      	cmp	r3, #3
 8003e0e:	d0c0      	beq.n	8003d92 <sound_app_main+0xe>
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	6819      	ldr	r1, [r3, #0]
 8003e18:	4806      	ldr	r0, [pc, #24]	; (8003e34 <sound_app_main+0xb0>)
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	4413      	add	r3, r2
 8003e20:	440b      	add	r3, r1
 8003e22:	00db      	lsls	r3, r3, #3
 8003e24:	4403      	add	r3, r0
 8003e26:	791b      	ldrb	r3, [r3, #4]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	601a      	str	r2, [r3, #0]
	while(1){
 8003e2e:	e7b0      	b.n	8003d92 <sound_app_main+0xe>
 8003e30:	20040188 	.word	0x20040188
 8003e34:	08006ed0 	.word	0x08006ed0

08003e38 <sound_app_init>:
	return 0;
}

// 
void sound_app_init(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af02      	add	r7, sp, #8
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003e3e:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <sound_app_init+0x58>)
 8003e40:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(SOUND_APP_CTL));
 8003e42:	f64f 2210 	movw	r2, #64016	; 0xfa10
 8003e46:	2100      	movs	r1, #0
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f002 ff16 	bl	8006c7a <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_SOUND_APP;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2202      	movs	r2, #2
 8003e52:	721a      	strb	r2, [r3, #8]
	
	// 
	ret = pcm3060_open(SAMPLING_FREQUENCY, SOUND_DATA_WIDTH, pcm3060_callback, this);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a0f      	ldr	r2, [pc, #60]	; (8003e94 <sound_app_init+0x5c>)
 8003e58:	2110      	movs	r1, #16
 8003e5a:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8003e5e:	f000 fcab 	bl	80047b8 <pcm3060_open>
 8003e62:	6038      	str	r0, [r7, #0]
	
	// 
	this->tsk_id = kz_run(sound_app_main, "sound_app_main",  SOUND_APP_PRI, SOUND_APP_STACK, 0, NULL);
 8003e64:	2300      	movs	r3, #0
 8003e66:	9301      	str	r3, [sp, #4]
 8003e68:	2300      	movs	r3, #0
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e70:	220a      	movs	r2, #10
 8003e72:	4909      	ldr	r1, [pc, #36]	; (8003e98 <sound_app_init+0x60>)
 8003e74:	4809      	ldr	r0, [pc, #36]	; (8003e9c <sound_app_init+0x64>)
 8003e76:	f002 fd29 	bl	80068cc <kz_run>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	605a      	str	r2, [r3, #4]
	
	// 
	this->state = ST_IDLE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	601a      	str	r2, [r3, #0]
	
	return;
 8003e86:	bf00      	nop
}
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	20040188 	.word	0x20040188
 8003e94:	08003c29 	.word	0x08003c29
 8003e98:	08006d08 	.word	0x08006d08
 8003e9c:	08003d85 	.word	0x08003d85

08003ea0 <sound_app_play_beep>:

// BlueTooth
int32_t sound_app_play_beep(uint32_t play_time)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
	SOUND_APP_CTL *this = &sound_app_ctl;
 8003ea8:	4b0e      	ldr	r3, [pc, #56]	; (8003ee4 <sound_app_play_beep+0x44>)
 8003eaa:	60fb      	str	r3, [r7, #12]
	SOUND_APP_MSG *msg;
	uint8_t i;
	
	// 
	if (this->state != ST_IDLE) {
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d002      	beq.n	8003eba <sound_app_play_beep+0x1a>
		return -1;
 8003eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb8:	e010      	b.n	8003edc <sound_app_play_beep+0x3c>
	}
	
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8003eba:	2008      	movs	r0, #8
 8003ebc:	f002 fd57 	bl	800696e <kz_kmalloc>
 8003ec0:	60b8      	str	r0, [r7, #8]
	msg->msg_type = EVENT_SOUND_STA_BEEP;
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	601a      	str	r2, [r3, #0]
	msg->msg_data = play_time;
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	605a      	str	r2, [r3, #4]
	
	kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	7a1b      	ldrb	r3, [r3, #8]
 8003ed2:	68ba      	ldr	r2, [r7, #8]
 8003ed4:	2108      	movs	r1, #8
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f002 fd6b 	bl	80069b2 <kz_send>
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	20040188 	.word	0x20040188

08003ee8 <sound_app_cmd_beep_1000ms>:
// 
static void sound_app_cmd_beep_1000ms(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
	// 1000msbeep
	sound_app_play_beep(1000);
 8003eec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ef0:	f7ff ffd6 	bl	8003ea0 <sound_app_play_beep>
}
 8003ef4:	bf00      	nop
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <sound_app_set_cmd>:

// 
void sound_app_set_cmd(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "sound beep 1000ms";
 8003efe:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <sound_app_set_cmd+0x20>)
 8003f00:	603b      	str	r3, [r7, #0]
	cmd.func = sound_app_cmd_beep_1000ms;
 8003f02:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <sound_app_set_cmd+0x24>)
 8003f04:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8003f06:	463b      	mov	r3, r7
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff fe51 	bl	8003bb0 <console_set_command>
}
 8003f0e:	bf00      	nop
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	08006d18 	.word	0x08006d18
 8003f1c:	08003ee9 	.word	0x08003ee9

08003f20 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
	while(1) {} ;
 8003f24:	e7fe      	b.n	8003f24 <Error_Handler+0x4>
	...

08003f28 <periferal_clock_init>:
}

// 
// 
void periferal_clock_init(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b0b8      	sub	sp, #224	; 0xe0
 8003f2c:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f32:	2294      	movs	r2, #148	; 0x94
 8003f34:	2100      	movs	r1, #0
 8003f36:	4618      	mov	r0, r3
 8003f38:	f002 fe9f 	bl	8006c7a <memset>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003f3c:	2340      	movs	r3, #64	; 0x40
 8003f3e:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003f40:	2300      	movs	r3, #0
 8003f42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f46:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fe f908 	bl	8002160 <HAL_RCCEx_PeriphCLKConfig>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <periferal_clock_init+0x32>
	{
		Error_Handler();
 8003f56:	f7ff ffe3 	bl	8003f20 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003f5a:	2380      	movs	r3, #128	; 0x80
 8003f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f64:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7fe f8f9 	bl	8002160 <HAL_RCCEx_PeriphCLKConfig>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <periferal_clock_init+0x50>
	{
		Error_Handler();
 8003f74:	f7ff ffd4 	bl	8003f20 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8003f78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003f7c:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003f84:	2301      	movs	r3, #1
 8003f86:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8003f88:	2302      	movs	r3, #2
 8003f8a:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8003f8c:	230c      	movs	r3, #12
 8003f8e:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8003f90:	2302      	movs	r3, #2
 8003f92:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003f94:	2302      	movs	r3, #2
 8003f96:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	667b      	str	r3, [r7, #100]	; 0x64
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8003f9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fa0:	66bb      	str	r3, [r7, #104]	; 0x68
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fa2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fe f8da 	bl	8002160 <HAL_RCCEx_PeriphCLKConfig>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <periferal_clock_init+0x8e>
	{
		Error_Handler();
 8003fb2:	f7ff ffb5 	bl	8003f20 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8003fb6:	4a75      	ldr	r2, [pc, #468]	; (800418c <periferal_clock_init+0x264>)
 8003fb8:	4b74      	ldr	r3, [pc, #464]	; (800418c <periferal_clock_init+0x264>)
 8003fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fc0:	6613      	str	r3, [r2, #96]	; 0x60
 8003fc2:	4b72      	ldr	r3, [pc, #456]	; (800418c <periferal_clock_init+0x264>)
 8003fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fca:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8003fce:	4a6f      	ldr	r2, [pc, #444]	; (800418c <periferal_clock_init+0x264>)
 8003fd0:	4b6e      	ldr	r3, [pc, #440]	; (800418c <periferal_clock_init+0x264>)
 8003fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fd8:	6593      	str	r3, [r2, #88]	; 0x58
 8003fda:	4b6c      	ldr	r3, [pc, #432]	; (800418c <periferal_clock_init+0x264>)
 8003fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe2:	647b      	str	r3, [r7, #68]	; 0x44
 8003fe4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8003fe6:	4a69      	ldr	r2, [pc, #420]	; (800418c <periferal_clock_init+0x264>)
 8003fe8:	4b68      	ldr	r3, [pc, #416]	; (800418c <periferal_clock_init+0x264>)
 8003fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ff0:	6593      	str	r3, [r2, #88]	; 0x58
 8003ff2:	4b66      	ldr	r3, [pc, #408]	; (800418c <periferal_clock_init+0x264>)
 8003ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ffa:	643b      	str	r3, [r7, #64]	; 0x40
 8003ffc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8003ffe:	4a63      	ldr	r2, [pc, #396]	; (800418c <periferal_clock_init+0x264>)
 8004000:	4b62      	ldr	r3, [pc, #392]	; (800418c <periferal_clock_init+0x264>)
 8004002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004004:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004008:	6593      	str	r3, [r2, #88]	; 0x58
 800400a:	4b60      	ldr	r3, [pc, #384]	; (800418c <periferal_clock_init+0x264>)
 800400c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800400e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004012:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8004016:	4a5d      	ldr	r2, [pc, #372]	; (800418c <periferal_clock_init+0x264>)
 8004018:	4b5c      	ldr	r3, [pc, #368]	; (800418c <periferal_clock_init+0x264>)
 800401a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004020:	6593      	str	r3, [r2, #88]	; 0x58
 8004022:	4b5a      	ldr	r3, [pc, #360]	; (800418c <periferal_clock_init+0x264>)
 8004024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800402a:	63bb      	str	r3, [r7, #56]	; 0x38
 800402c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 800402e:	4a57      	ldr	r2, [pc, #348]	; (800418c <periferal_clock_init+0x264>)
 8004030:	4b56      	ldr	r3, [pc, #344]	; (800418c <periferal_clock_init+0x264>)
 8004032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004034:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004038:	6613      	str	r3, [r2, #96]	; 0x60
 800403a:	4b54      	ldr	r3, [pc, #336]	; (800418c <periferal_clock_init+0x264>)
 800403c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800403e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004042:	637b      	str	r3, [r7, #52]	; 0x34
 8004044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8004046:	4a51      	ldr	r2, [pc, #324]	; (800418c <periferal_clock_init+0x264>)
 8004048:	4b50      	ldr	r3, [pc, #320]	; (800418c <periferal_clock_init+0x264>)
 800404a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800404c:	f043 0301 	orr.w	r3, r3, #1
 8004050:	6593      	str	r3, [r2, #88]	; 0x58
 8004052:	4b4e      	ldr	r3, [pc, #312]	; (800418c <periferal_clock_init+0x264>)
 8004054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	633b      	str	r3, [r7, #48]	; 0x30
 800405c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 800405e:	4a4b      	ldr	r2, [pc, #300]	; (800418c <periferal_clock_init+0x264>)
 8004060:	4b4a      	ldr	r3, [pc, #296]	; (800418c <periferal_clock_init+0x264>)
 8004062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004064:	f043 0302 	orr.w	r3, r3, #2
 8004068:	6593      	str	r3, [r2, #88]	; 0x58
 800406a:	4b48      	ldr	r3, [pc, #288]	; (800418c <periferal_clock_init+0x264>)
 800406c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8004076:	4a45      	ldr	r2, [pc, #276]	; (800418c <periferal_clock_init+0x264>)
 8004078:	4b44      	ldr	r3, [pc, #272]	; (800418c <periferal_clock_init+0x264>)
 800407a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800407c:	f043 0304 	orr.w	r3, r3, #4
 8004080:	6593      	str	r3, [r2, #88]	; 0x58
 8004082:	4b42      	ldr	r3, [pc, #264]	; (800418c <periferal_clock_init+0x264>)
 8004084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	62bb      	str	r3, [r7, #40]	; 0x28
 800408c:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 800408e:	4a3f      	ldr	r2, [pc, #252]	; (800418c <periferal_clock_init+0x264>)
 8004090:	4b3e      	ldr	r3, [pc, #248]	; (800418c <periferal_clock_init+0x264>)
 8004092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004094:	f043 0308 	orr.w	r3, r3, #8
 8004098:	6593      	str	r3, [r2, #88]	; 0x58
 800409a:	4b3c      	ldr	r3, [pc, #240]	; (800418c <periferal_clock_init+0x264>)
 800409c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	627b      	str	r3, [r7, #36]	; 0x24
 80040a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 80040a6:	4a39      	ldr	r2, [pc, #228]	; (800418c <periferal_clock_init+0x264>)
 80040a8:	4b38      	ldr	r3, [pc, #224]	; (800418c <periferal_clock_init+0x264>)
 80040aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b0:	6613      	str	r3, [r2, #96]	; 0x60
 80040b2:	4b36      	ldr	r3, [pc, #216]	; (800418c <periferal_clock_init+0x264>)
 80040b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ba:	623b      	str	r3, [r7, #32]
 80040bc:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 80040be:	4a33      	ldr	r2, [pc, #204]	; (800418c <periferal_clock_init+0x264>)
 80040c0:	4b32      	ldr	r3, [pc, #200]	; (800418c <periferal_clock_init+0x264>)
 80040c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040c8:	6613      	str	r3, [r2, #96]	; 0x60
 80040ca:	4b30      	ldr	r3, [pc, #192]	; (800418c <periferal_clock_init+0x264>)
 80040cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d2:	61fb      	str	r3, [r7, #28]
 80040d4:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 80040d6:	4a2d      	ldr	r2, [pc, #180]	; (800418c <periferal_clock_init+0x264>)
 80040d8:	4b2c      	ldr	r3, [pc, #176]	; (800418c <periferal_clock_init+0x264>)
 80040da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040e0:	6613      	str	r3, [r2, #96]	; 0x60
 80040e2:	4b2a      	ldr	r3, [pc, #168]	; (800418c <periferal_clock_init+0x264>)
 80040e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040ea:	61bb      	str	r3, [r7, #24]
 80040ec:	69bb      	ldr	r3, [r7, #24]
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 80040ee:	4a27      	ldr	r2, [pc, #156]	; (800418c <periferal_clock_init+0x264>)
 80040f0:	4b26      	ldr	r3, [pc, #152]	; (800418c <periferal_clock_init+0x264>)
 80040f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040f8:	6593      	str	r3, [r2, #88]	; 0x58
 80040fa:	4b24      	ldr	r3, [pc, #144]	; (800418c <periferal_clock_init+0x264>)
 80040fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004106:	4a21      	ldr	r2, [pc, #132]	; (800418c <periferal_clock_init+0x264>)
 8004108:	4b20      	ldr	r3, [pc, #128]	; (800418c <periferal_clock_init+0x264>)
 800410a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800410c:	f043 0301 	orr.w	r3, r3, #1
 8004110:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004112:	4b1e      	ldr	r3, [pc, #120]	; (800418c <periferal_clock_init+0x264>)
 8004114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	613b      	str	r3, [r7, #16]
 800411c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800411e:	4a1b      	ldr	r2, [pc, #108]	; (800418c <periferal_clock_init+0x264>)
 8004120:	4b1a      	ldr	r3, [pc, #104]	; (800418c <periferal_clock_init+0x264>)
 8004122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004124:	f043 0302 	orr.w	r3, r3, #2
 8004128:	64d3      	str	r3, [r2, #76]	; 0x4c
 800412a:	4b18      	ldr	r3, [pc, #96]	; (800418c <periferal_clock_init+0x264>)
 800412c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004136:	4a15      	ldr	r2, [pc, #84]	; (800418c <periferal_clock_init+0x264>)
 8004138:	4b14      	ldr	r3, [pc, #80]	; (800418c <periferal_clock_init+0x264>)
 800413a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800413c:	f043 0304 	orr.w	r3, r3, #4
 8004140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004142:	4b12      	ldr	r3, [pc, #72]	; (800418c <periferal_clock_init+0x264>)
 8004144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004146:	f003 0304 	and.w	r3, r3, #4
 800414a:	60bb      	str	r3, [r7, #8]
 800414c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800414e:	4a0f      	ldr	r2, [pc, #60]	; (800418c <periferal_clock_init+0x264>)
 8004150:	4b0e      	ldr	r3, [pc, #56]	; (800418c <periferal_clock_init+0x264>)
 8004152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004158:	64d3      	str	r3, [r2, #76]	; 0x4c
 800415a:	4b0c      	ldr	r3, [pc, #48]	; (800418c <periferal_clock_init+0x264>)
 800415c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800415e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004162:	607b      	str	r3, [r7, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004166:	4a09      	ldr	r2, [pc, #36]	; (800418c <periferal_clock_init+0x264>)
 8004168:	4b08      	ldr	r3, [pc, #32]	; (800418c <periferal_clock_init+0x264>)
 800416a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800416c:	f043 0310 	orr.w	r3, r3, #16
 8004170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004172:	4b06      	ldr	r3, [pc, #24]	; (800418c <periferal_clock_init+0x264>)
 8004174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004176:	f003 0310 	and.w	r3, r3, #16
 800417a:	603b      	str	r3, [r7, #0]
 800417c:	683b      	ldr	r3, [r7, #0]
	HAL_PWREx_EnableVddIO2();
 800417e:	f7fd ff1d 	bl	8001fbc <HAL_PWREx_EnableVddIO2>
 8004182:	bf00      	nop
 8004184:	37e0      	adds	r7, #224	; 0xe0
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	40021000 	.word	0x40021000

08004190 <bt_dev_msg_connected>:
	TIM_MODE_INPUT_CAPTURE,
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 8004198:	4803      	ldr	r0, [pc, #12]	; (80041a8 <bt_dev_msg_connected+0x18>)
 800419a:	f7ff fcf3 	bl	8003b84 <console_str_send>
}
 800419e:	bf00      	nop
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	08006d2c 	.word	0x08006d2c

080041ac <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 80041b4:	4b06      	ldr	r3, [pc, #24]	; (80041d0 <bt_dev_msg_unconnected+0x24>)
 80041b6:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 80041b8:	4806      	ldr	r0, [pc, #24]	; (80041d4 <bt_dev_msg_unconnected+0x28>)
 80041ba:	f7ff fce3 	bl	8003b84 <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
}
 80041c6:	bf00      	nop
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	2004fb98 	.word	0x2004fb98
 80041d4:	08006d4c 	.word	0x08006d4c

080041d8 <send_data>:
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
}

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	460b      	mov	r3, r1
 80041e2:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 80041e4:	78fb      	ldrb	r3, [r7, #3]
 80041e6:	461a      	mov	r2, r3
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	2001      	movs	r0, #1
 80041ec:	f001 fb5e 	bl	80058ac <usart_send>
 80041f0:	60f8      	str	r0, [r7, #12]
	
	return ret;
 80041f2:	68fb      	ldr	r3, [r7, #12]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	460b      	mov	r3, r1
 8004206:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 8004208:	4b06      	ldr	r3, [pc, #24]	; (8004224 <cmd_check+0x28>)
 800420a:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 800420c:	2202      	movs	r2, #2
 800420e:	68f9      	ldr	r1, [r7, #12]
 8004210:	2001      	movs	r0, #1
 8004212:	f001 fb4b 	bl	80058ac <usart_send>
 8004216:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004218:	68bb      	ldr	r3, [r7, #8]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	08006d70 	.word	0x08006d70

08004228 <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	460b      	mov	r3, r1
 8004232:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 8004234:	4b06      	ldr	r3, [pc, #24]	; (8004250 <cmd_version+0x28>)
 8004236:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 8004238:	220a      	movs	r2, #10
 800423a:	68f9      	ldr	r1, [r7, #12]
 800423c:	2001      	movs	r0, #1
 800423e:	f001 fb35 	bl	80058ac <usart_send>
 8004242:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8004244:	68bb      	ldr	r3, [r7, #8]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	08006d74 	.word	0x08006d74

08004254 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	460b      	mov	r3, r1
 800425e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 8004260:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <cmd_name+0x3c>)
 8004262:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8004264:	2207      	movs	r2, #7
 8004266:	68b9      	ldr	r1, [r7, #8]
 8004268:	2001      	movs	r0, #1
 800426a:	f001 fb1f 	bl	80058ac <usart_send>
 800426e:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004276:	d006      	beq.n	8004286 <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 8004278:	78fb      	ldrb	r3, [r7, #3]
 800427a:	461a      	mov	r2, r3
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	2001      	movs	r0, #1
 8004280:	f001 fb14 	bl	80058ac <usart_send>
 8004284:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8004286:	68fb      	ldr	r3, [r7, #12]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	08006d80 	.word	0x08006d80

08004294 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	460b      	mov	r3, r1
 800429e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+BAUD";
 80042a0:	4b14      	ldr	r3, [pc, #80]	; (80042f4 <cmd_baudrate+0x60>)
 80042a2:	60bb      	str	r3, [r7, #8]
	
	// sizi1
	if (size != 1) {
 80042a4:	78fb      	ldrb	r3, [r7, #3]
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d002      	beq.n	80042b0 <cmd_baudrate+0x1c>
		return -1;
 80042aa:	f04f 33ff 	mov.w	r3, #4294967295
 80042ae:	e01c      	b.n	80042ea <cmd_baudrate+0x56>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d803      	bhi.n	80042c0 <cmd_baudrate+0x2c>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d102      	bne.n	80042c6 <cmd_baudrate+0x32>
		return -1;
 80042c0:	f04f 33ff 	mov.w	r3, #4294967295
 80042c4:	e011      	b.n	80042ea <cmd_baudrate+0x56>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 80042c6:	2207      	movs	r2, #7
 80042c8:	68b9      	ldr	r1, [r7, #8]
 80042ca:	2001      	movs	r0, #1
 80042cc:	f001 faee 	bl	80058ac <usart_send>
 80042d0:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d8:	d006      	beq.n	80042e8 <cmd_baudrate+0x54>
		ret = usart_send(BT_USART_CH, data, size);
 80042da:	78fb      	ldrb	r3, [r7, #3]
 80042dc:	461a      	mov	r2, r3
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	2001      	movs	r0, #1
 80042e2:	f001 fae3 	bl	80058ac <usart_send>
 80042e6:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 80042e8:	68fb      	ldr	r3, [r7, #12]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	08006d88 	.word	0x08006d88

080042f8 <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	460b      	mov	r3, r1
 8004302:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 8004304:	4b0e      	ldr	r3, [pc, #56]	; (8004340 <cmd_pin+0x48>)
 8004306:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 8004308:	78fb      	ldrb	r3, [r7, #3]
 800430a:	2b04      	cmp	r3, #4
 800430c:	d002      	beq.n	8004314 <cmd_pin+0x1c>
		return -1;
 800430e:	f04f 33ff 	mov.w	r3, #4294967295
 8004312:	e011      	b.n	8004338 <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 8004314:	2206      	movs	r2, #6
 8004316:	68b9      	ldr	r1, [r7, #8]
 8004318:	2001      	movs	r0, #1
 800431a:	f001 fac7 	bl	80058ac <usart_send>
 800431e:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004326:	d006      	beq.n	8004336 <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 8004328:	78fb      	ldrb	r3, [r7, #3]
 800432a:	461a      	mov	r2, r3
 800432c:	6879      	ldr	r1, [r7, #4]
 800432e:	2001      	movs	r0, #1
 8004330:	f001 fabc 	bl	80058ac <usart_send>
 8004334:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8004336:	68fb      	ldr	r3, [r7, #12]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	08006d90 	.word	0x08006d90

08004344 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 8004350:	4b0e      	ldr	r3, [pc, #56]	; (800438c <bt_dev_msg_send+0x48>)
 8004352:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	461a      	mov	r2, r3
 800435a:	4b0d      	ldr	r3, [pc, #52]	; (8004390 <bt_dev_msg_send+0x4c>)
 800435c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	6850      	ldr	r0, [r2, #4]
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	7a12      	ldrb	r2, [r2, #8]
 8004368:	4611      	mov	r1, r2
 800436a:	4798      	blx	r3
 800436c:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 8004374:	4807      	ldr	r0, [pc, #28]	; (8004394 <bt_dev_msg_send+0x50>)
 8004376:	f7ff fc05 	bl	8003b84 <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
}
 8004382:	bf00      	nop
 8004384:	3718      	adds	r7, #24
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	2004fb98 	.word	0x2004fb98
 8004390:	20040000 	.word	0x20040000
 8004394:	08006d98 	.word	0x08006d98

08004398 <bt_dev_cmd_connect_check>:
}

// 
// 
static void bt_dev_cmd_connect_check(void)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 800439e:	2301      	movs	r3, #1
 80043a0:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_CHECK, &dmy_data, dmy_size);
 80043a2:	79fa      	ldrb	r2, [r7, #7]
 80043a4:	1dbb      	adds	r3, r7, #6
 80043a6:	4619      	mov	r1, r3
 80043a8:	2001      	movs	r0, #1
 80043aa:	f000 f90b 	bl	80045c4 <bt_dev_send>
}
 80043ae:	bf00      	nop
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <bt_dev_cmd_version>:

// 
static void bt_dev_cmd_version(void)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b082      	sub	sp, #8
 80043ba:	af00      	add	r7, sp, #0
	uint8_t dmy_data;
	uint8_t dmy_size = 1;
 80043bc:	2301      	movs	r3, #1
 80043be:	71fb      	strb	r3, [r7, #7]
	// 
	bt_dev_send(SEND_TYPE_CMD_VERSION, &dmy_data, dmy_size);
 80043c0:	79fa      	ldrb	r2, [r7, #7]
 80043c2:	1dbb      	adds	r3, r7, #6
 80043c4:	4619      	mov	r1, r3
 80043c6:	2002      	movs	r0, #2
 80043c8:	f000 f8fc 	bl	80045c4 <bt_dev_send>
}
 80043cc:	bf00      	nop
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <bt_dev_cmd_name>:

// 
static void bt_dev_cmd_name(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
	uint8_t *name = "mito";
 80043da:	4b07      	ldr	r3, [pc, #28]	; (80043f8 <bt_dev_cmd_name+0x24>)
 80043dc:	607b      	str	r3, [r7, #4]
	uint8_t size = 4;
 80043de:	2304      	movs	r3, #4
 80043e0:	70fb      	strb	r3, [r7, #3]
	// 
	bt_dev_send(SEND_TYPE_CMD_NAME, name, size);
 80043e2:	78fb      	ldrb	r3, [r7, #3]
 80043e4:	461a      	mov	r2, r3
 80043e6:	6879      	ldr	r1, [r7, #4]
 80043e8:	2003      	movs	r0, #3
 80043ea:	f000 f8eb 	bl	80045c4 <bt_dev_send>
}
 80043ee:	bf00      	nop
 80043f0:	3708      	adds	r7, #8
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	08006da8 	.word	0x08006da8

080043fc <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8004406:	4b1d      	ldr	r3, [pc, #116]	; (800447c <bt_dev_rcv_main+0x80>)
 8004408:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 800440a:	f107 030f 	add.w	r3, r7, #15
 800440e:	2201      	movs	r2, #1
 8004410:	4619      	mov	r1, r3
 8004412:	2001      	movs	r0, #1
 8004414:	f001 fac0 	bl	8005998 <usart_recv>
 8004418:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d125      	bne.n	800446e <bt_dev_rcv_main+0x72>
			// 
			this->rcv_buf.data[this->rcv_buf.size++] = data;;
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f893 3211 	ldrb.w	r3, [r3, #529]	; 0x211
 8004428:	1c5a      	adds	r2, r3, #1
 800442a:	b2d1      	uxtb	r1, r2
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	f882 1211 	strb.w	r1, [r2, #529]	; 0x211
 8004432:	4619      	mov	r1, r3
 8004434:	7bfa      	ldrb	r2, [r7, #15]
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	440b      	add	r3, r1
 800443a:	745a      	strb	r2, [r3, #17]
			// 
			if ((this->callback_notice_size <= this->rcv_buf.size) && (this->callback != NULL)) {
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	f892 2211 	ldrb.w	r2, [r2, #529]	; 0x211
 8004448:	4293      	cmp	r3, r2
 800444a:	d8de      	bhi.n	800440a <bt_dev_rcv_main+0xe>
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8004452:	2b00      	cmp	r3, #0
 8004454:	d0d9      	beq.n	800440a <bt_dev_rcv_main+0xe>
				// 
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	f102 0011 	add.w	r0, r2, #17
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	f892 2211 	ldrb.w	r2, [r2, #529]	; 0x211
 8004468:	4611      	mov	r1, r2
 800446a:	4798      	blx	r3
 800446c:	e7cd      	b.n	800440a <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 800446e:	f107 030f 	add.w	r3, r7, #15
 8004472:	4618      	mov	r0, r3
 8004474:	f7ff fb86 	bl	8003b84 <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 8004478:	e7c7      	b.n	800440a <bt_dev_rcv_main+0xe>
 800447a:	bf00      	nop
 800447c:	2004fb98 	.word	0x2004fb98

08004480 <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b08a      	sub	sp, #40	; 0x28
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 800448a:	4b28      	ldr	r3, [pc, #160]	; (800452c <bt_dev_sts_main+0xac>)
 800448c:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	7c1b      	ldrb	r3, [r3, #16]
 8004492:	f107 0220 	add.w	r2, r7, #32
 8004496:	f107 010c 	add.w	r1, r7, #12
 800449a:	4618      	mov	r0, r3
 800449c:	f002 faa1 	bl	80069e2 <kz_recv>
		
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 80044a0:	6a39      	ldr	r1, [r7, #32]
 80044a2:	f107 0310 	add.w	r3, r7, #16
 80044a6:	2210      	movs	r2, #16
 80044a8:	4618      	mov	r0, r3
 80044aa:	f002 fbdb 	bl	8006c64 <memcpy>
		
		// 
		kz_kmfree(msg);
 80044ae:	6a3b      	ldr	r3, [r7, #32]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f002 fa6d 	bl	8006990 <kz_kmfree>
		
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 80044b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	6a3b      	ldr	r3, [r7, #32]
 80044bc:	6819      	ldr	r1, [r3, #0]
 80044be:	481c      	ldr	r0, [pc, #112]	; (8004530 <bt_dev_sts_main+0xb0>)
 80044c0:	4613      	mov	r3, r2
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	4413      	add	r3, r2
 80044c6:	440b      	add	r3, r1
 80044c8:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00f      	beq.n	80044f0 <bt_dev_sts_main+0x70>
			fsm[this->state][msg->msg_type].func(&(tmp_msg.msg_data));
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	6819      	ldr	r1, [r3, #0]
 80044d8:	4815      	ldr	r0, [pc, #84]	; (8004530 <bt_dev_sts_main+0xb0>)
 80044da:	4613      	mov	r3, r2
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	4413      	add	r3, r2
 80044e0:	440b      	add	r3, r1
 80044e2:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 80044e6:	f107 0210 	add.w	r2, r7, #16
 80044ea:	3204      	adds	r2, #4
 80044ec:	4610      	mov	r0, r2
 80044ee:	4798      	blx	r3
		}
		
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 80044f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	6a3b      	ldr	r3, [r7, #32]
 80044f6:	6819      	ldr	r1, [r3, #0]
 80044f8:	480d      	ldr	r0, [pc, #52]	; (8004530 <bt_dev_sts_main+0xb0>)
 80044fa:	4613      	mov	r3, r2
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	4413      	add	r3, r2
 8004500:	440b      	add	r3, r1
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	4403      	add	r3, r0
 8004506:	791b      	ldrb	r3, [r3, #4]
 8004508:	2b04      	cmp	r3, #4
 800450a:	d0c0      	beq.n	800448e <bt_dev_sts_main+0xe>
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 800450c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	6819      	ldr	r1, [r3, #0]
 8004514:	4806      	ldr	r0, [pc, #24]	; (8004530 <bt_dev_sts_main+0xb0>)
 8004516:	4613      	mov	r3, r2
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	4413      	add	r3, r2
 800451c:	440b      	add	r3, r1
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4403      	add	r3, r0
 8004522:	791b      	ldrb	r3, [r3, #4]
 8004524:	461a      	mov	r2, r3
 8004526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004528:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 800452a:	e7b0      	b.n	800448e <bt_dev_sts_main+0xe>
 800452c:	2004fb98 	.word	0x2004fb98
 8004530:	08006f30 	.word	0x08006f30

08004534 <bt_dev_init>:
}
#endif

// BlueTooth
int32_t bt_dev_init(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 800453a:	4b1d      	ldr	r3, [pc, #116]	; (80045b0 <bt_dev_init+0x7c>)
 800453c:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// usart
	ret = usart_open(BT_USART_CH, BT_BAUDRATE);
 800453e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8004542:	2001      	movs	r0, #1
 8004544:	f001 f946 	bl	80057d4 <usart_open>
 8004548:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d002      	beq.n	8004556 <bt_dev_init+0x22>
		return -1;
 8004550:	f04f 33ff 	mov.w	r3, #4294967295
 8004554:	e028      	b.n	80045a8 <bt_dev_init+0x74>
	}
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 8004556:	f240 421c 	movw	r2, #1052	; 0x41c
 800455a:	2100      	movs	r1, #0
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f002 fb8c 	bl	8006c7a <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	741a      	strb	r2, [r3, #16]
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 8004568:	2300      	movs	r3, #0
 800456a:	9301      	str	r3, [sp, #4]
 800456c:	2300      	movs	r3, #0
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004574:	2208      	movs	r2, #8
 8004576:	490f      	ldr	r1, [pc, #60]	; (80045b4 <bt_dev_init+0x80>)
 8004578:	480f      	ldr	r0, [pc, #60]	; (80045b8 <bt_dev_init+0x84>)
 800457a:	f002 f9a7 	bl	80068cc <kz_run>
 800457e:	4602      	mov	r2, r0
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	605a      	str	r2, [r3, #4]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 8004584:	2300      	movs	r3, #0
 8004586:	9301      	str	r3, [sp, #4]
 8004588:	2300      	movs	r3, #0
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004590:	2208      	movs	r2, #8
 8004592:	490a      	ldr	r1, [pc, #40]	; (80045bc <bt_dev_init+0x88>)
 8004594:	480a      	ldr	r0, [pc, #40]	; (80045c0 <bt_dev_init+0x8c>)
 8004596:	f002 f999 	bl	80068cc <kz_run>
 800459a:	4602      	mov	r2, r0
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	609a      	str	r2, [r3, #8]
	
	// 
	//tim_start_input_capture(BT_TIM_CH);
	
	// 
	this->state = ST_INITIALIZED;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	601a      	str	r2, [r3, #0]
	
	return 0;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	2004fb98 	.word	0x2004fb98
 80045b4:	08006db0 	.word	0x08006db0
 80045b8:	080043fd 	.word	0x080043fd
 80045bc:	08006dc0 	.word	0x08006dc0
 80045c0:	08004481 	.word	0x08004481

080045c4 <bt_dev_send>:
	}
}

// BlueTooth
int32_t bt_dev_send(BT_SEND_TYPE type, uint8_t *data, uint8_t size)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	6039      	str	r1, [r7, #0]
 80045ce:	71fb      	strb	r3, [r7, #7]
 80045d0:	4613      	mov	r3, r2
 80045d2:	71bb      	strb	r3, [r7, #6]
	BT_CTL *this = &bt_ctl;
 80045d4:	4b27      	ldr	r3, [pc, #156]	; (8004674 <bt_dev_send+0xb0>)
 80045d6:	613b      	str	r3, [r7, #16]
	BT_MSG *msg;
	uint8_t i;
	
	// NULL
	if (data == NULL) {
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d102      	bne.n	80045e4 <bt_dev_send+0x20>
		return -1;
 80045de:	f04f 33ff 	mov.w	r3, #4294967295
 80045e2:	e043      	b.n	800466c <bt_dev_send+0xa8>
	}
	
	// 
	if (this->state == ST_UNINITIALIZED) {
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d102      	bne.n	80045f2 <bt_dev_send+0x2e>
		return -1;
 80045ec:	f04f 33ff 	mov.w	r3, #4294967295
 80045f0:	e03c      	b.n	800466c <bt_dev_send+0xa8>
	}
	
	// 
	if (this->snd_buf.size != 0) {
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d002      	beq.n	8004602 <bt_dev_send+0x3e>
		return -1;
 80045fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004600:	e034      	b.n	800466c <bt_dev_send+0xa8>
	}
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004602:	2010      	movs	r0, #16
 8004604:	f002 f9b3 	bl	800696e <kz_kmalloc>
 8004608:	60f8      	str	r0, [r7, #12]
	msg->msg_type = EVENT_SEND;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2202      	movs	r2, #2
 800460e:	601a      	str	r2, [r3, #0]
	
	// 
	INTR_DISABLE;
 8004610:	b671      	cpsid	f
	
	// 
	for (i = 0; i < size; i++) {
 8004612:	2300      	movs	r3, #0
 8004614:	75fb      	strb	r3, [r7, #23]
 8004616:	e00c      	b.n	8004632 <bt_dev_send+0x6e>
		this->snd_buf.data[i] = *(data++);
 8004618:	7dfa      	ldrb	r2, [r7, #23]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	1c59      	adds	r1, r3, #1
 800461e:	6039      	str	r1, [r7, #0]
 8004620:	7819      	ldrb	r1, [r3, #0]
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	4413      	add	r3, r2
 8004626:	460a      	mov	r2, r1
 8004628:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
	for (i = 0; i < size; i++) {
 800462c:	7dfb      	ldrb	r3, [r7, #23]
 800462e:	3301      	adds	r3, #1
 8004630:	75fb      	strb	r3, [r7, #23]
 8004632:	7dfa      	ldrb	r2, [r7, #23]
 8004634:	79bb      	ldrb	r3, [r7, #6]
 8004636:	429a      	cmp	r2, r3
 8004638:	d3ee      	bcc.n	8004618 <bt_dev_send+0x54>
	}
	// 
	this->snd_buf.size = size;
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	79ba      	ldrb	r2, [r7, #6]
 800463e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
	
	// 
	INTR_ENABLE;
 8004642:	b661      	cpsie	f
	
	msg->msg_data.type = type;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	79fa      	ldrb	r2, [r7, #7]
 8004648:	711a      	strb	r2, [r3, #4]
	msg->msg_data.data = this->snd_buf.data;
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f203 2212 	addw	r2, r3, #530	; 0x212
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	609a      	str	r2, [r3, #8]
	msg->msg_data.size = this->snd_buf.size;
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	731a      	strb	r2, [r3, #12]
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	7c1b      	ldrb	r3, [r3, #16]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	2110      	movs	r1, #16
 8004666:	4618      	mov	r0, r3
 8004668:	f002 f9a3 	bl	80069b2 <kz_send>
}
 800466c:	4618      	mov	r0, r3
 800466e:	3718      	adds	r7, #24
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	2004fb98 	.word	0x2004fb98

08004678 <bt_dev_set_cmd>:
	return 0;
}

// 
void bt_dev_set_cmd(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "bt_dev connect_check";
 800467e:	4b0e      	ldr	r3, [pc, #56]	; (80046b8 <bt_dev_set_cmd+0x40>)
 8004680:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_connect_check;
 8004682:	4b0e      	ldr	r3, [pc, #56]	; (80046bc <bt_dev_set_cmd+0x44>)
 8004684:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004686:	463b      	mov	r3, r7
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff fa91 	bl	8003bb0 <console_set_command>
	cmd.input = "bt_dev version";
 800468e:	4b0c      	ldr	r3, [pc, #48]	; (80046c0 <bt_dev_set_cmd+0x48>)
 8004690:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_version;
 8004692:	4b0c      	ldr	r3, [pc, #48]	; (80046c4 <bt_dev_set_cmd+0x4c>)
 8004694:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004696:	463b      	mov	r3, r7
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff fa89 	bl	8003bb0 <console_set_command>
	cmd.input = "bt_dev name";
 800469e:	4b0a      	ldr	r3, [pc, #40]	; (80046c8 <bt_dev_set_cmd+0x50>)
 80046a0:	603b      	str	r3, [r7, #0]
	cmd.func = bt_dev_cmd_name;
 80046a2:	4b0a      	ldr	r3, [pc, #40]	; (80046cc <bt_dev_set_cmd+0x54>)
 80046a4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80046a6:	463b      	mov	r3, r7
 80046a8:	4618      	mov	r0, r3
 80046aa:	f7ff fa81 	bl	8003bb0 <console_set_command>
}
 80046ae:	bf00      	nop
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	08006dd0 	.word	0x08006dd0
 80046bc:	08004399 	.word	0x08004399
 80046c0:	08006de8 	.word	0x08006de8
 80046c4:	080043b7 	.word	0x080043b7
 80046c8:	08006df8 	.word	0x08006df8
 80046cc:	080043d5 	.word	0x080043d5

080046d0 <sai_callback>:
static uint8_t read_cmp_flag = FALSE;
static uint8_t err_flag = FALSE;

// SAI
static void sai_callback(SAI_CH ch, void *vp)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	6039      	str	r1, [r7, #0]
 80046da:	71fb      	strb	r3, [r7, #7]
	PCM3060_CTL *this = (PCM3060_CTL*)vp;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch != PCM3060_USE_SAI_CH) {
 80046e0:	79fb      	ldrb	r3, [r7, #7]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10a      	bne.n	80046fc <sai_callback+0x2c>
		return;
	}
	// 
	if (this->callback) {
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d007      	beq.n	80046fe <sai_callback+0x2e>
		this->callback(this->callback_vp);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	6892      	ldr	r2, [r2, #8]
 80046f6:	4610      	mov	r0, r2
 80046f8:	4798      	blx	r3
 80046fa:	e000      	b.n	80046fe <sai_callback+0x2e>
		return;
 80046fc:	bf00      	nop
	}
}
 80046fe:	3710      	adds	r7, #16
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <i2c_wrapper_snd_callback>:

// I2C
static void i2c_wrapper_snd_callback(I2C_CH ch, int32_t ercd, void *vp)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
 8004710:	73fb      	strb	r3, [r7, #15]
	PCM3060_CTL *this = &pcm3060_ctl;
 8004712:	4b0a      	ldr	r3, [pc, #40]	; (800473c <i2c_wrapper_snd_callback+0x38>)
 8004714:	617b      	str	r3, [r7, #20]
	
	// 
	send_cmp_flag = TRUE;
 8004716:	4b0a      	ldr	r3, [pc, #40]	; (8004740 <i2c_wrapper_snd_callback+0x3c>)
 8004718:	2201      	movs	r2, #1
 800471a:	701a      	strb	r2, [r3, #0]
	// 
	if (ercd != 0) {
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <i2c_wrapper_snd_callback+0x26>
		err_flag = TRUE;
 8004722:	4b08      	ldr	r3, [pc, #32]	; (8004744 <i2c_wrapper_snd_callback+0x40>)
 8004724:	2201      	movs	r2, #1
 8004726:	701a      	strb	r2, [r3, #0]
	} else {
		err_flag = FALSE;
	}
}
 8004728:	e002      	b.n	8004730 <i2c_wrapper_snd_callback+0x2c>
		err_flag = FALSE;
 800472a:	4b06      	ldr	r3, [pc, #24]	; (8004744 <i2c_wrapper_snd_callback+0x40>)
 800472c:	2200      	movs	r2, #0
 800472e:	701a      	strb	r2, [r3, #0]
}
 8004730:	bf00      	nop
 8004732:	371c      	adds	r7, #28
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr
 800473c:	2004ffb4 	.word	0x2004ffb4
 8004740:	2004ffc0 	.word	0x2004ffc0
 8004744:	2004ffc2 	.word	0x2004ffc2

08004748 <i2c_wrapper_rcv_callback>:

// I2C
static void i2c_wrapper_rcv_callback(I2C_CH ch, int32_t ercd, uint8_t *data, uint32_t size, void *vp)
{
 8004748:	b480      	push	{r7}
 800474a:	b087      	sub	sp, #28
 800474c:	af00      	add	r7, sp, #0
 800474e:	60b9      	str	r1, [r7, #8]
 8004750:	607a      	str	r2, [r7, #4]
 8004752:	603b      	str	r3, [r7, #0]
 8004754:	4603      	mov	r3, r0
 8004756:	73fb      	strb	r3, [r7, #15]
	PCM3060_CTL *this = &pcm3060_ctl;
 8004758:	4b0a      	ldr	r3, [pc, #40]	; (8004784 <i2c_wrapper_rcv_callback+0x3c>)
 800475a:	617b      	str	r3, [r7, #20]
	
	// 
	read_cmp_flag = TRUE;
 800475c:	4b0a      	ldr	r3, [pc, #40]	; (8004788 <i2c_wrapper_rcv_callback+0x40>)
 800475e:	2201      	movs	r2, #1
 8004760:	701a      	strb	r2, [r3, #0]
	// 
	if (ercd != 0) {
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <i2c_wrapper_rcv_callback+0x28>
		err_flag = TRUE;
 8004768:	4b08      	ldr	r3, [pc, #32]	; (800478c <i2c_wrapper_rcv_callback+0x44>)
 800476a:	2201      	movs	r2, #1
 800476c:	701a      	strb	r2, [r3, #0]
	} else {
		err_flag = FALSE;
	}
}
 800476e:	e002      	b.n	8004776 <i2c_wrapper_rcv_callback+0x2e>
		err_flag = FALSE;
 8004770:	4b06      	ldr	r3, [pc, #24]	; (800478c <i2c_wrapper_rcv_callback+0x44>)
 8004772:	2200      	movs	r2, #0
 8004774:	701a      	strb	r2, [r3, #0]
}
 8004776:	bf00      	nop
 8004778:	371c      	adds	r7, #28
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	2004ffb4 	.word	0x2004ffb4
 8004788:	2004ffc1 	.word	0x2004ffc1
 800478c:	2004ffc2 	.word	0x2004ffc2

08004790 <pcm3060_init>:
}

// 
// PCM3060
void pcm3060_init(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
	PCM3060_CTL *this = &pcm3060_ctl;
 8004796:	4b07      	ldr	r3, [pc, #28]	; (80047b4 <pcm3060_init+0x24>)
 8004798:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(PCM3060_CTL));
 800479a:	220c      	movs	r2, #12
 800479c:	2100      	movs	r1, #0
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f002 fa6b 	bl	8006c7a <memset>
	
	// 
	this->status = PCM3060_ST_INITIALIZED;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	701a      	strb	r2, [r3, #0]
	
	return;
 80047aa:	bf00      	nop
}
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	2004ffb4 	.word	0x2004ffb4

080047b8 <pcm3060_open>:

// PCM3060
int32_t pcm3060_open(uint32_t fs, uint8_t data_width, PCM3060_CALLBACK callback, void* callback_vp)
{
 80047b8:	b590      	push	{r4, r7, lr}
 80047ba:	b08f      	sub	sp, #60	; 0x3c
 80047bc:	af02      	add	r7, sp, #8
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	607a      	str	r2, [r7, #4]
 80047c2:	603b      	str	r3, [r7, #0]
 80047c4:	460b      	mov	r3, r1
 80047c6:	72fb      	strb	r3, [r7, #11]
	PCM3060_CTL *this = &pcm3060_ctl;
 80047c8:	4b5c      	ldr	r3, [pc, #368]	; (800493c <pcm3060_open+0x184>)
 80047ca:	62bb      	str	r3, [r7, #40]	; 0x28
	SAI_OPEN open_par;
	uint8_t i;
	uint8_t data;
	int32_t ret;
	uint32_t cnt = 0;
 80047cc:	2300      	movs	r3, #0
 80047ce:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t retry_cnt = 0;
 80047d0:	2300      	movs	r3, #0
 80047d2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	
	// 
	if (this->status != PCM3060_ST_INITIALIZED) {
 80047d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d002      	beq.n	80047e4 <pcm3060_open+0x2c>
		return -1;
 80047de:	f04f 33ff 	mov.w	r3, #4294967295
 80047e2:	e0a6      	b.n	8004932 <pcm3060_open+0x17a>
	}
	
	// I2C
	ret = i2c_wrapper_open(PCM3060_USE_I2C_CH, &i2c_open_par, i2c_wrapper_snd_callback, i2c_wrapper_rcv_callback, this);
 80047e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	4b55      	ldr	r3, [pc, #340]	; (8004940 <pcm3060_open+0x188>)
 80047ea:	4a56      	ldr	r2, [pc, #344]	; (8004944 <pcm3060_open+0x18c>)
 80047ec:	4956      	ldr	r1, [pc, #344]	; (8004948 <pcm3060_open+0x190>)
 80047ee:	2001      	movs	r0, #1
 80047f0:	f000 fa6e 	bl	8004cd0 <i2c_wrapper_open>
 80047f4:	6238      	str	r0, [r7, #32]
	if (ret != 0) {
 80047f6:	6a3b      	ldr	r3, [r7, #32]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <pcm3060_open+0x4a>
		return -1;
 80047fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004800:	e097      	b.n	8004932 <pcm3060_open+0x17a>
	}
	
	// SAI
	memcpy(&open_par, &sai_open_par, sizeof(SAI_OPEN));
 8004802:	4b52      	ldr	r3, [pc, #328]	; (800494c <pcm3060_open+0x194>)
 8004804:	f107 0410 	add.w	r4, r7, #16
 8004808:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800480a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// SAI
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 800480e:	2300      	movs	r3, #0
 8004810:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004814:	e00c      	b.n	8004830 <pcm3060_open+0x78>
		if (data_width == fs_conv_tbl[i]) {
 8004816:	7afa      	ldrb	r2, [r7, #11]
 8004818:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800481c:	494c      	ldr	r1, [pc, #304]	; (8004950 <pcm3060_open+0x198>)
 800481e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004822:	429a      	cmp	r2, r3
 8004824:	d009      	beq.n	800483a <pcm3060_open+0x82>
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8004826:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800482a:	3301      	adds	r3, #1
 800482c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004830:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004834:	2b05      	cmp	r3, #5
 8004836:	d9ee      	bls.n	8004816 <pcm3060_open+0x5e>
 8004838:	e000      	b.n	800483c <pcm3060_open+0x84>
			break;
 800483a:	bf00      	nop
		}
	}
	
	// 
	if (i >= SAI_DATA_WIDTH_MAX) {
 800483c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004840:	2b05      	cmp	r3, #5
 8004842:	d902      	bls.n	800484a <pcm3060_open+0x92>
		return -1;
 8004844:	f04f 33ff 	mov.w	r3, #4294967295
 8004848:	e073      	b.n	8004932 <pcm3060_open+0x17a>
	}
	// 
	open_par.width = i;
 800484a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800484e:	74fb      	strb	r3, [r7, #19]
	open_par.fs = fs;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	61bb      	str	r3, [r7, #24]
	// SAI
	ret = sai_open(PCM3060_USE_SAI_CH, &open_par, sai_callback, this);
 8004854:	f107 0110 	add.w	r1, r7, #16
 8004858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485a:	4a3e      	ldr	r2, [pc, #248]	; (8004954 <pcm3060_open+0x19c>)
 800485c:	2000      	movs	r0, #0
 800485e:	f000 fd33 	bl	80052c8 <sai_open>
 8004862:	6238      	str	r0, [r7, #32]
	if (ret != 0) {
 8004864:	6a3b      	ldr	r3, [r7, #32]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d002      	beq.n	8004870 <pcm3060_open+0xb8>
		return -1;
 800486a:	f04f 33ff 	mov.w	r3, #4294967295
 800486e:	e060      	b.n	8004932 <pcm3060_open+0x17a>
	}
	
	// 
	this->callback = callback;
 8004870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	605a      	str	r2, [r3, #4]
	this->callback_vp = callback_vp;
 8004876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	609a      	str	r2, [r3, #8]
	
	// RST
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800487c:	2201      	movs	r2, #1
 800487e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004882:	4835      	ldr	r0, [pc, #212]	; (8004958 <pcm3060_open+0x1a0>)
 8004884:	f7fb ff84 	bl	8000790 <HAL_GPIO_WritePin>
	//pcm3060_rest();
	
	// 5swait
	busy_wait(5000);
 8004888:	4834      	ldr	r0, [pc, #208]	; (800495c <pcm3060_open+0x1a4>)
 800488a:	f001 f927 	bl	8005adc <_busy_wait>
	
	// PCM3060
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 800488e:	2300      	movs	r3, #0
 8004890:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004894:	e045      	b.n	8004922 <pcm3060_open+0x16a>
		// wait
		if (pcm3060_setting[i].reg == PCM3060_WAIT) {
 8004896:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800489a:	4a31      	ldr	r2, [pc, #196]	; (8004960 <pcm3060_open+0x1a8>)
 800489c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80048a0:	2bff      	cmp	r3, #255	; 0xff
 80048a2:	d10f      	bne.n	80048c4 <pcm3060_open+0x10c>
			busy_wait(pcm3060_setting[i].data);
 80048a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80048a8:	4a2d      	ldr	r2, [pc, #180]	; (8004960 <pcm3060_open+0x1a8>)
 80048aa:	00db      	lsls	r3, r3, #3
 80048ac:	4413      	add	r3, r2
 80048ae:	785b      	ldrb	r3, [r3, #1]
 80048b0:	461a      	mov	r2, r3
 80048b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80048b6:	fb03 f302 	mul.w	r3, r3, r2
 80048ba:	3301      	adds	r3, #1
 80048bc:	4618      	mov	r0, r3
 80048be:	f001 f90d 	bl	8005adc <_busy_wait>
			continue;
 80048c2:	e029      	b.n	8004918 <pcm3060_open+0x160>
		}
		
		// 
		retry_cnt = 0;
 80048c4:	2300      	movs	r3, #0
 80048c6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		
		// 
		do {
			// 
			i2c_wrapper_send(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, &pcm3060_setting[i], 2);
 80048ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	4a23      	ldr	r2, [pc, #140]	; (8004960 <pcm3060_open+0x1a8>)
 80048d2:	441a      	add	r2, r3
 80048d4:	2302      	movs	r3, #2
 80048d6:	2146      	movs	r1, #70	; 0x46
 80048d8:	2001      	movs	r0, #1
 80048da:	f000 fab5 	bl	8004e48 <i2c_wrapper_send>
			//  (...)
			while (send_cmp_flag == FALSE) {};
 80048de:	bf00      	nop
 80048e0:	4b20      	ldr	r3, [pc, #128]	; (8004964 <pcm3060_open+0x1ac>)
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0fb      	beq.n	80048e0 <pcm3060_open+0x128>
			// 
			send_cmp_flag = FALSE;
 80048e8:	4b1e      	ldr	r3, [pc, #120]	; (8004964 <pcm3060_open+0x1ac>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	701a      	strb	r2, [r3, #0]
			// 
			retry_cnt++;
 80048ee:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80048f2:	3301      	adds	r3, #1
 80048f4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		} while ((err_flag) && (retry_cnt < PCM3060_RETRY_CNT));
 80048f8:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <pcm3060_open+0x1b0>)
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d003      	beq.n	8004908 <pcm3060_open+0x150>
 8004900:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004904:	2b04      	cmp	r3, #4
 8004906:	d9e0      	bls.n	80048ca <pcm3060_open+0x112>
		
		// 
		if (retry_cnt >= PCM3060_RETRY_CNT) {
 8004908:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800490c:	2b04      	cmp	r3, #4
 800490e:	d903      	bls.n	8004918 <pcm3060_open+0x160>
			console_str_send((uint8_t*)"The number of retries was sent, but communication was not possible.\n");
 8004910:	4816      	ldr	r0, [pc, #88]	; (800496c <pcm3060_open+0x1b4>)
 8004912:	f7ff f937 	bl	8003b84 <console_str_send>
			while(1) {};
 8004916:	e7fe      	b.n	8004916 <pcm3060_open+0x15e>
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 8004918:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800491c:	3301      	adds	r3, #1
 800491e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004926:	2b05      	cmp	r3, #5
 8004928:	d9b5      	bls.n	8004896 <pcm3060_open+0xde>
		console_str_send((uint8_t*)"\n");
#endif
	}
	
	// 
 	this->status = PCM3060_ST_OPEND;
 800492a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492c:	2202      	movs	r2, #2
 800492e:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3734      	adds	r7, #52	; 0x34
 8004936:	46bd      	mov	sp, r7
 8004938:	bd90      	pop	{r4, r7, pc}
 800493a:	bf00      	nop
 800493c:	2004ffb4 	.word	0x2004ffb4
 8004940:	08004749 	.word	0x08004749
 8004944:	08004705 	.word	0x08004705
 8004948:	08007000 	.word	0x08007000
 800494c:	08006fc0 	.word	0x08006fc0
 8004950:	08006fa8 	.word	0x08006fa8
 8004954:	080046d1 	.word	0x080046d1
 8004958:	48000800 	.word	0x48000800
 800495c:	004c4b41 	.word	0x004c4b41
 8004960:	08006fd0 	.word	0x08006fd0
 8004964:	2004ffc0 	.word	0x2004ffc0
 8004968:	2004ffc2 	.word	0x2004ffc2
 800496c:	08006e1c 	.word	0x08006e1c

08004970 <pcm3060_play>:

// PCM3060
// data32bit
// saibit
int32_t pcm3060_play(uint32_t *data, uint32_t size)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
	PCM3060_CTL *this = &pcm3060_ctl;
 800497a:	4b0d      	ldr	r3, [pc, #52]	; (80049b0 <pcm3060_play+0x40>)
 800497c:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->status != PCM3060_ST_OPEND) {
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d002      	beq.n	800498c <pcm3060_play+0x1c>
		return -1;
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	e00c      	b.n	80049a6 <pcm3060_play+0x36>
	}
	
	// 
	ret = sai_send(PCM3060_USE_SAI_CH, data, size);
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	6879      	ldr	r1, [r7, #4]
 8004990:	2000      	movs	r0, #0
 8004992:	f000 fce1 	bl	8005358 <sai_send>
 8004996:	60b8      	str	r0, [r7, #8]
	if (ret != 0) {
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d002      	beq.n	80049a4 <pcm3060_play+0x34>
		return -1;
 800499e:	f04f 33ff 	mov.w	r3, #4294967295
 80049a2:	e000      	b.n	80049a6 <pcm3060_play+0x36>
	}
	
	// 
	this->status != PCM3060_ST_OPEND;
	
	return ret;
 80049a4:	68bb      	ldr	r3, [r7, #8]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	2004ffb4 	.word	0x2004ffb4

080049b4 <Error_Handler>:
};

// 
// I2C
static void Error_Handler(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
	while(1) {} ;
 80049b8:	e7fe      	b.n	80049b8 <Error_Handler+0x4>
	...

080049bc <I2C1_EV_IRQHandler>:
}

// 
static void I2C1_EV_IRQHandler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 80049c2:	4b07      	ldr	r3, [pc, #28]	; (80049e0 <I2C1_EV_IRQHandler+0x24>)
 80049c4:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	3304      	adds	r3, #4
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d004      	beq.n	80049d8 <I2C1_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	3304      	adds	r3, #4
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7fc f838 	bl	8000a48 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 80049d8:	bf00      	nop
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	2004ffc4 	.word	0x2004ffc4

080049e4 <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 80049ea:	4b07      	ldr	r3, [pc, #28]	; (8004a08 <I2C1_ER_IRQHandler+0x24>)
 80049ec:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	3304      	adds	r3, #4
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d004      	beq.n	8004a00 <I2C1_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	3304      	adds	r3, #4
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fc f83e 	bl	8000a7c <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8004a00:	bf00      	nop
 8004a02:	3708      	adds	r7, #8
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	2004ffc4 	.word	0x2004ffc4

08004a0c <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8004a12:	4b07      	ldr	r3, [pc, #28]	; (8004a30 <I2C2_EV_IRQHandler+0x24>)
 8004a14:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	3304      	adds	r3, #4
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d004      	beq.n	8004a28 <I2C2_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	3304      	adds	r3, #4
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7fc f810 	bl	8000a48 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8004a28:	bf00      	nop
 8004a2a:	3708      	adds	r7, #8
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	20050058 	.word	0x20050058

08004a34 <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8004a3a:	4b07      	ldr	r3, [pc, #28]	; (8004a58 <I2C2_ER_IRQHandler+0x24>)
 8004a3c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	3304      	adds	r3, #4
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d004      	beq.n	8004a50 <I2C2_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	3304      	adds	r3, #4
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7fc f816 	bl	8000a7c <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8004a50:	bf00      	nop
 8004a52:	3708      	adds	r7, #8
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	20050058 	.word	0x20050058

08004a5c <HAL_I2C_MasterTxCpltCallback>:

// 
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
	I2C_CTL *this;
	uint32_t ch;
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004a64:	2300      	movs	r3, #0
 8004a66:	60bb      	str	r3, [r7, #8]
 8004a68:	e015      	b.n	8004a96 <HAL_I2C_MasterTxCpltCallback+0x3a>
		// 
		this = get_myself(ch);
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	2294      	movs	r2, #148	; 0x94
 8004a6e:	fb02 f303 	mul.w	r3, r2, r3
 8004a72:	4a18      	ldr	r2, [pc, #96]	; (8004ad4 <HAL_I2C_MasterTxCpltCallback+0x78>)
 8004a74:	4413      	add	r3, r2
 8004a76:	60fb      	str	r3, [r7, #12]
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6819      	ldr	r1, [r3, #0]
 8004a7c:	4816      	ldr	r0, [pc, #88]	; (8004ad8 <HAL_I2C_MasterTxCpltCallback+0x7c>)
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	4613      	mov	r3, r2
 8004a82:	00db      	lsls	r3, r3, #3
 8004a84:	1a9b      	subs	r3, r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	4403      	add	r3, r0
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4299      	cmp	r1, r3
 8004a8e:	d006      	beq.n	8004a9e <HAL_I2C_MasterTxCpltCallback+0x42>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	3301      	adds	r3, #1
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d9e6      	bls.n	8004a6a <HAL_I2C_MasterTxCpltCallback+0xe>
 8004a9c:	e000      	b.n	8004aa0 <HAL_I2C_MasterTxCpltCallback+0x44>
			break;
 8004a9e:	bf00      	nop
		}
	}
	
	// 
	if (ch >= I2C_CH_MAX) {
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d900      	bls.n	8004aa8 <HAL_I2C_MasterTxCpltCallback+0x4c>
		while(1){};
 8004aa6:	e7fe      	b.n	8004aa6 <HAL_I2C_MasterTxCpltCallback+0x4a>
	}
	
	// 
	this->state = ST_OPEND;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	601a      	str	r2, [r3, #0]
	
	// 
	if (this->snd_callback) {
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d009      	beq.n	8004acc <HAL_I2C_MasterTxCpltCallback+0x70>
		this->snd_callback(ch, 0, this->callback_vp);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	b2d0      	uxtb	r0, r2
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004ac8:	2100      	movs	r1, #0
 8004aca:	4798      	blx	r3
	}
}
 8004acc:	bf00      	nop
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	2004ffc4 	.word	0x2004ffc4
 8004ad8:	08007004 	.word	0x08007004

08004adc <HAL_I2C_MasterRxCpltCallback>:

// 
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004adc:	b590      	push	{r4, r7, lr}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af02      	add	r7, sp, #8
 8004ae2:	6078      	str	r0, [r7, #4]
	I2C_CTL *this;
	uint32_t ch;
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60bb      	str	r3, [r7, #8]
 8004ae8:	e015      	b.n	8004b16 <HAL_I2C_MasterRxCpltCallback+0x3a>
		// 
		this = get_myself(ch);
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	2294      	movs	r2, #148	; 0x94
 8004aee:	fb02 f303 	mul.w	r3, r2, r3
 8004af2:	4a1c      	ldr	r2, [pc, #112]	; (8004b64 <HAL_I2C_MasterRxCpltCallback+0x88>)
 8004af4:	4413      	add	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6819      	ldr	r1, [r3, #0]
 8004afc:	481a      	ldr	r0, [pc, #104]	; (8004b68 <HAL_I2C_MasterRxCpltCallback+0x8c>)
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	4613      	mov	r3, r2
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	1a9b      	subs	r3, r3, r2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	4403      	add	r3, r0
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4299      	cmp	r1, r3
 8004b0e:	d006      	beq.n	8004b1e <HAL_I2C_MasterRxCpltCallback+0x42>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	3301      	adds	r3, #1
 8004b14:	60bb      	str	r3, [r7, #8]
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d9e6      	bls.n	8004aea <HAL_I2C_MasterRxCpltCallback+0xe>
 8004b1c:	e000      	b.n	8004b20 <HAL_I2C_MasterRxCpltCallback+0x44>
			break;
 8004b1e:	bf00      	nop
		}
	}
	
	// 
	if (ch >= I2C_CH_MAX) {
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d900      	bls.n	8004b28 <HAL_I2C_MasterRxCpltCallback+0x4c>
		while(1){};
 8004b26:	e7fe      	b.n	8004b26 <HAL_I2C_MasterRxCpltCallback+0x4a>
	}
	
	// 
	this->state = ST_OPEND;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	601a      	str	r2, [r3, #0]
	
	// 
	if (this->rcv_callback) {
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d011      	beq.n	8004b5c <HAL_I2C_MasterRxCpltCallback+0x80>
		this->rcv_callback(ch, 0, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	b2d8      	uxtb	r0, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	460b      	mov	r3, r1
 8004b58:	2100      	movs	r1, #0
 8004b5a:	47a0      	blx	r4
	}
}
 8004b5c:	bf00      	nop
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd90      	pop	{r4, r7, pc}
 8004b64:	2004ffc4 	.word	0x2004ffc4
 8004b68:	08007004 	.word	0x08007004

08004b6c <HAL_I2C_ErrorCallback>:

// 
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004b6c:	b590      	push	{r4, r7, lr}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	6078      	str	r0, [r7, #4]
	I2C_CTL *this;
	uint32_t ch;
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004b74:	2300      	movs	r3, #0
 8004b76:	60bb      	str	r3, [r7, #8]
 8004b78:	e015      	b.n	8004ba6 <HAL_I2C_ErrorCallback+0x3a>
		// 
		this = get_myself(ch);
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2294      	movs	r2, #148	; 0x94
 8004b7e:	fb02 f303 	mul.w	r3, r2, r3
 8004b82:	4a29      	ldr	r2, [pc, #164]	; (8004c28 <HAL_I2C_ErrorCallback+0xbc>)
 8004b84:	4413      	add	r3, r2
 8004b86:	60fb      	str	r3, [r7, #12]
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6819      	ldr	r1, [r3, #0]
 8004b8c:	4827      	ldr	r0, [pc, #156]	; (8004c2c <HAL_I2C_ErrorCallback+0xc0>)
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	4613      	mov	r3, r2
 8004b92:	00db      	lsls	r3, r3, #3
 8004b94:	1a9b      	subs	r3, r3, r2
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	4403      	add	r3, r0
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4299      	cmp	r1, r3
 8004b9e:	d006      	beq.n	8004bae <HAL_I2C_ErrorCallback+0x42>
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	60bb      	str	r3, [r7, #8]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d9e6      	bls.n	8004b7a <HAL_I2C_ErrorCallback+0xe>
 8004bac:	e000      	b.n	8004bb0 <HAL_I2C_ErrorCallback+0x44>
			break;
 8004bae:	bf00      	nop
		}
	}
	
	// 
	if (ch >= I2C_CH_MAX) {
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d900      	bls.n	8004bb8 <HAL_I2C_ErrorCallback+0x4c>
		while(1){};
 8004bb6:	e7fe      	b.n	8004bb6 <HAL_I2C_ErrorCallback+0x4a>
	}
	
	// 
	if (this->state == ST_SENDING) {	
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	d113      	bne.n	8004be8 <HAL_I2C_ErrorCallback+0x7c>
		// 
		this->state = ST_OPEND;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	601a      	str	r2, [r3, #0]
		// 
		if (this->snd_callback) {
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d026      	beq.n	8004c1e <HAL_I2C_ErrorCallback+0xb2>
			this->snd_callback(ch, -1, this->callback_vp);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	b2d0      	uxtb	r0, r2
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8004be0:	f04f 31ff 	mov.w	r1, #4294967295
 8004be4:	4798      	blx	r3
		// 
		if (this->rcv_callback) {
			this->rcv_callback(ch, -1, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
		}
	}
}
 8004be6:	e01a      	b.n	8004c1e <HAL_I2C_ErrorCallback+0xb2>
		this->state = ST_OPEND;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2202      	movs	r2, #2
 8004bec:	601a      	str	r2, [r3, #0]
		if (this->rcv_callback) {
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d012      	beq.n	8004c1e <HAL_I2C_ErrorCallback+0xb2>
			this->rcv_callback(ch, -1, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	b2d8      	uxtb	r0, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	460b      	mov	r3, r1
 8004c18:	f04f 31ff 	mov.w	r1, #4294967295
 8004c1c:	47a0      	blx	r4
}
 8004c1e:	bf00      	nop
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd90      	pop	{r4, r7, pc}
 8004c26:	bf00      	nop
 8004c28:	2004ffc4 	.word	0x2004ffc4
 8004c2c:	08007004 	.word	0x08007004

08004c30 <i2c_wrapper_init>:

// 
// I2C
void i2c_wrapper_init(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004c36:	2300      	movs	r3, #0
 8004c38:	607b      	str	r3, [r7, #4]
 8004c3a:	e03d      	b.n	8004cb8 <i2c_wrapper_init+0x88>
		// 
		this = get_myself(ch);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2294      	movs	r2, #148	; 0x94
 8004c40:	fb02 f303 	mul.w	r3, r2, r3
 8004c44:	4a20      	ldr	r2, [pc, #128]	; (8004cc8 <i2c_wrapper_init+0x98>)
 8004c46:	4413      	add	r3, r2
 8004c48:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8004c4a:	2294      	movs	r2, #148	; 0x94
 8004c4c:	2100      	movs	r1, #0
 8004c4e:	6838      	ldr	r0, [r7, #0]
 8004c50:	f002 f813 	bl	8006c7a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004c54:	491d      	ldr	r1, [pc, #116]	; (8004ccc <i2c_wrapper_init+0x9c>)
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	1a9b      	subs	r3, r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	440b      	add	r3, r1
 8004c62:	330c      	adds	r3, #12
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	b218      	sxth	r0, r3
 8004c68:	4918      	ldr	r1, [pc, #96]	; (8004ccc <i2c_wrapper_init+0x9c>)
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	3308      	adds	r3, #8
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	f001 fec9 	bl	8006a12 <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8004c80:	4912      	ldr	r1, [pc, #72]	; (8004ccc <i2c_wrapper_init+0x9c>)
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	4613      	mov	r3, r2
 8004c86:	00db      	lsls	r3, r3, #3
 8004c88:	1a9b      	subs	r3, r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	3318      	adds	r3, #24
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	b218      	sxth	r0, r3
 8004c94:	490d      	ldr	r1, [pc, #52]	; (8004ccc <i2c_wrapper_init+0x9c>)
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	1a9b      	subs	r3, r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	440b      	add	r3, r1
 8004ca2:	3314      	adds	r3, #20
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	f001 feb3 	bl	8006a12 <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	607b      	str	r3, [r7, #4]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d9be      	bls.n	8004c3c <i2c_wrapper_init+0xc>
	}
}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	2004ffc4 	.word	0x2004ffc4
 8004ccc:	08007004 	.word	0x08007004

08004cd0 <i2c_wrapper_open>:

// I2C
int32_t i2c_wrapper_open(I2C_CH ch, I2C_OPEN *open_par, I2C_WRAPPER_SND_CALLBACK snd_callback, I2C_WRAPPER_RCV_CALLBACK rcv_callback, void* callback_vp)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
 8004cda:	603b      	str	r3, [r7, #0]
 8004cdc:	4603      	mov	r3, r0
 8004cde:	73fb      	strb	r3, [r7, #15]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d902      	bls.n	8004cec <i2c_wrapper_open+0x1c>
		return -1;
 8004ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cea:	e0a3      	b.n	8004e34 <i2c_wrapper_open+0x164>
	}
	
	// 
	this = get_myself(ch);
 8004cec:	7bfb      	ldrb	r3, [r7, #15]
 8004cee:	2294      	movs	r2, #148	; 0x94
 8004cf0:	fb02 f303 	mul.w	r3, r2, r3
 8004cf4:	4a51      	ldr	r2, [pc, #324]	; (8004e3c <i2c_wrapper_open+0x16c>)
 8004cf6:	4413      	add	r3, r2
 8004cf8:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_INITIALIZED) {
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d002      	beq.n	8004d08 <i2c_wrapper_open+0x38>
		return -1;
 8004d02:	f04f 33ff 	mov.w	r3, #4294967295
 8004d06:	e095      	b.n	8004e34 <i2c_wrapper_open+0x164>
	}
	
	// 
	if (open_par->bps >= I2C_CH_MAX) {
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d902      	bls.n	8004d16 <i2c_wrapper_open+0x46>
		return -1;
 8004d10:	f04f 33ff 	mov.w	r3, #4294967295
 8004d14:	e08e      	b.n	8004e34 <i2c_wrapper_open+0x164>
	}
	
	// 
	this->hi2c1.Instance = get_instance(ch);
 8004d16:	7bfa      	ldrb	r2, [r7, #15]
 8004d18:	4949      	ldr	r1, [pc, #292]	; (8004e40 <i2c_wrapper_open+0x170>)
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	00db      	lsls	r3, r3, #3
 8004d1e:	1a9b      	subs	r3, r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	440b      	add	r3, r1
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	605a      	str	r2, [r3, #4]
	this->hi2c1.Init.Timing = i2c_bps_conv_tbl[open_par->bps];
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	4b44      	ldr	r3, [pc, #272]	; (8004e44 <i2c_wrapper_open+0x174>)
 8004d32:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	609a      	str	r2, [r3, #8]
	this->hi2c1.Init.OwnAddress1 = 0;
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	60da      	str	r2, [r3, #12]
	this->hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	2201      	movs	r2, #1
 8004d44:	611a      	str	r2, [r3, #16]
	this->hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	615a      	str	r2, [r3, #20]
	this->hi2c1.Init.OwnAddress2 = 0;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	619a      	str	r2, [r3, #24]
	this->hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2200      	movs	r2, #0
 8004d56:	61da      	str	r2, [r3, #28]
	this->hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	621a      	str	r2, [r3, #32]
	this->hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	2200      	movs	r2, #0
 8004d62:	625a      	str	r2, [r3, #36]	; 0x24
	
	// I2C
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	3304      	adds	r3, #4
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7fb fd29 	bl	80007c0 <HAL_I2C_Init>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <i2c_wrapper_open+0xa8>
	{
		Error_Handler();
 8004d74:	f7ff fe1e 	bl	80049b4 <Error_Handler>
	}
	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&(this->hi2c1), I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	3304      	adds	r3, #4
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7fd f884 	bl	8001e8c <HAL_I2CEx_ConfigAnalogFilter>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <i2c_wrapper_open+0xbe>
	{
		Error_Handler();
 8004d8a:	f7ff fe13 	bl	80049b4 <Error_Handler>
	}

	/** Configure Digital filter
	*/
	if (HAL_I2CEx_ConfigDigitalFilter(&(this->hi2c1), 0) != HAL_OK)
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	3304      	adds	r3, #4
 8004d92:	2100      	movs	r1, #0
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fd f8c4 	bl	8001f22 <HAL_I2CEx_ConfigDigitalFilter>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <i2c_wrapper_open+0xd4>
	{
		Error_Handler();
 8004da0:	f7ff fe08 	bl	80049b4 <Error_Handler>
	}
	
	// 
	this->snd_callback = snd_callback;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	this->rcv_callback = rcv_callback;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	683a      	ldr	r2, [r7, #0]
 8004db0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	this->callback_vp = callback_vp;
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	6a3a      	ldr	r2, [r7, #32]
 8004db8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	
	// 
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8004dbc:	7bfa      	ldrb	r2, [r7, #15]
 8004dbe:	4920      	ldr	r1, [pc, #128]	; (8004e40 <i2c_wrapper_open+0x170>)
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	00db      	lsls	r3, r3, #3
 8004dc4:	1a9b      	subs	r3, r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	440b      	add	r3, r1
 8004dca:	3304      	adds	r3, #4
 8004dcc:	f993 3000 	ldrsb.w	r3, [r3]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2105      	movs	r1, #5
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7fb fab2 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_irq_type(ch));
 8004dda:	7bfa      	ldrb	r2, [r7, #15]
 8004ddc:	4918      	ldr	r1, [pc, #96]	; (8004e40 <i2c_wrapper_open+0x170>)
 8004dde:	4613      	mov	r3, r2
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	1a9b      	subs	r3, r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	440b      	add	r3, r1
 8004de8:	3304      	adds	r3, #4
 8004dea:	f993 3000 	ldrsb.w	r3, [r3]
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7fb fac1 	bl	8000376 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(get_err_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8004df4:	7bfa      	ldrb	r2, [r7, #15]
 8004df6:	4912      	ldr	r1, [pc, #72]	; (8004e40 <i2c_wrapper_open+0x170>)
 8004df8:	4613      	mov	r3, r2
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	1a9b      	subs	r3, r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	440b      	add	r3, r1
 8004e02:	3310      	adds	r3, #16
 8004e04:	f993 3000 	ldrsb.w	r3, [r3]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	2105      	movs	r1, #5
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7fb fa96 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_err_irq_type(ch));
 8004e12:	7bfa      	ldrb	r2, [r7, #15]
 8004e14:	490a      	ldr	r1, [pc, #40]	; (8004e40 <i2c_wrapper_open+0x170>)
 8004e16:	4613      	mov	r3, r2
 8004e18:	00db      	lsls	r3, r3, #3
 8004e1a:	1a9b      	subs	r3, r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	440b      	add	r3, r1
 8004e20:	3310      	adds	r3, #16
 8004e22:	f993 3000 	ldrsb.w	r3, [r3]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fb faa5 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->state = ST_OPEND;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	601a      	str	r2, [r3, #0]

	return 0;
 8004e32:	2300      	movs	r3, #0
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	2004ffc4 	.word	0x2004ffc4
 8004e40:	08007004 	.word	0x08007004
 8004e44:	0800703c 	.word	0x0800703c

08004e48 <i2c_wrapper_send>:

// I2C
int32_t i2c_wrapper_send(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60ba      	str	r2, [r7, #8]
 8004e50:	607b      	str	r3, [r7, #4]
 8004e52:	4603      	mov	r3, r0
 8004e54:	73fb      	strb	r3, [r7, #15]
 8004e56:	460b      	mov	r3, r1
 8004e58:	73bb      	strb	r3, [r7, #14]
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8004e5a:	7bfb      	ldrb	r3, [r7, #15]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d902      	bls.n	8004e66 <i2c_wrapper_send+0x1e>
		return -1;
 8004e60:	f04f 33ff 	mov.w	r3, #4294967295
 8004e64:	e030      	b.n	8004ec8 <i2c_wrapper_send+0x80>
	}
	
	// NULL
	if (data == NULL) {
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d102      	bne.n	8004e72 <i2c_wrapper_send+0x2a>
		return -1;
 8004e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e70:	e02a      	b.n	8004ec8 <i2c_wrapper_send+0x80>
	}
	
	// 
	this = get_myself(ch);
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
 8004e74:	2294      	movs	r2, #148	; 0x94
 8004e76:	fb02 f303 	mul.w	r3, r2, r3
 8004e7a:	4a15      	ldr	r2, [pc, #84]	; (8004ed0 <i2c_wrapper_send+0x88>)
 8004e7c:	4413      	add	r3, r2
 8004e7e:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_OPEND) {
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d002      	beq.n	8004e8e <i2c_wrapper_send+0x46>
		return -1;
 8004e88:	f04f 33ff 	mov.w	r3, #4294967295
 8004e8c:	e01c      	b.n	8004ec8 <i2c_wrapper_send+0x80>
	}
	
	// 
	this->state = ST_SENDING;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2204      	movs	r2, #4
 8004e92:	601a      	str	r2, [r3, #0]
	
	// (sample)
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8004e94:	e009      	b.n	8004eaa <i2c_wrapper_send+0x62>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fb fe93 	bl	8000bc6 <HAL_I2C_GetError>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d001      	beq.n	8004eaa <i2c_wrapper_send+0x62>
			Error_Handler();
 8004ea6:	f7ff fd85 	bl	80049b4 <Error_Handler>
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	1d18      	adds	r0, r3, #4
 8004eae:	7bbb      	ldrb	r3, [r7, #14]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	b299      	uxth	r1, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	68ba      	ldr	r2, [r7, #8]
 8004ebc:	f7fb fd54 	bl	8000968 <HAL_I2C_Master_Transmit_IT>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1e7      	bne.n	8004e96 <i2c_wrapper_send+0x4e>
		}
	}
	
	return 0;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	2004ffc4 	.word	0x2004ffc4

08004ed4 <sai_common_handler>:
static SAI_CTL sai_ctl[SAI_CH_MAX];
#define get_myself(n) (&sai_ctl[(n)])

// 
static void sai_common_handler(SAI_CH ch)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 8004ede:	79fa      	ldrb	r2, [r7, #7]
 8004ee0:	493a      	ldr	r1, [pc, #232]	; (8004fcc <sai_common_handler+0xf8>)
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4413      	add	r3, r2
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	440b      	add	r3, r1
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	f043 0201 	orr.w	r2, r3, #1
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	695b      	ldr	r3, [r3, #20]
 8004f00:	f003 0308 	and.w	r3, r3, #8
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d05d      	beq.n	8004fc4 <sai_common_handler+0xf0>
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d057      	beq.n	8004fc4 <sai_common_handler+0xf0>
		// 
		this = get_myself(ch);
 8004f14:	79fa      	ldrb	r2, [r7, #7]
 8004f16:	4613      	mov	r3, r2
 8004f18:	02db      	lsls	r3, r3, #11
 8004f1a:	4413      	add	r3, r2
 8004f1c:	015b      	lsls	r3, r3, #5
 8004f1e:	4a2c      	ldr	r2, [pc, #176]	; (8004fd0 <sai_common_handler+0xfc>)
 8004f20:	4413      	add	r3, r2
 8004f22:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	3304      	adds	r3, #4
 8004f28:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8004f30:	2300      	movs	r3, #0
 8004f32:	77fb      	strb	r3, [r7, #31]
 8004f34:	e041      	b.n	8004fba <sai_common_handler+0xe6>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d014      	beq.n	8004f76 <sai_common_handler+0xa2>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	3301      	adds	r3, #1
 8004f68:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	e01e      	b.n	8004fb4 <sai_common_handler+0xe0>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	f023 0208 	bic.w	r2, r3, #8
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	615a      	str	r2, [r3, #20]
				// 
				if (tx_info->callback) {
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004f88:	3314      	adds	r3, #20
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00c      	beq.n	8004faa <sai_common_handler+0xd6>
					tx_info->callback(ch, tx_info->callback_vp);
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004f96:	3314      	adds	r3, #20
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004fa0:	3318      	adds	r3, #24
 8004fa2:	6819      	ldr	r1, [r3, #0]
 8004fa4:	79fb      	ldrb	r3, [r7, #7]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	4790      	blx	r2
				}
				// 
				this->status = ST_OPENED;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	2202      	movs	r2, #2
 8004fae:	701a      	strb	r2, [r3, #0]
				break;
 8004fb0:	bf00      	nop
			}
		}
	}
}
 8004fb2:	e007      	b.n	8004fc4 <sai_common_handler+0xf0>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8004fb4:	7ffb      	ldrb	r3, [r7, #31]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	77fb      	strb	r3, [r7, #31]
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	789b      	ldrb	r3, [r3, #2]
 8004fbe:	7ffa      	ldrb	r2, [r7, #31]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d3b8      	bcc.n	8004f36 <sai_common_handler+0x62>
}
 8004fc4:	bf00      	nop
 8004fc6:	3720      	adds	r7, #32
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	08007044 	.word	0x08007044
 8004fd0:	200500ec 	.word	0x200500ec

08004fd4 <sai1_handler>:

// 
void sai1_handler(void){
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 8004fd8:	2000      	movs	r0, #0
 8004fda:	f7ff ff7b 	bl	8004ed4 <sai_common_handler>
}
 8004fde:	bf00      	nop
 8004fe0:	bd80      	pop	{r7, pc}
	...

08004fe4 <set_config>:
// 
// 
// SAI1chSAI_ASAI_B2BlockSAI_A
// I2SLSB-JustifiedMSB-Justified(SPIDFPDM)
static int32_t set_config(SAI_CH ch, SAI_OPEN *par)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08e      	sub	sp, #56	; 0x38
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	4603      	mov	r3, r0
 8004fec:	6039      	str	r1, [r7, #0]
 8004fee:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	uint32_t sai_clock;
	uint32_t mckdiv;
	uint32_t flame_sync_active_length;
	uint32_t flame_length;
	uint32_t fboff = 0UL;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t tmp_acr1 = 0UL;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t tmp_acr2 = 0UL;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tmp_afrcr = 0UL;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t tmp_aslotr = 0UL;
 8005000:	2300      	movs	r3, #0
 8005002:	623b      	str	r3, [r7, #32]
	
	// 
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d80f      	bhi.n	800502c <set_config+0x48>
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	785b      	ldrb	r3, [r3, #1]
 8005010:	2b02      	cmp	r3, #2
 8005012:	d80b      	bhi.n	800502c <set_config+0x48>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX) ||
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	789b      	ldrb	r3, [r3, #2]
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 8005018:	2b01      	cmp	r3, #1
 800501a:	d807      	bhi.n	800502c <set_config+0x48>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX) ||
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	78db      	ldrb	r3, [r3, #3]
 8005020:	2b05      	cmp	r3, #5
 8005022:	d803      	bhi.n	800502c <set_config+0x48>
	    (par->bick >=SAI_BICK_TYPE_MAX)){
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX) ||
 8005028:	2b02      	cmp	r3, #2
 800502a:	d902      	bls.n	8005032 <set_config+0x4e>
		return -1;
 800502c:	f04f 33ff 	mov.w	r3, #4294967295
 8005030:	e0e2      	b.n	80051f8 <set_config+0x214>
	}
	
	// 
	sai_base_addr = get_reg(ch);
 8005032:	79fa      	ldrb	r2, [r7, #7]
 8005034:	4972      	ldr	r1, [pc, #456]	; (8005200 <set_config+0x21c>)
 8005036:	4613      	mov	r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	4413      	add	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	440b      	add	r3, r1
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 8005044:	79fa      	ldrb	r2, [r7, #7]
 8005046:	4613      	mov	r3, r2
 8005048:	02db      	lsls	r3, r3, #11
 800504a:	4413      	add	r3, r2
 800504c:	015b      	lsls	r3, r3, #5
 800504e:	4a6d      	ldr	r2, [pc, #436]	; (8005204 <set_config+0x220>)
 8005050:	4413      	add	r3, r2
 8005052:	61bb      	str	r3, [r7, #24]
	tx_info = &(this->tx_info);
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	3304      	adds	r3, #4
 8005058:	617b      	str	r3, [r7, #20]
	
	// 
	// SAI
	sai_clock = HAL_RCCEx_GetPeriphCLKFreq(get_clock_no(ch));
 800505a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800505e:	4618      	mov	r0, r3
 8005060:	f7fd fba6 	bl	80027b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005064:	6138      	str	r0, [r7, #16]
       - If NOMCK = 1 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
	// Master Clock
	if (par->is_mclk_used) {
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	7b1b      	ldrb	r3, [r3, #12]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d040      	beq.n	80050f0 <set_config+0x10c>
		// SCK() = MCLK * (FRL + 1) / 256
		// MCKDIV = SAI / (FS * 256)
		// (*)SAI12MHzFS15.625kHz23.4375kHz2
		// (*)1624kHz
		// MCLK
		tmp_acr1 &= ~ACR1_NOMCK;
 800506e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005070:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005074:	62fb      	str	r3, [r7, #44]	; 0x2c
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	021b      	lsls	r3, r3, #8
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005082:	3301      	adds	r3, #1
 8005084:	f003 031f 	and.w	r3, r3, #31
 8005088:	60fb      	str	r3, [r7, #12]
		tmp_acr1 |= (mckdiv << ACR1_MCKDIV_POS);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	051b      	lsls	r3, r3, #20
 800508e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005090:	4313      	orrs	r3, r2
 8005092:	62fb      	str	r3, [r7, #44]	; 0x2c
		
		// BICK
		// (*)32bitbick32fs1ch16clok32bit
		if (sai_conv_data_width[par->width] > sai_conv_bick[par->bick]/2) {
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	78db      	ldrb	r3, [r3, #3]
 8005098:	461a      	mov	r2, r3
 800509a:	4b5b      	ldr	r3, [pc, #364]	; (8005208 <set_config+0x224>)
 800509c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	4959      	ldr	r1, [pc, #356]	; (800520c <set_config+0x228>)
 80050a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80050aa:	085b      	lsrs	r3, r3, #1
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d902      	bls.n	80050b6 <set_config+0xd2>
			return -1;
 80050b0:	f04f 33ff 	mov.w	r3, #4294967295
 80050b4:	e0a0      	b.n	80051f8 <set_config+0x214>
		}
		
		// 1ch
		flame_sync_active_length = sai_conv_bick[par->bick]/2;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	4a54      	ldr	r2, [pc, #336]	; (800520c <set_config+0x228>)
 80050bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050c0:	085b      	lsrs	r3, r3, #1
 80050c2:	637b      	str	r3, [r7, #52]	; 0x34
		
		// 1ch32bit
		// (*) 1ch32bit32bit
		if (sai_conv_data_width[par->width] != SAI_SLOT_SIZE) {
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	78db      	ldrb	r3, [r3, #3]
 80050c8:	461a      	mov	r2, r3
 80050ca:	4b4f      	ldr	r3, [pc, #316]	; (8005208 <set_config+0x224>)
 80050cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	d025      	beq.n	8005120 <set_config+0x13c>
			// MSB First
			if (par->packing == SAI_PACK_MSB_FIRST) {
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	789b      	ldrb	r3, [r3, #2]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d121      	bne.n	8005120 <set_config+0x13c>
				// 1SLOTbit
				fboff = SAI_SLOT_SIZE - sai_conv_data_width[par->width];
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	78db      	ldrb	r3, [r3, #3]
 80050e0:	461a      	mov	r2, r3
 80050e2:	4b49      	ldr	r3, [pc, #292]	; (8005208 <set_config+0x224>)
 80050e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050e8:	f1c3 0320 	rsb	r3, r3, #32
 80050ec:	633b      	str	r3, [r7, #48]	; 0x30
 80050ee:	e017      	b.n	8005120 <set_config+0x13c>
		// SCK() = SAI / MCKDIV
		//   = SAI / (FRL + 1) * MCKDIV
		// MCKDIV = SAI / (FRL + 1) * 
		// 8 < Flame Length < 256 (*)Flame length = FRL + 1
		// MCLK
		tmp_acr1 |= ACR1_NOMCK;
 80050f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80050f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		// 1ch
		flame_sync_active_length = sai_conv_bick[par->bick]/2;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	4a43      	ldr	r2, [pc, #268]	; (800520c <set_config+0x228>)
 80050fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005102:	085b      	lsrs	r3, r3, #1
 8005104:	637b      	str	r3, [r7, #52]	; 0x34
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * (flame_sync_active_length * 2))) + 1U) & 0x1F;
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800510c:	fb02 f303 	mul.w	r3, r2, r3
 8005110:	005b      	lsls	r3, r3, #1
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	fbb2 f3f3 	udiv	r3, r2, r3
 8005118:	3301      	adds	r3, #1
 800511a:	f003 031f 	and.w	r3, r3, #31
 800511e:	60fb      	str	r3, [r7, #12]
	}
	
	// 
	if (par->mode == SAI_MODE_STEREO) {
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d107      	bne.n	8005138 <set_config+0x154>
		// 
		tmp_acr1 &= ~ACR1_MONO;
 8005128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800512a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800512e:	62fb      	str	r3, [r7, #44]	; 0x2c
		tx_info->mode = SAI_MODE_STEREO;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2200      	movs	r2, #0
 8005134:	701a      	strb	r2, [r3, #0]
 8005136:	e006      	b.n	8005146 <set_config+0x162>
	// 
	} else {
		// 
		tmp_acr1 |= ACR1_MONO;
 8005138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800513e:	62fb      	str	r3, [r7, #44]	; 0x2c
		tx_info->mode = SAI_MODE_MONAURAL;
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	2201      	movs	r2, #1
 8005144:	701a      	strb	r2, [r3, #0]
	}
	
	// 
	// LSB First
	if (par->packing == SAI_PACK_LSB_FIRST) {
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	789b      	ldrb	r3, [r3, #2]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d104      	bne.n	8005158 <set_config+0x174>
		tmp_acr1 |= ACR1_LSBFIRST;
 800514e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005154:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005156:	e003      	b.n	8005160 <set_config+0x17c>
	// MSB First
	} else {
		tmp_acr1 &= ~ACR1_LSBFIRST;
 8005158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800515e:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	
	// FIFO(4)DMA
	tmp_acr2 |= 2UL;
 8005160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005162:	f043 0302 	orr.w	r3, r3, #2
 8005166:	62bb      	str	r3, [r7, #40]	; 0x28
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	2204      	movs	r2, #4
 800516c:	709a      	strb	r2, [r3, #2]
	
	// Free Protocol
	// Master Transmit
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	785b      	ldrb	r3, [r3, #1]
 8005172:	461a      	mov	r2, r3
 8005174:	4b26      	ldr	r3, [pc, #152]	; (8005210 <set_config+0x22c>)
 8005176:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	785b      	ldrb	r3, [r3, #1]
 800517e:	4924      	ldr	r1, [pc, #144]	; (8005210 <set_config+0x22c>)
 8005180:	00db      	lsls	r3, r3, #3
 8005182:	440b      	add	r3, r1
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	431a      	orrs	r2, r3
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	4313      	orrs	r3, r2
 800518c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005190:	627b      	str	r3, [r7, #36]	; 0x24
	
	// Flame Length
	flame_length = flame_sync_active_length * 2;
 8005192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005194:	005b      	lsls	r3, r3, #1
 8005196:	60bb      	str	r3, [r7, #8]
	
	// 
	tmp_afrcr |= ((flame_sync_active_length - 1U) << AFRCR_FSALL_POS) | ((flame_length - 1U) << AFRCR_FRL_POS);
 8005198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800519a:	3b01      	subs	r3, #1
 800519c:	021a      	lsls	r2, r3, #8
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	3b01      	subs	r3, #1
 80051a2:	4313      	orrs	r3, r2
 80051a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a6:	4313      	orrs	r3, r2
 80051a8:	627b      	str	r3, [r7, #36]	; 0x24
	
	// 
	tmp_acr1 |= (sai_conv_ds_reg[par->width] << ACR1_DS_POS);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	78db      	ldrb	r3, [r3, #3]
 80051ae:	461a      	mov	r2, r3
 80051b0:	4b18      	ldr	r3, [pc, #96]	; (8005214 <set_config+0x230>)
 80051b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051b6:	015b      	lsls	r3, r3, #5
 80051b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051ba:	4313      	orrs	r3, r2
 80051bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	// 2132bit (*)Rch1Lch1 (*)SLOT
	// (*)MONAURAL12
	tmp_aslotr |= (3UL << ASLOTR_SLOTEN_POS) | (1UL << ASLOTR_NBSLOT_POS) | (2UL << ASLOTR_SLOTSZ_POS) | (fboff << ASLOTR_FBOFF_POS);
 80051be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051c0:	6a3b      	ldr	r3, [r7, #32]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80051c8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80051cc:	623b      	str	r3, [r7, #32]
	
	// 
	sai_base_addr->acr1 = tmp_acr1;
 80051ce:	69fb      	ldr	r3, [r7, #28]
 80051d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051d2:	605a      	str	r2, [r3, #4]
	sai_base_addr->acr2 = tmp_acr2;
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051d8:	609a      	str	r2, [r3, #8]
	sai_base_addr->afrcr = tmp_afrcr;
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051de:	60da      	str	r2, [r3, #12]
	sai_base_addr->aslotr = tmp_aslotr;
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	6a3a      	ldr	r2, [r7, #32]
 80051e4:	611a      	str	r2, [r3, #16]
	
	// 
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 80051e6:	2200      	movs	r2, #0
 80051e8:	2105      	movs	r1, #5
 80051ea:	204a      	movs	r0, #74	; 0x4a
 80051ec:	f7fb f8a7 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80051f0:	204a      	movs	r0, #74	; 0x4a
 80051f2:	f7fb f8c0 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	return 0;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3738      	adds	r7, #56	; 0x38
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	08007044 	.word	0x08007044
 8005204:	200500ec 	.word	0x200500ec
 8005208:	08007070 	.word	0x08007070
 800520c:	080070a0 	.word	0x080070a0
 8005210:	08007058 	.word	0x08007058
 8005214:	08007088 	.word	0x08007088

08005218 <start_sai>:

// SAI
static void start_sai(SAI_CH ch)
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	4603      	mov	r3, r0
 8005220:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_sai *sai_base_addr;
	
	// 
	sai_base_addr = get_reg(ch);
 8005222:	79fa      	ldrb	r2, [r7, #7]
 8005224:	4909      	ldr	r1, [pc, #36]	; (800524c <start_sai+0x34>)
 8005226:	4613      	mov	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4413      	add	r3, r2
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	440b      	add	r3, r1
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	60fb      	str	r3, [r7, #12]
	
	// SAI
	sai_base_addr->acr1 |= ACR1_SAIEN;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	605a      	str	r2, [r3, #4]
}
 8005240:	bf00      	nop
 8005242:	3714      	adds	r7, #20
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	08007044 	.word	0x08007044

08005250 <sai_init>:

// 
// SAI
void sai_init(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8005256:	2300      	movs	r3, #0
 8005258:	607b      	str	r3, [r7, #4]
 800525a:	e028      	b.n	80052ae <sai_init+0x5e>
		// 
		this = get_myself(ch);
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	02db      	lsls	r3, r3, #11
 8005262:	4413      	add	r3, r2
 8005264:	015b      	lsls	r3, r3, #5
 8005266:	4a15      	ldr	r2, [pc, #84]	; (80052bc <sai_init+0x6c>)
 8005268:	4413      	add	r3, r2
 800526a:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 800526c:	4a14      	ldr	r2, [pc, #80]	; (80052c0 <sai_init+0x70>)
 800526e:	2100      	movs	r1, #0
 8005270:	6838      	ldr	r0, [r7, #0]
 8005272:	f001 fd02 	bl	8006c7a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005276:	4913      	ldr	r1, [pc, #76]	; (80052c4 <sai_init+0x74>)
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	440b      	add	r3, r1
 8005284:	330c      	adds	r3, #12
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	b218      	sxth	r0, r3
 800528a:	490e      	ldr	r1, [pc, #56]	; (80052c4 <sai_init+0x74>)
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	4613      	mov	r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	4413      	add	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	440b      	add	r3, r1
 8005298:	3308      	adds	r3, #8
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4619      	mov	r1, r3
 800529e:	f001 fbb8 	bl	8006a12 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2201      	movs	r2, #1
 80052a6:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3301      	adds	r3, #1
 80052ac:	607b      	str	r3, [r7, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0d3      	beq.n	800525c <sai_init+0xc>
	}
	
	return;
 80052b4:	bf00      	nop
}
 80052b6:	3708      	adds	r7, #8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	200500ec 	.word	0x200500ec
 80052c0:	00010020 	.word	0x00010020
 80052c4:	08007044 	.word	0x08007044

080052c8 <sai_open>:

// SAI
int32_t sai_open(SAI_CH ch, SAI_OPEN *par, SAI_CALLBACK callback, void *callback_vp)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60b9      	str	r1, [r7, #8]
 80052d0:	607a      	str	r2, [r7, #4]
 80052d2:	603b      	str	r3, [r7, #0]
 80052d4:	4603      	mov	r3, r0
 80052d6:	73fb      	strb	r3, [r7, #15]
	SAI_CTL *this;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 80052d8:	7bfb      	ldrb	r3, [r7, #15]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d002      	beq.n	80052e4 <sai_open+0x1c>
		return -1;
 80052de:	f04f 33ff 	mov.w	r3, #4294967295
 80052e2:	e033      	b.n	800534c <sai_open+0x84>
	}
	
	// parNULL
	if (par == NULL) {
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d102      	bne.n	80052f0 <sai_open+0x28>
		return -1;
 80052ea:	f04f 33ff 	mov.w	r3, #4294967295
 80052ee:	e02d      	b.n	800534c <sai_open+0x84>
	}
	
	// 
	this = get_myself(ch);
 80052f0:	7bfa      	ldrb	r2, [r7, #15]
 80052f2:	4613      	mov	r3, r2
 80052f4:	02db      	lsls	r3, r3, #11
 80052f6:	4413      	add	r3, r2
 80052f8:	015b      	lsls	r3, r3, #5
 80052fa:	4a16      	ldr	r2, [pc, #88]	; (8005354 <sai_open+0x8c>)
 80052fc:	4413      	add	r3, r2
 80052fe:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d002      	beq.n	800530e <sai_open+0x46>
		return -1;
 8005308:	f04f 33ff 	mov.w	r3, #4294967295
 800530c:	e01e      	b.n	800534c <sai_open+0x84>
	}
	
	// 
	if (set_config(ch, par) != 0) {
 800530e:	7bfb      	ldrb	r3, [r7, #15]
 8005310:	68b9      	ldr	r1, [r7, #8]
 8005312:	4618      	mov	r0, r3
 8005314:	f7ff fe66 	bl	8004fe4 <set_config>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d002      	beq.n	8005324 <sai_open+0x5c>
		return -1;
 800531e:	f04f 33ff 	mov.w	r3, #4294967295
 8005322:	e013      	b.n	800534c <sai_open+0x84>
	}
	
	// 
	this->tx_info.callback = callback;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800532a:	3318      	adds	r3, #24
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	601a      	str	r2, [r3, #0]
	this->tx_info.callback_vp = callback_vp;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005336:	331c      	adds	r3, #28
 8005338:	683a      	ldr	r2, [r7, #0]
 800533a:	601a      	str	r2, [r3, #0]
	
	// SAI
	start_sai(ch);
 800533c:	7bfb      	ldrb	r3, [r7, #15]
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff ff6a 	bl	8005218 <start_sai>
	
	// 
	this->status = ST_OPENED;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	2202      	movs	r2, #2
 8005348:	701a      	strb	r2, [r3, #0]
	
	return 0;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3718      	adds	r7, #24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	200500ec 	.word	0x200500ec

08005358 <sai_send>:

// SAI
int32_t sai_send(SAI_CH ch, uint32_t *data, uint32_t size)
{
 8005358:	b480      	push	{r7}
 800535a:	b08b      	sub	sp, #44	; 0x2c
 800535c:	af00      	add	r7, sp, #0
 800535e:	4603      	mov	r3, r0
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
 8005364:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	SAI_TX_INFO *tx_info;
	uint16_t i;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 8005366:	7bfb      	ldrb	r3, [r7, #15]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d002      	beq.n	8005372 <sai_send+0x1a>
		return -1;
 800536c:	f04f 33ff 	mov.w	r3, #4294967295
 8005370:	e053      	b.n	800541a <sai_send+0xc2>
	}
	
	// parNULL
	if (data == NULL) {
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d102      	bne.n	800537e <sai_send+0x26>
		return -1;
 8005378:	f04f 33ff 	mov.w	r3, #4294967295
 800537c:	e04d      	b.n	800541a <sai_send+0xc2>
	}
	
	// 
	this = get_myself(ch);
 800537e:	7bfa      	ldrb	r2, [r7, #15]
 8005380:	4613      	mov	r3, r2
 8005382:	02db      	lsls	r3, r3, #11
 8005384:	4413      	add	r3, r2
 8005386:	015b      	lsls	r3, r3, #5
 8005388:	4a27      	ldr	r2, [pc, #156]	; (8005428 <sai_send+0xd0>)
 800538a:	4413      	add	r3, r2
 800538c:	623b      	str	r3, [r7, #32]
	tx_info = &(this->tx_info);
 800538e:	6a3b      	ldr	r3, [r7, #32]
 8005390:	3304      	adds	r3, #4
 8005392:	61fb      	str	r3, [r7, #28]
	
	// 
	if (this->status != ST_OPENED) {
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	2b02      	cmp	r3, #2
 800539a:	d002      	beq.n	80053a2 <sai_send+0x4a>
		return -1;
 800539c:	f04f 33ff 	mov.w	r3, #4294967295
 80053a0:	e03b      	b.n	800541a <sai_send+0xc2>
	}
	// 
	INTR_DISABLE;
 80053a2:	b671      	cpsid	f
	
	// 
	buf_info = &(tx_info->s_buf);
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	3304      	adds	r3, #4
 80053a8:	61bb      	str	r3, [r7, #24]
	
	// 
	for (i = 0; i < size; i++) {
 80053aa:	2300      	movs	r3, #0
 80053ac:	84fb      	strh	r3, [r7, #38]	; 0x26
 80053ae:	e01c      	b.n	80053ea <sai_send+0x92>
		buf_info->buf[buf_info->w_idx] = data[i];
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80053b6:	3304      	adds	r3, #4
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	68b9      	ldr	r1, [r7, #8]
 80053c0:	440b      	add	r3, r1
 80053c2:	6819      	ldr	r1, [r3, #0]
 80053c4:	69bb      	ldr	r3, [r7, #24]
 80053c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80053d0:	3304      	adds	r3, #4
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	3301      	adds	r3, #1
 80053d6:	f3c3 020c 	ubfx	r2, r3, #0, #13
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80053e0:	3304      	adds	r3, #4
 80053e2:	601a      	str	r2, [r3, #0]
	for (i = 0; i < size; i++) {
 80053e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80053e6:	3301      	adds	r3, #1
 80053e8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80053ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d3de      	bcc.n	80053b0 <sai_send+0x58>
	}
	
	// 
	sai_base_addr = get_reg(ch);
 80053f2:	7bfa      	ldrb	r2, [r7, #15]
 80053f4:	490d      	ldr	r1, [pc, #52]	; (800542c <sai_send+0xd4>)
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	617b      	str	r3, [r7, #20]
	
	// 
	sai_base_addr->aim |= AIM_FRQIE;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	f043 0208 	orr.w	r2, r3, #8
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	615a      	str	r2, [r3, #20]
	
	// 
	this->status = ST_RUN;
 8005410:	6a3b      	ldr	r3, [r7, #32]
 8005412:	2203      	movs	r2, #3
 8005414:	701a      	strb	r2, [r3, #0]
	
	// 
	INTR_ENABLE;
 8005416:	b661      	cpsie	f
	
	return 0;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	372c      	adds	r7, #44	; 0x2c
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	200500ec 	.word	0x200500ec
 800542c:	08007044 	.word	0x08007044

08005430 <tim_common_handler>:
#define get_vec_no(ch)		(tim_cfg[ch].vec_no)				// 
#define get_pin_info(ch)	&(tim_cfg[ch].input_capture_pin)	// 

// 
static void tim_common_handler(TIM_CH ch)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	4603      	mov	r3, r0
 8005438:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_tim *tim_base_addr = get_reg(ch);
 800543a:	79fa      	ldrb	r2, [r7, #7]
 800543c:	4918      	ldr	r1, [pc, #96]	; (80054a0 <tim_common_handler+0x70>)
 800543e:	4613      	mov	r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	4413      	add	r3, r2
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	440b      	add	r3, r1
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	60fb      	str	r3, [r7, #12]
	TIM_CTL *this = get_myself(ch);
 800544c:	79fa      	ldrb	r2, [r7, #7]
 800544e:	4613      	mov	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4a13      	ldr	r2, [pc, #76]	; (80054a4 <tim_common_handler+0x74>)
 8005458:	4413      	add	r3, r2
 800545a:	60bb      	str	r3, [r7, #8]
	
	// 
	if (this->mode == TIM_MODE_INPUT_CAPTURE) {
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	791b      	ldrb	r3, [r3, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d110      	bne.n	8005486 <tim_common_handler+0x56>
		//  (*)
		this->input_capture_ctl.captured_cnt = tim_base_addr->ccr1;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	609a      	str	r2, [r3, #8]
		// 
		if (this->input_capture_ctl.callback) {
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d011      	beq.n	8005498 <tim_common_handler+0x68>
			this->input_capture_ctl.callback(ch, this->input_capture_ctl.callback_vp, this->input_capture_ctl.captured_cnt);
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	68ba      	ldr	r2, [r7, #8]
 800547a:	6911      	ldr	r1, [r2, #16]
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	6892      	ldr	r2, [r2, #8]
 8005480:	79f8      	ldrb	r0, [r7, #7]
 8005482:	4798      	blx	r3
		// 
	} else {
		;
	}
	
	return;
 8005484:	e008      	b.n	8005498 <tim_common_handler+0x68>
	} else if (this->mode == TIM_MODE_OUTPUT_COMPARE) {
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	791b      	ldrb	r3, [r3, #4]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d004      	beq.n	8005498 <tim_common_handler+0x68>
	} else if (this->mode == TIM_MODE_PWM_GENERATE) {
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	791b      	ldrb	r3, [r3, #4]
 8005492:	2b02      	cmp	r3, #2
 8005494:	d000      	beq.n	8005498 <tim_common_handler+0x68>
	return;
 8005496:	bf00      	nop
 8005498:	bf00      	nop
}
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	080070ac 	.word	0x080070ac
 80054a4:	2006010c 	.word	0x2006010c

080054a8 <tim2_handler>:

// 
static void tim2_handler(void){
 80054a8:	b580      	push	{r7, lr}
 80054aa:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH2);
 80054ac:	2000      	movs	r0, #0
 80054ae:	f7ff ffbf 	bl	8005430 <tim_common_handler>
}
 80054b2:	bf00      	nop
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <tim3_handler>:

static void tim3_handler(void){
 80054b6:	b580      	push	{r7, lr}
 80054b8:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH3);
 80054ba:	2001      	movs	r0, #1
 80054bc:	f7ff ffb8 	bl	8005430 <tim_common_handler>
}
 80054c0:	bf00      	nop
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <tim4_handler>:

static void tim4_handler(void){
 80054c4:	b580      	push	{r7, lr}
 80054c6:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH4);
 80054c8:	2002      	movs	r0, #2
 80054ca:	f7ff ffb1 	bl	8005430 <tim_common_handler>
}
 80054ce:	bf00      	nop
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <tim5_handler>:

static void tim5_handler(void){
 80054d2:	b580      	push	{r7, lr}
 80054d4:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH5);
 80054d6:	2003      	movs	r0, #3
 80054d8:	f7ff ffaa 	bl	8005430 <tim_common_handler>
}
 80054dc:	bf00      	nop
 80054de:	bd80      	pop	{r7, pc}

080054e0 <tim15_handler>:

static void tim15_handler(void){
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH15);
 80054e4:	2004      	movs	r0, #4
 80054e6:	f7ff ffa3 	bl	8005430 <tim_common_handler>
}
 80054ea:	bf00      	nop
 80054ec:	bd80      	pop	{r7, pc}

080054ee <tim16_handler>:

static void tim16_handler(void){
 80054ee:	b580      	push	{r7, lr}
 80054f0:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH16);
 80054f2:	2005      	movs	r0, #5
 80054f4:	f7ff ff9c 	bl	8005430 <tim_common_handler>
}
 80054f8:	bf00      	nop
 80054fa:	bd80      	pop	{r7, pc}

080054fc <tim17_handler>:

static void tim17_handler(void){
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
	tim_common_handler(TIM_CH17);
 8005500:	2006      	movs	r0, #6
 8005502:	f7ff ff95 	bl	8005430 <tim_common_handler>
}
 8005506:	bf00      	nop
 8005508:	bd80      	pop	{r7, pc}
	...

0800550c <tim_init>:
}

// 
// TIM
void tim_init(void)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
	uint32_t ch;
	TIM_CTL *this;
	
	for (ch = 0; ch < TIM_CH_MAX; ch++) {
 8005512:	2300      	movs	r3, #0
 8005514:	607b      	str	r3, [r7, #4]
 8005516:	e02b      	b.n	8005570 <tim_init+0x64>
		// 
		this = get_myself(ch);
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	4613      	mov	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4a17      	ldr	r2, [pc, #92]	; (8005580 <tim_init+0x74>)
 8005524:	4413      	add	r3, r2
 8005526:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(TIM_CTL));
 8005528:	2214      	movs	r2, #20
 800552a:	2100      	movs	r1, #0
 800552c:	6838      	ldr	r0, [r7, #0]
 800552e:	f001 fba4 	bl	8006c7a <memset>
		// 
		this->mode = TIM_MODE_MAX;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2204      	movs	r2, #4
 8005536:	711a      	strb	r2, [r3, #4]
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005538:	4912      	ldr	r1, [pc, #72]	; (8005584 <tim_init+0x78>)
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	4613      	mov	r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	440b      	add	r3, r1
 8005546:	330c      	adds	r3, #12
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	b218      	sxth	r0, r3
 800554c:	490d      	ldr	r1, [pc, #52]	; (8005584 <tim_init+0x78>)
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	4613      	mov	r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	440b      	add	r3, r1
 800555a:	3308      	adds	r3, #8
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4619      	mov	r1, r3
 8005560:	f001 fa57 	bl	8006a12 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	2201      	movs	r2, #1
 8005568:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < TIM_CH_MAX; ch++) {
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	3301      	adds	r3, #1
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b06      	cmp	r3, #6
 8005574:	d9d0      	bls.n	8005518 <tim_init+0xc>
	}
	
	return;
 8005576:	bf00      	nop
}
 8005578:	3708      	adds	r7, #8
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	2006010c 	.word	0x2006010c
 8005584:	080070ac 	.word	0x080070ac

08005588 <get_fifo_empty_num>:
#define get_vec_no(ch)		(usart_cfg[ch].vec_no)				// 


// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 8005588:	b480      	push	{r7}
 800558a:	b085      	sub	sp, #20
 800558c:	af00      	add	r7, sp, #0
 800558e:	4603      	mov	r3, r0
 8005590:	460a      	mov	r2, r1
 8005592:	80fb      	strh	r3, [r7, #6]
 8005594:	4613      	mov	r3, r2
 8005596:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 8005598:	88fa      	ldrh	r2, [r7, #6]
 800559a:	88bb      	ldrh	r3, [r7, #4]
 800559c:	429a      	cmp	r2, r3
 800559e:	d904      	bls.n	80055aa <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 80055a0:	88fa      	ldrh	r2, [r7, #6]
 80055a2:	88bb      	ldrh	r3, [r7, #4]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	81fb      	strh	r3, [r7, #14]
 80055a8:	e006      	b.n	80055b8 <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80055aa:	88fa      	ldrh	r2, [r7, #6]
 80055ac:	88bb      	ldrh	r3, [r7, #4]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055b6:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 80055b8:	89fb      	ldrh	r3, [r7, #14]
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
	...

080055c8 <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	4603      	mov	r3, r0
 80055d0:	71fb      	strb	r3, [r7, #7]
	USART_CTL *this;
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	usart_base_addr = get_reg(ch);
 80055d2:	79fb      	ldrb	r3, [r7, #7]
 80055d4:	4a53      	ldr	r2, [pc, #332]	; (8005724 <usart_common_handler+0x15c>)
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	4413      	add	r3, r2
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	f640 022c 	movw	r2, #2092	; 0x82c
 80055e4:	fb02 f303 	mul.w	r3, r2, r3
 80055e8:	4a4f      	ldr	r2, [pc, #316]	; (8005728 <usart_common_handler+0x160>)
 80055ea:	4413      	add	r3, r2
 80055ec:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	f003 030b 	and.w	r3, r3, #11
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d000      	beq.n	80055fc <usart_common_handler+0x34>
		// 
		while(1){};
 80055fa:	e7fe      	b.n	80055fa <usart_common_handler+0x32>
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	f003 0320 	and.w	r3, r3, #32
 8005604:	2b00      	cmp	r3, #0
 8005606:	d03a      	beq.n	800567e <usart_common_handler+0xb6>
		buf_info = &(this->r_buf);
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	3314      	adds	r3, #20
 800560c:	60fb      	str	r3, [r7, #12]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005614:	3301      	adds	r3, #1
 8005616:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 8005620:	4293      	cmp	r3, r2
 8005622:	d02c      	beq.n	800567e <usart_common_handler+0xb6>
			// 
			buf_info->buf[buf_info->w_idx] = usart_base_addr->rdr;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800562a:	461a      	mov	r2, r3
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005630:	b2d9      	uxtb	r1, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	5499      	strb	r1, [r3, r2]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800563c:	3301      	adds	r3, #1
 800563e:	b29b      	uxth	r3, r3
 8005640:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005644:	b29a      	uxth	r2, r3
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d014      	beq.n	800567e <usart_common_handler+0xb6>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800565a:	461a      	mov	r2, r3
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	461a      	mov	r2, r3
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	429a      	cmp	r2, r3
 800566c:	d307      	bcc.n	800567e <usart_common_handler+0xb6>
					// 
					this->read_size = 0;
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	2200      	movs	r2, #0
 8005672:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	4618      	mov	r0, r3
 800567a:	f001 f9df 	bl	8006a3c <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d048      	beq.n	800571c <usart_common_handler+0x154>
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005692:	2b00      	cmp	r3, #0
 8005694:	d042      	beq.n	800571c <usart_common_handler+0x154>
		// 
		buf_info = &(this->s_buf);
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800569c:	60fb      	str	r3, [r7, #12]
		if (buf_info->w_idx != buf_info->r_idx) {
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d030      	beq.n	8005710 <usart_common_handler+0x148>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80056b4:	461a      	mov	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	5c9b      	ldrb	r3, [r3, r2]
 80056ba:	461a      	mov	r2, r3
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80056c6:	3301      	adds	r3, #1
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d01e      	beq.n	800571c <usart_common_handler+0x154>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80056ea:	4619      	mov	r1, r3
 80056ec:	4610      	mov	r0, r2
 80056ee:	f7ff ff4b 	bl	8005588 <get_fifo_empty_num>
 80056f2:	4603      	mov	r3, r0
 80056f4:	461a      	mov	r2, r3
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d30e      	bcc.n	800571c <usart_common_handler+0x154>
					// 
					this->send_size = 0;
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	2200      	movs	r2, #0
 8005702:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	4618      	mov	r0, r3
 800570a:	f001 f997 	bl	8006a3c <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 800570e:	e005      	b.n	800571c <usart_common_handler+0x154>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	609a      	str	r2, [r3, #8]
}
 800571c:	bf00      	nop
 800571e:	3718      	adds	r7, #24
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	080071c4 	.word	0x080071c4
 8005728:	20060198 	.word	0x20060198

0800572c <usart1_handler>:

/*  */
void usart1_handler(void){
 800572c:	b580      	push	{r7, lr}
 800572e:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8005730:	2000      	movs	r0, #0
 8005732:	f7ff ff49 	bl	80055c8 <usart_common_handler>
}
 8005736:	bf00      	nop
 8005738:	bd80      	pop	{r7, pc}

0800573a <usart2_handler>:

void usart2_handler(void){
 800573a:	b580      	push	{r7, lr}
 800573c:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 800573e:	2001      	movs	r0, #1
 8005740:	f7ff ff42 	bl	80055c8 <usart_common_handler>
}
 8005744:	bf00      	nop
 8005746:	bd80      	pop	{r7, pc}

08005748 <calc_brr>:

// 
static uint32_t calc_brr(uint32_t baudrate)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
	return (USART_CLOCK/baudrate);
 8005750:	4a04      	ldr	r2, [pc, #16]	; (8005764 <calc_brr+0x1c>)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005758:	4618      	mov	r0, r3
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr
 8005764:	003d0900 	.word	0x003d0900

08005768 <usart_init>:

// 
// USART
void usart_init(void)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 800576e:	2300      	movs	r3, #0
 8005770:	607b      	str	r3, [r7, #4]
 8005772:	e023      	b.n	80057bc <usart_init+0x54>
		// 
		this = get_myself(ch);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f640 022c 	movw	r2, #2092	; 0x82c
 800577a:	fb02 f303 	mul.w	r3, r2, r3
 800577e:	4a13      	ldr	r2, [pc, #76]	; (80057cc <usart_init+0x64>)
 8005780:	4413      	add	r3, r2
 8005782:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 8005784:	f640 022c 	movw	r2, #2092	; 0x82c
 8005788:	2100      	movs	r1, #0
 800578a:	6838      	ldr	r0, [r7, #0]
 800578c:	f001 fa75 	bl	8006c7a <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005790:	4a0f      	ldr	r2, [pc, #60]	; (80057d0 <usart_init+0x68>)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	011b      	lsls	r3, r3, #4
 8005796:	4413      	add	r3, r2
 8005798:	330c      	adds	r3, #12
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	b218      	sxth	r0, r3
 800579e:	4a0c      	ldr	r2, [pc, #48]	; (80057d0 <usart_init+0x68>)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	011b      	lsls	r3, r3, #4
 80057a4:	4413      	add	r3, r2
 80057a6:	3308      	adds	r3, #8
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4619      	mov	r1, r3
 80057ac:	f001 f931 	bl	8006a12 <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	2201      	movs	r2, #1
 80057b4:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	3301      	adds	r3, #1
 80057ba:	607b      	str	r3, [r7, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d9d8      	bls.n	8005774 <usart_init+0xc>
	}
	
	return;
 80057c2:	bf00      	nop
}
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	20060198 	.word	0x20060198
 80057d0:	080071c4 	.word	0x080071c4

080057d4 <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	4603      	mov	r3, r0
 80057dc:	6039      	str	r1, [r7, #0]
 80057de:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 80057e0:	79fb      	ldrb	r3, [r7, #7]
 80057e2:	f640 022c 	movw	r2, #2092	; 0x82c
 80057e6:	fb02 f303 	mul.w	r3, r2, r3
 80057ea:	4a2e      	ldr	r2, [pc, #184]	; (80058a4 <usart_open+0xd0>)
 80057ec:	4413      	add	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 80057f0:	79fb      	ldrb	r3, [r7, #7]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d902      	bls.n	80057fc <usart_open+0x28>
		return -1;
 80057f6:	f04f 33ff 	mov.w	r3, #4294967295
 80057fa:	e04e      	b.n	800589a <usart_open+0xc6>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d002      	beq.n	800580a <usart_open+0x36>
		return -1;
 8005804:	f04f 33ff 	mov.w	r3, #4294967295
 8005808:	e047      	b.n	800589a <usart_open+0xc6>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 800580a:	79fb      	ldrb	r3, [r7, #7]
 800580c:	4a26      	ldr	r2, [pc, #152]	; (80058a8 <usart_open+0xd4>)
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	4413      	add	r3, r2
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(baudrate);
 8005816:	6838      	ldr	r0, [r7, #0]
 8005818:	f7ff ff96 	bl	8005748 <calc_brr>
 800581c:	4602      	mov	r2, r0
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800582a:	f043 030c 	orr.w	r3, r3, #12
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f043 0201 	orr.w	r2, r3, #1
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	689a      	ldr	r2, [r3, #8]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	689a      	ldr	r2, [r3, #8]
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8005866:	79fb      	ldrb	r3, [r7, #7]
 8005868:	4a0f      	ldr	r2, [pc, #60]	; (80058a8 <usart_open+0xd4>)
 800586a:	011b      	lsls	r3, r3, #4
 800586c:	4413      	add	r3, r2
 800586e:	3304      	adds	r3, #4
 8005870:	f993 3000 	ldrsb.w	r3, [r3]
 8005874:	2200      	movs	r2, #0
 8005876:	2105      	movs	r1, #5
 8005878:	4618      	mov	r0, r3
 800587a:	f7fa fd60 	bl	800033e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 800587e:	79fb      	ldrb	r3, [r7, #7]
 8005880:	4a09      	ldr	r2, [pc, #36]	; (80058a8 <usart_open+0xd4>)
 8005882:	011b      	lsls	r3, r3, #4
 8005884:	4413      	add	r3, r2
 8005886:	3304      	adds	r3, #4
 8005888:	f993 3000 	ldrsb.w	r3, [r3]
 800588c:	4618      	mov	r0, r3
 800588e:	f7fa fd72 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2202      	movs	r2, #2
 8005896:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	20060198 	.word	0x20060198
 80058a8:	080071c4 	.word	0x080071c4

080058ac <usart_send>:

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b088      	sub	sp, #32
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	4603      	mov	r3, r0
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d902      	bls.n	80058c6 <usart_send+0x1a>
		return -1;
 80058c0:	f04f 33ff 	mov.w	r3, #4294967295
 80058c4:	e05f      	b.n	8005986 <usart_send+0xda>
	}
	
	// NULL
	if (data == NULL) {
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d102      	bne.n	80058d2 <usart_send+0x26>
		return -1;
 80058cc:	f04f 33ff 	mov.w	r3, #4294967295
 80058d0:	e059      	b.n	8005986 <usart_send+0xda>
	}
	
	// 
	this = get_myself(ch);
 80058d2:	7bfb      	ldrb	r3, [r7, #15]
 80058d4:	f640 022c 	movw	r2, #2092	; 0x82c
 80058d8:	fb02 f303 	mul.w	r3, r2, r3
 80058dc:	4a2c      	ldr	r2, [pc, #176]	; (8005990 <usart_send+0xe4>)
 80058de:	4413      	add	r3, r2
 80058e0:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d002      	beq.n	80058f0 <usart_send+0x44>
		return -1;
 80058ea:	f04f 33ff 	mov.w	r3, #4294967295
 80058ee:	e04a      	b.n	8005986 <usart_send+0xda>
	}
	
	// 
	buf_info = &(this->s_buf);
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80058f6:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005904:	4619      	mov	r1, r3
 8005906:	4610      	mov	r0, r2
 8005908:	f7ff fe3e 	bl	8005588 <get_fifo_empty_num>
 800590c:	4603      	mov	r3, r0
 800590e:	461a      	mov	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	429a      	cmp	r2, r3
 8005914:	d209      	bcs.n	800592a <usart_send+0x7e>
		// 
		this->send_size = size;
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 800591c:	f001 f809 	bl	8006932 <kz_getid>
 8005920:	4602      	mov	r2, r0
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 8005926:	f000 fff7 	bl	8006918 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 800592a:	b671      	cpsid	f
	
	for (i = 0; i < size; i++) {
 800592c:	2300      	movs	r3, #0
 800592e:	61fb      	str	r3, [r7, #28]
 8005930:	e017      	b.n	8005962 <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005938:	4619      	mov	r1, r3
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	60ba      	str	r2, [r7, #8]
 8005940:	781a      	ldrb	r2, [r3, #0]
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800594c:	3301      	adds	r3, #1
 800594e:	b29b      	uxth	r3, r3
 8005950:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005954:	b29a      	uxth	r2, r3
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	3301      	adds	r3, #1
 8005960:	61fb      	str	r3, [r7, #28]
 8005962:	69fa      	ldr	r2, [r7, #28]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	429a      	cmp	r2, r3
 8005968:	d3e3      	bcc.n	8005932 <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 800596a:	b661      	cpsie	f
	
	// USART
	usart_base_addr = get_reg(ch);
 800596c:	7bfb      	ldrb	r3, [r7, #15]
 800596e:	4a09      	ldr	r2, [pc, #36]	; (8005994 <usart_send+0xe8>)
 8005970:	011b      	lsls	r3, r3, #4
 8005972:	4413      	add	r3, r2
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	609a      	str	r2, [r3, #8]
	
	return 0;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3720      	adds	r7, #32
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	20060198 	.word	0x20060198
 8005994:	080071c4 	.word	0x080071c4

08005998 <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b088      	sub	sp, #32
 800599c:	af00      	add	r7, sp, #0
 800599e:	4603      	mov	r3, r0
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
 80059a4:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 80059a6:	7bfb      	ldrb	r3, [r7, #15]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d902      	bls.n	80059b2 <usart_recv+0x1a>
		return -1;
 80059ac:	f04f 33ff 	mov.w	r3, #4294967295
 80059b0:	e056      	b.n	8005a60 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d102      	bne.n	80059be <usart_recv+0x26>
		return -1;
 80059b8:	f04f 33ff 	mov.w	r3, #4294967295
 80059bc:	e050      	b.n	8005a60 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 80059be:	7bfb      	ldrb	r3, [r7, #15]
 80059c0:	f640 022c 	movw	r2, #2092	; 0x82c
 80059c4:	fb02 f303 	mul.w	r3, r2, r3
 80059c8:	4a27      	ldr	r2, [pc, #156]	; (8005a68 <usart_recv+0xd0>)
 80059ca:	4413      	add	r3, r2
 80059cc:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d002      	beq.n	80059dc <usart_recv+0x44>
		return -1;
 80059d6:	f04f 33ff 	mov.w	r3, #4294967295
 80059da:	e041      	b.n	8005a60 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	3314      	adds	r3, #20
 80059e0:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80059e8:	461a      	mov	r2, r3
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	2200      	movs	r2, #0
 80059f8:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d20b      	bcs.n	8005a1a <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	1ad2      	subs	r2, r2, r3
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 8005a0c:	f000 ff91 	bl	8006932 <kz_getid>
 8005a10:	4602      	mov	r2, r0
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 8005a16:	f000 ff7f 	bl	8006918 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8005a1a:	b671      	cpsid	f
	
	for (i = 0; i < size; i++) {
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	61fb      	str	r3, [r7, #28]
 8005a20:	e018      	b.n	8005a54 <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005a28:	461a      	mov	r2, r3
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	5c9a      	ldrb	r2, [r3, r2]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005a38:	3301      	adds	r3, #1
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	3301      	adds	r3, #1
 8005a52:	61fb      	str	r3, [r7, #28]
 8005a54:	69fa      	ldr	r2, [r7, #28]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d3e2      	bcc.n	8005a22 <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 8005a5c:	b661      	cpsie	f
	
	return cnt;
 8005a5e:	693b      	ldr	r3, [r7, #16]
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3720      	adds	r7, #32
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	20060198 	.word	0x20060198

08005a6c <start_threads>:
	
	return 0;
}
/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
	// ytF
	usart_init();
 8005a76:	f7ff fe77 	bl	8005768 <usart_init>
	i2c_wrapper_init();
 8005a7a:	f7ff f8d9 	bl	8004c30 <i2c_wrapper_init>
	sai_init();
 8005a7e:	f7ff fbe7 	bl	8005250 <sai_init>
	tim_init();
 8005a82:	f7ff fd43 	bl	800550c <tim_init>
	
	// foCX
	bt_dev_init();
 8005a86:	f7fe fd55 	bl	8004534 <bt_dev_init>
	pcm3060_init();
 8005a8a:	f7fe fe81 	bl	8004790 <pcm3060_init>
	
	// Av
	console_init();
 8005a8e:	f7fe f84d 	bl	8003b2c <console_init>
	sound_app_init();
 8005a92:	f7fe f9d1 	bl	8003e38 <sound_app_init>
	
	// R}h
	bt_dev_set_cmd();
 8005a96:	f7fe fdef 	bl	8004678 <bt_dev_set_cmd>
	sound_app_set_cmd();
 8005a9a:	f7fe fa2d 	bl	8003ef8 <sound_app_set_cmd>
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk, "test_tsk",  3, 0x1000, 0, NULL);
	
	/* DCAChXbhs */
	kz_chpri(15); 
 8005a9e:	200f      	movs	r0, #15
 8005aa0:	f000 ff54 	bl	800694c <kz_chpri>
	
	// VXe^XN
	//CTL_MSG_init();
	
	//INTR_ENABLE; /* L */
 	while (1) {
 8005aa4:	e7fe      	b.n	8005aa4 <start_threads+0x38>
	...

08005aa8 <main>:
	
	return 0;
}

int main(void)
{	
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af02      	add	r7, sp, #8
	// ytFNbNL
	periferal_clock_init();
 8005aae:	f7fe fa3b 	bl	8003f28 <periferal_clock_init>
	// st@NV
	pin_function_init();
 8005ab2:	f000 ffd5 	bl	8006a60 <pin_function_init>
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x100, 0, NULL);
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	9301      	str	r3, [sp, #4]
 8005aba:	2300      	movs	r3, #0
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	4903      	ldr	r1, [pc, #12]	; (8005ad4 <main+0x2c>)
 8005ac6:	4804      	ldr	r0, [pc, #16]	; (8005ad8 <main+0x30>)
 8005ac8:	f000 fd0a 	bl	80064e0 <kz_start>
	
	/*  */
	
	return 0;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	08006e64 	.word	0x08006e64
 8005ad8:	08005a6d 	.word	0x08005a6d

08005adc <_busy_wait>:
.section	.text._busy_wait
.weak	_busy_wait
.type	_busy_wait, %function

_busy_wait:
1:	sub		r0, #1		// r0 = r0 - 1				1cycle
 8005adc:	f1a0 0001 	sub.w	r0, r0, #1
	nop					// no operation				1cycle
 8005ae0:	bf00      	nop
	cmp		r0, #0		// if (r0 != 0)				1cycle	
 8005ae2:	2800      	cmp	r0, #0
	bne.n	1b			// 1:				1cycle
 8005ae4:	d1fa      	bne.n	8005adc <_busy_wait>
	bx		lr			// return
 8005ae6:	4770      	bx	lr

08005ae8 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8005ae8:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8005aea:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8005aec:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8005aee:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8005af0:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8005af2:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8005af4:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8005af6:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8005af8:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8005afa:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8005afe:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8005b02:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8005b06:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8005b0a:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8005b0e:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8005b10:	bd00      	pop	{pc}

08005b12 <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8005b12:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8005b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005b18 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8005b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8005b1c:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8005b20:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8005b24:	f000 fcb6 	bl	8006494 <thread_intr>
  pop  {r4-r11,PC}
 8005b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005b2c <NVIC_SetPriority>:
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	4603      	mov	r3, r0
 8005b34:	6039      	str	r1, [r7, #0]
 8005b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8005b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	da0b      	bge.n	8005b58 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b40:	490d      	ldr	r1, [pc, #52]	; (8005b78 <NVIC_SetPriority+0x4c>)
 8005b42:	79fb      	ldrb	r3, [r7, #7]
 8005b44:	f003 030f 	and.w	r3, r3, #15
 8005b48:	3b04      	subs	r3, #4
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	b2d2      	uxtb	r2, r2
 8005b4e:	0112      	lsls	r2, r2, #4
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	440b      	add	r3, r1
 8005b54:	761a      	strb	r2, [r3, #24]
}
 8005b56:	e009      	b.n	8005b6c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b58:	4908      	ldr	r1, [pc, #32]	; (8005b7c <NVIC_SetPriority+0x50>)
 8005b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	b2d2      	uxtb	r2, r2
 8005b62:	0112      	lsls	r2, r2, #4
 8005b64:	b2d2      	uxtb	r2, r2
 8005b66:	440b      	add	r3, r1
 8005b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	e000ed00 	.word	0xe000ed00
 8005b7c:	e000e100 	.word	0xe000e100

08005b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b90:	d301      	bcc.n	8005b96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b92:	2301      	movs	r3, #1
 8005b94:	e00f      	b.n	8005bb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b96:	4a0a      	ldr	r2, [pc, #40]	; (8005bc0 <SysTick_Config+0x40>)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 8005b9e:	2105      	movs	r1, #5
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	f7ff ffc2 	bl	8005b2c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ba8:	4b05      	ldr	r3, [pc, #20]	; (8005bc0 <SysTick_Config+0x40>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bae:	4b04      	ldr	r3, [pc, #16]	; (8005bc0 <SysTick_Config+0x40>)
 8005bb0:	2207      	movs	r2, #7
 8005bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	e000e010 	.word	0xe000e010

08005bc4 <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8005bc8:	4b1d      	ldr	r3, [pc, #116]	; (8005c40 <getcurrent+0x7c>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d102      	bne.n	8005bd6 <getcurrent+0x12>
		return -1;
 8005bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd4:	e02e      	b.n	8005c34 <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 8005bd6:	4b1a      	ldr	r3, [pc, #104]	; (8005c40 <getcurrent+0x7c>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	f003 0301 	and.w	r3, r3, #1
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <getcurrent+0x24>
		/*  */
		return 1;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e025      	b.n	8005c34 <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 8005be8:	4b15      	ldr	r3, [pc, #84]	; (8005c40 <getcurrent+0x7c>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	69db      	ldr	r3, [r3, #28]
 8005bee:	4a14      	ldr	r2, [pc, #80]	; (8005c40 <getcurrent+0x7c>)
 8005bf0:	6812      	ldr	r2, [r2, #0]
 8005bf2:	6812      	ldr	r2, [r2, #0]
 8005bf4:	4913      	ldr	r1, [pc, #76]	; (8005c44 <getcurrent+0x80>)
 8005bf6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 8005bfa:	4b11      	ldr	r3, [pc, #68]	; (8005c40 <getcurrent+0x7c>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	4a10      	ldr	r2, [pc, #64]	; (8005c44 <getcurrent+0x80>)
 8005c02:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d107      	bne.n	8005c1a <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 8005c0a:	4b0d      	ldr	r3, [pc, #52]	; (8005c40 <getcurrent+0x7c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69db      	ldr	r3, [r3, #28]
 8005c10:	4a0c      	ldr	r2, [pc, #48]	; (8005c44 <getcurrent+0x80>)
 8005c12:	00db      	lsls	r3, r3, #3
 8005c14:	4413      	add	r3, r2
 8005c16:	2200      	movs	r2, #0
 8005c18:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 8005c1a:	4b09      	ldr	r3, [pc, #36]	; (8005c40 <getcurrent+0x7c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a08      	ldr	r2, [pc, #32]	; (8005c40 <getcurrent+0x7c>)
 8005c20:	6812      	ldr	r2, [r2, #0]
 8005c22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c24:	f022 0201 	bic.w	r2, r2, #1
 8005c28:	625a      	str	r2, [r3, #36]	; 0x24
	current->next = NULL;
 8005c2a:	4b05      	ldr	r3, [pc, #20]	; (8005c40 <getcurrent+0x7c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	601a      	str	r2, [r3, #0]
	
	return 0;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	200611f0 	.word	0x200611f0
 8005c44:	200617e4 	.word	0x200617e4

08005c48 <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8005c4c:	4b21      	ldr	r3, [pc, #132]	; (8005cd4 <putcurrent+0x8c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d102      	bne.n	8005c5a <putcurrent+0x12>
		return -1;
 8005c54:	f04f 33ff 	mov.w	r3, #4294967295
 8005c58:	e036      	b.n	8005cc8 <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 8005c5a:	4b1e      	ldr	r3, [pc, #120]	; (8005cd4 <putcurrent+0x8c>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <putcurrent+0x24>
		/* L */
		return 1;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e02d      	b.n	8005cc8 <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8005c6c:	4b19      	ldr	r3, [pc, #100]	; (8005cd4 <putcurrent+0x8c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	4a19      	ldr	r2, [pc, #100]	; (8005cd8 <putcurrent+0x90>)
 8005c74:	00db      	lsls	r3, r3, #3
 8005c76:	4413      	add	r3, r2
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00a      	beq.n	8005c94 <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 8005c7e:	4b15      	ldr	r3, [pc, #84]	; (8005cd4 <putcurrent+0x8c>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	69db      	ldr	r3, [r3, #28]
 8005c84:	4a14      	ldr	r2, [pc, #80]	; (8005cd8 <putcurrent+0x90>)
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	4413      	add	r3, r2
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	4a11      	ldr	r2, [pc, #68]	; (8005cd4 <putcurrent+0x8c>)
 8005c8e:	6812      	ldr	r2, [r2, #0]
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	e007      	b.n	8005ca4 <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 8005c94:	4b0f      	ldr	r3, [pc, #60]	; (8005cd4 <putcurrent+0x8c>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	69db      	ldr	r3, [r3, #28]
 8005c9a:	4a0e      	ldr	r2, [pc, #56]	; (8005cd4 <putcurrent+0x8c>)
 8005c9c:	6812      	ldr	r2, [r2, #0]
 8005c9e:	490e      	ldr	r1, [pc, #56]	; (8005cd8 <putcurrent+0x90>)
 8005ca0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 8005ca4:	4b0b      	ldr	r3, [pc, #44]	; (8005cd4 <putcurrent+0x8c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	69db      	ldr	r3, [r3, #28]
 8005caa:	4a0a      	ldr	r2, [pc, #40]	; (8005cd4 <putcurrent+0x8c>)
 8005cac:	6812      	ldr	r2, [r2, #0]
 8005cae:	490a      	ldr	r1, [pc, #40]	; (8005cd8 <putcurrent+0x90>)
 8005cb0:	00db      	lsls	r3, r3, #3
 8005cb2:	440b      	add	r3, r1
 8005cb4:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 8005cb6:	4b07      	ldr	r3, [pc, #28]	; (8005cd4 <putcurrent+0x8c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a06      	ldr	r2, [pc, #24]	; (8005cd4 <putcurrent+0x8c>)
 8005cbc:	6812      	ldr	r2, [r2, #0]
 8005cbe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005cc0:	f042 0201 	orr.w	r2, r2, #1
 8005cc4:	625a      	str	r2, [r3, #36]	; 0x24

	return 0;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	200611f0 	.word	0x200611f0
 8005cd8:	200617e4 	.word	0x200617e4

08005cdc <thread_end>:

static void thread_end(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
	kz_exit();
 8005ce0:	f000 fe12 	bl	8006908 <kz_exit>
}
 8005ce4:	bf00      	nop
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005cfc:	4611      	mov	r1, r2
 8005cfe:	4798      	blx	r3
	thread_end();
 8005d00:	f7ff ffec 	bl	8005cdc <thread_end>
}
 8005d04:	bf00      	nop
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
 8005d18:	603b      	str	r3, [r7, #0]
	extern char _task_stack_start; /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	61fb      	str	r3, [r7, #28]
 8005d1e:	e00b      	b.n	8005d38 <thread_run+0x2c>
		thp = &threads[i];
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	019b      	lsls	r3, r3, #6
 8005d24:	4a92      	ldr	r2, [pc, #584]	; (8005f70 <thread_run+0x264>)
 8005d26:	4413      	add	r3, r2
 8005d28:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d006      	beq.n	8005d40 <thread_run+0x34>
	for (i = 0; i < THREAD_NUM; i++) {
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	3301      	adds	r3, #1
 8005d36:	61fb      	str	r3, [r7, #28]
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	2b0e      	cmp	r3, #14
 8005d3c:	ddf0      	ble.n	8005d20 <thread_run+0x14>
 8005d3e:	e000      	b.n	8005d42 <thread_run+0x36>
			break;
 8005d40:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	2b0f      	cmp	r3, #15
 8005d46:	d102      	bne.n	8005d4e <thread_run+0x42>
	return -1;
 8005d48:	f04f 33ff 	mov.w	r3, #4294967295
 8005d4c:	e10c      	b.n	8005f68 <thread_run+0x25c>
	
	memset(thp, 0, sizeof(*thp));
 8005d4e:	2240      	movs	r2, #64	; 0x40
 8005d50:	2100      	movs	r1, #0
 8005d52:	69b8      	ldr	r0, [r7, #24]
 8005d54:	f000 ff91 	bl	8006c7a <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 8005d58:	69bb      	ldr	r3, [r7, #24]
 8005d5a:	330c      	adds	r3, #12
 8005d5c:	68b9      	ldr	r1, [r7, #8]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f000 ff93 	bl	8006c8a <strcpy>
	thp->next     = NULL;
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	2200      	movs	r2, #0
 8005d68:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	2200      	movs	r2, #0
 8005d74:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->init.func = func;
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	629a      	str	r2, [r3, #40]	; 0x28
	thp->init.argc = argc;
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d80:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argv = argv;
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d86:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 8005d88:	4b7a      	ldr	r3, [pc, #488]	; (8005f74 <thread_run+0x268>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	683a      	ldr	r2, [r7, #0]
 8005d8e:	2100      	movs	r1, #0
 8005d90:	4618      	mov	r0, r3
 8005d92:	f000 ff72 	bl	8006c7a <memset>
	thread_stack += stacksize;
 8005d96:	4b77      	ldr	r3, [pc, #476]	; (8005f74 <thread_run+0x268>)
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	4a75      	ldr	r2, [pc, #468]	; (8005f74 <thread_run+0x268>)
 8005da0:	6013      	str	r3, [r2, #0]
	
	thp->stack = thread_stack; /* X^bN */
 8005da2:	4b74      	ldr	r3, [pc, #464]	; (8005f74 <thread_run+0x268>)
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 8005db0:	4b71      	ldr	r3, [pc, #452]	; (8005f78 <thread_run+0x26c>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d15d      	bne.n	8005e74 <thread_run+0x168>
		*(--sp) = (uint32_t)thread_end;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	3b04      	subs	r3, #4
 8005dbc:	617b      	str	r3, [r7, #20]
 8005dbe:	4a6f      	ldr	r2, [pc, #444]	; (8005f7c <thread_run+0x270>)
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	3b04      	subs	r3, #4
 8005dc8:	617b      	str	r3, [r7, #20]
 8005dca:	4a6d      	ldr	r2, [pc, #436]	; (8005f80 <thread_run+0x274>)
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	3b04      	subs	r3, #4
 8005dd4:	617b      	str	r3, [r7, #20]
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	3b04      	subs	r3, #4
 8005de0:	617b      	str	r3, [r7, #20]
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	2200      	movs	r2, #0
 8005de6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	3b04      	subs	r3, #4
 8005dec:	617b      	str	r3, [r7, #20]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2200      	movs	r2, #0
 8005df2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	3b04      	subs	r3, #4
 8005df8:	617b      	str	r3, [r7, #20]
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	3b04      	subs	r3, #4
 8005e04:	617b      	str	r3, [r7, #20]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	3b04      	subs	r3, #4
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	2200      	movs	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	3b04      	subs	r3, #4
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	2200      	movs	r2, #0
 8005e22:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	3b04      	subs	r3, #4
 8005e28:	617b      	str	r3, [r7, #20]
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	3b04      	subs	r3, #4
 8005e34:	617b      	str	r3, [r7, #20]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	3b04      	subs	r3, #4
 8005e40:	617b      	str	r3, [r7, #20]
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	3b04      	subs	r3, #4
 8005e4c:	617b      	str	r3, [r7, #20]
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	2200      	movs	r2, #0
 8005e52:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	3b04      	subs	r3, #4
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	3b04      	subs	r3, #4
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 8005e6c:	4b42      	ldr	r3, [pc, #264]	; (8005f78 <thread_run+0x26c>)
 8005e6e:	2201      	movs	r2, #1
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	e06d      	b.n	8005f50 <thread_run+0x244>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	3b04      	subs	r3, #4
 8005e78:	617b      	str	r3, [r7, #20]
 8005e7a:	4a40      	ldr	r2, [pc, #256]	; (8005f7c <thread_run+0x270>)
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	3b04      	subs	r3, #4
 8005e84:	617b      	str	r3, [r7, #20]
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005e8c:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	3b04      	subs	r3, #4
 8005e92:	617b      	str	r3, [r7, #20]
 8005e94:	4a3a      	ldr	r2, [pc, #232]	; (8005f80 <thread_run+0x274>)
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	3b04      	subs	r3, #4
 8005e9e:	617b      	str	r3, [r7, #20]
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	3b04      	subs	r3, #4
 8005eaa:	617b      	str	r3, [r7, #20]
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	3b04      	subs	r3, #4
 8005eb6:	617b      	str	r3, [r7, #20]
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	3b04      	subs	r3, #4
 8005ec2:	617b      	str	r3, [r7, #20]
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	3b04      	subs	r3, #4
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	3b04      	subs	r3, #4
 8005eda:	617b      	str	r3, [r7, #20]
 8005edc:	69ba      	ldr	r2, [r7, #24]
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	3b04      	subs	r3, #4
 8005ee6:	617b      	str	r3, [r7, #20]
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	f06f 0206 	mvn.w	r2, #6
 8005eee:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	3b04      	subs	r3, #4
 8005ef4:	617b      	str	r3, [r7, #20]
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	3b04      	subs	r3, #4
 8005f00:	617b      	str	r3, [r7, #20]
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	2200      	movs	r2, #0
 8005f06:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	3b04      	subs	r3, #4
 8005f0c:	617b      	str	r3, [r7, #20]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2200      	movs	r2, #0
 8005f12:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	3b04      	subs	r3, #4
 8005f18:	617b      	str	r3, [r7, #20]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	3b04      	subs	r3, #4
 8005f24:	617b      	str	r3, [r7, #20]
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	3b04      	subs	r3, #4
 8005f30:	617b      	str	r3, [r7, #20]
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	3b04      	subs	r3, #4
 8005f3c:	617b      	str	r3, [r7, #20]
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	2200      	movs	r2, #0
 8005f42:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	3b04      	subs	r3, #4
 8005f48:	617b      	str	r3, [r7, #20]
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 8005f50:	697a      	ldr	r2, [r7, #20]
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	63da      	str	r2, [r3, #60]	; 0x3c
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 8005f56:	f7ff fe77 	bl	8005c48 <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 8005f5a:	4a0a      	ldr	r2, [pc, #40]	; (8005f84 <thread_run+0x278>)
 8005f5c:	69bb      	ldr	r3, [r7, #24]
 8005f5e:	6013      	str	r3, [r2, #0]
	putcurrent();
 8005f60:	f7ff fe72 	bl	8005c48 <putcurrent>
	
	return (kz_thread_id_t)current;
 8005f64:	4b07      	ldr	r3, [pc, #28]	; (8005f84 <thread_run+0x278>)
 8005f66:	681b      	ldr	r3, [r3, #0]
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3720      	adds	r7, #32
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	200611f4 	.word	0x200611f4
 8005f74:	20040018 	.word	0x20040018
 8005f78:	2006186c 	.word	0x2006186c
 8005f7c:	08005cdd 	.word	0x08005cdd
 8005f80:	08005ce9 	.word	0x08005ce9
 8005f84:	200611f0 	.word	0x200611f0

08005f88 <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 8005f8c:	4b09      	ldr	r3, [pc, #36]	; (8005fb4 <thread_exit+0x2c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	330c      	adds	r3, #12
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 fe16 	bl	8006bc4 <puts>
	puts(" EXIT.\n");
 8005f98:	4807      	ldr	r0, [pc, #28]	; (8005fb8 <thread_exit+0x30>)
 8005f9a:	f000 fe13 	bl	8006bc4 <puts>
	memset(current, 0, sizeof(*current));
 8005f9e:	4b05      	ldr	r3, [pc, #20]	; (8005fb4 <thread_exit+0x2c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2240      	movs	r2, #64	; 0x40
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fe67 	bl	8006c7a <memset>
	return 0;
 8005fac:	2300      	movs	r3, #0
	}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	200611f0 	.word	0x200611f0
 8005fb8:	08006e6c 	.word	0x08006e6c

08005fbc <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	af00      	add	r7, sp, #0
	putcurrent();
 8005fc0:	f7ff fe42 	bl	8005c48 <putcurrent>
	return 0;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 8005fca:	b480      	push	{r7}
 8005fcc:	af00      	add	r7, sp, #0
	return 0;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
	...

08005fdc <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 8005fe4:	f7ff fe30 	bl	8005c48 <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a04      	ldr	r2, [pc, #16]	; (8005ffc <thread_wakeup+0x20>)
 8005fec:	6013      	str	r3, [r2, #0]
	putcurrent();
 8005fee:	f7ff fe2b 	bl	8005c48 <putcurrent>

	return 0;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3708      	adds	r7, #8
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	200611f0 	.word	0x200611f0

08006000 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
	putcurrent();
 8006004:	f7ff fe20 	bl	8005c48 <putcurrent>
	return (kz_thread_id_t)current;
 8006008:	4b01      	ldr	r3, [pc, #4]	; (8006010 <thread_getid+0x10>)
 800600a:	681b      	ldr	r3, [r3, #0]
}
 800600c:	4618      	mov	r0, r3
 800600e:	bd80      	pop	{r7, pc}
 8006010:	200611f0 	.word	0x200611f0

08006014 <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 800601c:	4b08      	ldr	r3, [pc, #32]	; (8006040 <thread_chpri+0x2c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	db03      	blt.n	8006032 <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 800602a:	4b05      	ldr	r3, [pc, #20]	; (8006040 <thread_chpri+0x2c>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 8006032:	f7ff fe09 	bl	8005c48 <putcurrent>
	return old;
 8006036:	68fb      	ldr	r3, [r7, #12]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	200611f0 	.word	0x200611f0

08006044 <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
	putcurrent();
 800604c:	f7ff fdfc 	bl	8005c48 <putcurrent>
	return kzmem_alloc(size);
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 fbd1 	bl	80067f8 <kzmem_alloc>
 8006056:	4603      	mov	r3, r0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3708      	adds	r7, #8
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 fc01 	bl	8006870 <kzmem_free>
	putcurrent();
 800606e:	f7ff fdeb 	bl	8005c48 <putcurrent>
	return 0;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3708      	adds	r7, #8
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}

0800607c <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
 8006088:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 800608a:	2010      	movs	r0, #16
 800608c:	f000 fbb4 	bl	80067f8 <kzmem_alloc>
 8006090:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <sendmsg+0x20>
		kz_sysdown();
 8006098:	f000 fa88 	bl	80065ac <kz_sysdown>
	
	mp->next       = NULL;
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	68ba      	ldr	r2, [r7, #8]
 80060a6:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	683a      	ldr	r2, [r7, #0]
 80060b2:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d004      	beq.n	80060c6 <sendmsg+0x4a>
		mboxp->tail->next = mp;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	e002      	b.n	80060cc <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	609a      	str	r2, [r3, #8]
}
 80060d2:	bf00      	nop
 80060d4:	3718      	adds	r7, #24
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b084      	sub	sp, #16
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d102      	bne.n	80060fe <recvmsg+0x24>
		mboxp->tail = NULL;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800610a:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	461a      	mov	r2, r3
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d004      	beq.n	8006128 <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	6892      	ldr	r2, [r2, #8]
 8006126:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d004      	beq.n	800613a <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	68d2      	ldr	r2, [r2, #12]
 8006138:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f000 fb95 	bl	8006870 <kzmem_free>
}
 8006146:	bf00      	nop
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
	...

08006150 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b086      	sub	sp, #24
 8006154:	af00      	add	r7, sp, #0
 8006156:	4603      	mov	r3, r0
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
 800615c:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 800615e:	7bfb      	ldrb	r3, [r7, #15]
 8006160:	011b      	lsls	r3, r3, #4
 8006162:	4a0f      	ldr	r2, [pc, #60]	; (80061a0 <thread_send+0x50>)
 8006164:	4413      	add	r3, r2
 8006166:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 8006168:	f7ff fd6e 	bl	8005c48 <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 800616c:	4b0d      	ldr	r3, [pc, #52]	; (80061a4 <thread_send+0x54>)
 800616e:	6819      	ldr	r1, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	6978      	ldr	r0, [r7, #20]
 8006176:	f7ff ff81 	bl	800607c <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d008      	beq.n	8006194 <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a07      	ldr	r2, [pc, #28]	; (80061a4 <thread_send+0x54>)
 8006188:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 800618a:	6978      	ldr	r0, [r7, #20]
 800618c:	f7ff ffa5 	bl	80060da <recvmsg>
		putcurrent(); /* M\CubN */
 8006190:	f7ff fd5a 	bl	8005c48 <putcurrent>
	}
	
	return size;
 8006194:	68bb      	ldr	r3, [r7, #8]
}
 8006196:	4618      	mov	r0, r3
 8006198:	3718      	adds	r7, #24
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	2006176c 	.word	0x2006176c
 80061a4:	200611f0 	.word	0x200611f0

080061a8 <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b086      	sub	sp, #24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	4603      	mov	r3, r0
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
 80061b4:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 80061b6:	7bfb      	ldrb	r3, [r7, #15]
 80061b8:	011b      	lsls	r3, r3, #4
 80061ba:	4a10      	ldr	r2, [pc, #64]	; (80061fc <thread_recv+0x54>)
 80061bc:	4413      	add	r3, r2
 80061be:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <thread_recv+0x24>
		kz_sysdown();
 80061c8:	f000 f9f0 	bl	80065ac <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 80061cc:	4b0c      	ldr	r3, [pc, #48]	; (8006200 <thread_recv+0x58>)
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d102      	bne.n	80061e2 <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 80061dc:	f04f 33ff 	mov.w	r3, #4294967295
 80061e0:	e008      	b.n	80061f4 <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 80061e2:	6978      	ldr	r0, [r7, #20]
 80061e4:	f7ff ff79 	bl	80060da <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 80061e8:	f7ff fd2e 	bl	8005c48 <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 80061ec:	4b04      	ldr	r3, [pc, #16]	; (8006200 <thread_recv+0x58>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f2:	68db      	ldr	r3, [r3, #12]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	2006176c 	.word	0x2006176c
 8006200:	200611f0 	.word	0x200611f0

08006204 <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	4603      	mov	r3, r0
 800620c:	6039      	str	r1, [r7, #0]
 800620e:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8006210:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006214:	4905      	ldr	r1, [pc, #20]	; (800622c <thread_setintr+0x28>)
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 800621c:	f7ff fd14 	bl	8005c48 <putcurrent>
	
	return 0;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	3708      	adds	r7, #8
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop
 800622c:	200615b4 	.word	0x200615b4

08006230 <thread_tsleep>:

static int thread_tsleep(int time)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 8006238:	4b0e      	ldr	r3, [pc, #56]	; (8006274 <thread_tsleep+0x44>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 8006240:	4b0d      	ldr	r3, [pc, #52]	; (8006278 <thread_tsleep+0x48>)
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d005      	beq.n	8006254 <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 8006248:	4b0b      	ldr	r3, [pc, #44]	; (8006278 <thread_tsleep+0x48>)
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	4a09      	ldr	r2, [pc, #36]	; (8006274 <thread_tsleep+0x44>)
 800624e:	6812      	ldr	r2, [r2, #0]
 8006250:	605a      	str	r2, [r3, #4]
 8006252:	e003      	b.n	800625c <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 8006254:	4b07      	ldr	r3, [pc, #28]	; (8006274 <thread_tsleep+0x44>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a07      	ldr	r2, [pc, #28]	; (8006278 <thread_tsleep+0x48>)
 800625a:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 800625c:	4b05      	ldr	r3, [pc, #20]	; (8006274 <thread_tsleep+0x44>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a05      	ldr	r2, [pc, #20]	; (8006278 <thread_tsleep+0x48>)
 8006262:	6053      	str	r3, [r2, #4]
	
	return 0;
 8006264:	2300      	movs	r3, #0
}
 8006266:	4618      	mov	r0, r3
 8006268:	370c      	adds	r7, #12
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
 8006272:	bf00      	nop
 8006274:	200611f0 	.word	0x200611f0
 8006278:	20061864 	.word	0x20061864

0800627c <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 800627c:	b5b0      	push	{r4, r5, r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af02      	add	r7, sp, #8
 8006282:	4603      	mov	r3, r0
 8006284:	6039      	str	r1, [r7, #0]
 8006286:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8006288:	79fb      	ldrb	r3, [r7, #7]
 800628a:	2b0c      	cmp	r3, #12
 800628c:	f200 809d 	bhi.w	80063ca <call_functions+0x14e>
 8006290:	a201      	add	r2, pc, #4	; (adr r2, 8006298 <call_functions+0x1c>)
 8006292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006296:	bf00      	nop
 8006298:	080062cd 	.word	0x080062cd
 800629c:	080062f9 	.word	0x080062f9
 80062a0:	080062ff 	.word	0x080062ff
 80062a4:	0800630b 	.word	0x0800630b
 80062a8:	08006317 	.word	0x08006317
 80062ac:	08006329 	.word	0x08006329
 80062b0:	08006335 	.word	0x08006335
 80062b4:	08006347 	.word	0x08006347
 80062b8:	08006359 	.word	0x08006359
 80062bc:	0800636b 	.word	0x0800636b
 80062c0:	08006385 	.word	0x08006385
 80062c4:	0800639f 	.word	0x0800639f
 80062c8:	080063b9 	.word	0x080063b9
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	6818      	ldr	r0, [r3, #0]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	6859      	ldr	r1, [r3, #4]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	689c      	ldr	r4, [r3, #8]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	68dd      	ldr	r5, [r3, #12]
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	683a      	ldr	r2, [r7, #0]
 80062e2:	6952      	ldr	r2, [r2, #20]
 80062e4:	9201      	str	r2, [sp, #4]
 80062e6:	9300      	str	r3, [sp, #0]
 80062e8:	462b      	mov	r3, r5
 80062ea:	4622      	mov	r2, r4
 80062ec:	f7ff fd0e 	bl	8005d0c <thread_run>
 80062f0:	4602      	mov	r2, r0
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 80062f6:	e069      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 80062f8:	f7ff fe46 	bl	8005f88 <thread_exit>
			break;
 80062fc:	e066      	b.n	80063cc <call_functions+0x150>
			case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 80062fe:	f7ff fe5d 	bl	8005fbc <thread_wait>
 8006302:	4602      	mov	r2, r0
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	601a      	str	r2, [r3, #0]
			break;
 8006308:	e060      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 800630a:	f7ff fe5e 	bl	8005fca <thread_sleep>
 800630e:	4602      	mov	r2, r0
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	601a      	str	r2, [r3, #0]
			break;
 8006314:	e05a      	b.n	80063cc <call_functions+0x150>
			case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4618      	mov	r0, r3
 800631c:	f7ff fe5e 	bl	8005fdc <thread_wakeup>
 8006320:	4602      	mov	r2, r0
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	605a      	str	r2, [r3, #4]
			break;
 8006326:	e051      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 8006328:	f7ff fe6a 	bl	8006000 <thread_getid>
 800632c:	4602      	mov	r2, r0
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	601a      	str	r2, [r3, #0]
			break;
 8006332:	e04b      	b.n	80063cc <call_functions+0x150>
			case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4618      	mov	r0, r3
 800633a:	f7ff fe6b 	bl	8006014 <thread_chpri>
 800633e:	4602      	mov	r2, r0
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	605a      	str	r2, [r3, #4]
			break;
 8006344:	e042      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff fe7a 	bl	8006044 <thread_kmalloc>
 8006350:	4602      	mov	r2, r0
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	605a      	str	r2, [r3, #4]
			break;
 8006356:	e039      	b.n	80063cc <call_functions+0x150>
			case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff fe7f 	bl	8006060 <thread_kmfree>
 8006362:	4602      	mov	r2, r0
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	605a      	str	r2, [r3, #4]
			break;
 8006368:	e030      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	7818      	ldrb	r0, [r3, #0]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	6859      	ldr	r1, [r3, #4]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	461a      	mov	r2, r3
 8006378:	f7ff feea 	bl	8006150 <thread_send>
 800637c:	4602      	mov	r2, r0
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 8006382:	e023      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	7818      	ldrb	r0, [r3, #0]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	6859      	ldr	r1, [r3, #4]
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	461a      	mov	r2, r3
 8006392:	f7ff ff09 	bl	80061a8 <thread_recv>
 8006396:	4602      	mov	r2, r0
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 800639c:	e016      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	4619      	mov	r1, r3
 80063aa:	4610      	mov	r0, r2
 80063ac:	f7ff ff2a 	bl	8006204 <thread_setintr>
 80063b0:	4602      	mov	r2, r0
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
				break;
 80063b6:	e009      	b.n	80063cc <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4618      	mov	r0, r3
 80063be:	f7ff ff37 	bl	8006230 <thread_tsleep>
 80063c2:	4602      	mov	r2, r0
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	605a      	str	r2, [r3, #4]
			break;
 80063c8:	e000      	b.n	80063cc <call_functions+0x150>
		default:
			break;
 80063ca:	bf00      	nop
	}
}
 80063cc:	bf00      	nop
 80063ce:	3708      	adds	r7, #8
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bdb0      	pop	{r4, r5, r7, pc}

080063d4 <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	4603      	mov	r3, r0
 80063dc:	6039      	str	r1, [r7, #0]
 80063de:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 80063e0:	f7ff fbf0 	bl	8005bc4 <getcurrent>
	call_functions(type, p);
 80063e4:	79fb      	ldrb	r3, [r7, #7]
 80063e6:	6839      	ldr	r1, [r7, #0]
 80063e8:	4618      	mov	r0, r3
 80063ea:	f7ff ff47 	bl	800627c <call_functions>
}
 80063ee:	bf00      	nop
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	4603      	mov	r3, r0
 8006400:	6039      	str	r1, [r7, #0]
 8006402:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 8006404:	4b05      	ldr	r3, [pc, #20]	; (800641c <srvcall_proc+0x24>)
 8006406:	2200      	movs	r2, #0
 8006408:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 800640a:	79fb      	ldrb	r3, [r7, #7]
 800640c:	6839      	ldr	r1, [r7, #0]
 800640e:	4618      	mov	r0, r3
 8006410:	f7ff ff34 	bl	800627c <call_functions>
}
 8006414:	bf00      	nop
 8006416:	3708      	adds	r7, #8
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}
 800641c:	200611f0 	.word	0x200611f0

08006420 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 8006426:	2300      	movs	r3, #0
 8006428:	607b      	str	r3, [r7, #4]
 800642a:	e008      	b.n	800643e <schedule+0x1e>
		if (readyque[i].head) /*  */
 800642c:	4a0e      	ldr	r2, [pc, #56]	; (8006468 <schedule+0x48>)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d106      	bne.n	8006446 <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	3301      	adds	r3, #1
 800643c:	607b      	str	r3, [r7, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2b0f      	cmp	r3, #15
 8006442:	ddf3      	ble.n	800642c <schedule+0xc>
 8006444:	e000      	b.n	8006448 <schedule+0x28>
			break;
 8006446:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b10      	cmp	r3, #16
 800644c:	d101      	bne.n	8006452 <schedule+0x32>
	kz_sysdown();
 800644e:	f000 f8ad 	bl	80065ac <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 8006452:	4a05      	ldr	r2, [pc, #20]	; (8006468 <schedule+0x48>)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800645a:	4a04      	ldr	r2, [pc, #16]	; (800646c <schedule+0x4c>)
 800645c:	6013      	str	r3, [r2, #0]
}
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	200617e4 	.word	0x200617e4
 800646c:	200611f0 	.word	0x200611f0

08006470 <syscall_intr>:

static void syscall_intr(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 8006474:	4b06      	ldr	r3, [pc, #24]	; (8006490 <syscall_intr+0x20>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800647c:	4b04      	ldr	r3, [pc, #16]	; (8006490 <syscall_intr+0x20>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006482:	4619      	mov	r1, r3
 8006484:	4610      	mov	r0, r2
 8006486:	f7ff ffa5 	bl	80063d4 <syscall_proc>
}
 800648a:	bf00      	nop
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	200611f0 	.word	0x200611f0

08006494 <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	4603      	mov	r3, r0
 800649c:	6039      	str	r1, [r7, #0]
 800649e:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 80064a0:	4b0d      	ldr	r3, [pc, #52]	; (80064d8 <thread_intr+0x44>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	63da      	str	r2, [r3, #60]	; 0x3c
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type])
 80064a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80064ac:	4a0b      	ldr	r2, [pc, #44]	; (80064dc <thread_intr+0x48>)
 80064ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d005      	beq.n	80064c2 <thread_intr+0x2e>
		handlers[type]();
 80064b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80064ba:	4a08      	ldr	r2, [pc, #32]	; (80064dc <thread_intr+0x48>)
 80064bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064c0:	4798      	blx	r3
	
	schedule(); /* XbhXPW[O */
 80064c2:	f7ff ffad 	bl	8006420 <schedule>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 80064c6:	4b04      	ldr	r3, [pc, #16]	; (80064d8 <thread_intr+0x44>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80064cc:	f7ff fb21 	bl	8005b12 <_dispatch_int>
	/*  */
}
 80064d0:	bf00      	nop
 80064d2:	3708      	adds	r7, #8
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}
 80064d8:	200611f0 	.word	0x200611f0
 80064dc:	200615b4 	.word	0x200615b4

080064e0 <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b086      	sub	sp, #24
 80064e4:	af02      	add	r7, sp, #8
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
 80064ec:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 80064ee:	f000 f965 	bl	80067bc <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 80064f2:	4b25      	ldr	r3, [pc, #148]	; (8006588 <kz_start+0xa8>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 80064f8:	2280      	movs	r2, #128	; 0x80
 80064fa:	2100      	movs	r1, #0
 80064fc:	4823      	ldr	r0, [pc, #140]	; (800658c <kz_start+0xac>)
 80064fe:	f000 fbbc 	bl	8006c7a <memset>
	memset(threads,  0, sizeof(threads));
 8006502:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8006506:	2100      	movs	r1, #0
 8006508:	4821      	ldr	r0, [pc, #132]	; (8006590 <kz_start+0xb0>)
 800650a:	f000 fbb6 	bl	8006c7a <memset>
	memset(handlers, 0, sizeof(handlers));
 800650e:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8006512:	2100      	movs	r1, #0
 8006514:	481f      	ldr	r0, [pc, #124]	; (8006594 <kz_start+0xb4>)
 8006516:	f000 fbb0 	bl	8006c7a <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 800651a:	2270      	movs	r2, #112	; 0x70
 800651c:	2100      	movs	r1, #0
 800651e:	481e      	ldr	r0, [pc, #120]	; (8006598 <kz_start+0xb8>)
 8006520:	f000 fbab 	bl	8006c7a <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8006524:	2208      	movs	r2, #8
 8006526:	2100      	movs	r1, #0
 8006528:	481c      	ldr	r0, [pc, #112]	; (800659c <kz_start+0xbc>)
 800652a:	f000 fba6 	bl	8006c7a <memset>
	memset(timque, 0, sizeof(timque));
 800652e:	2208      	movs	r2, #8
 8006530:	2100      	movs	r1, #0
 8006532:	481b      	ldr	r0, [pc, #108]	; (80065a0 <kz_start+0xc0>)
 8006534:	f000 fba1 	bl	8006c7a <memset>
	
	/* nho^ */
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 8006538:	491a      	ldr	r1, [pc, #104]	; (80065a4 <kz_start+0xc4>)
 800653a:	200b      	movs	r0, #11
 800653c:	f7ff fe62 	bl	8006204 <thread_setintr>
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 8006540:	4919      	ldr	r1, [pc, #100]	; (80065a8 <kz_start+0xc8>)
 8006542:	200f      	movs	r0, #15
 8006544:	f7ff fe5e 	bl	8006204 <thread_setintr>
	
	// Dx
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_5, 0);
 8006548:	2200      	movs	r2, #0
 800654a:	2105      	movs	r1, #5
 800654c:	f06f 0004 	mvn.w	r0, #4
 8006550:	f7f9 fef5 	bl	800033e <HAL_NVIC_SetPriority>
	
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	9301      	str	r3, [sp, #4]
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	68b9      	ldr	r1, [r7, #8]
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f7ff fbd2 	bl	8005d0c <thread_run>
 8006568:	4603      	mov	r3, r0
 800656a:	461a      	mov	r2, r3
 800656c:	4b06      	ldr	r3, [pc, #24]	; (8006588 <kz_start+0xa8>)
 800656e:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8006570:	f000 f84e 	bl	8006610 <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8006574:	4b04      	ldr	r3, [pc, #16]	; (8006588 <kz_start+0xa8>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800657a:	f7ff fab5 	bl	8005ae8 <_dispatch>
	
	/*  */
}
 800657e:	bf00      	nop
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	200611f0 	.word	0x200611f0
 800658c:	200617e4 	.word	0x200617e4
 8006590:	200611f4 	.word	0x200611f4
 8006594:	200615b4 	.word	0x200615b4
 8006598:	2006176c 	.word	0x2006176c
 800659c:	200617dc 	.word	0x200617dc
 80065a0:	20061864 	.word	0x20061864
 80065a4:	08006471 	.word	0x08006471
 80065a8:	08006635 	.word	0x08006635

080065ac <kz_sysdown>:

void kz_sysdown(void)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	af00      	add	r7, sp, #0
	puts("system error!\n");
 80065b0:	4801      	ldr	r0, [pc, #4]	; (80065b8 <kz_sysdown+0xc>)
 80065b2:	f000 fb07 	bl	8006bc4 <puts>
	while (1)
 80065b6:	e7fe      	b.n	80065b6 <kz_sysdown+0xa>
 80065b8:	08006e7c 	.word	0x08006e7c

080065bc <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	4603      	mov	r3, r0
 80065c4:	6039      	str	r1, [r7, #0]
 80065c6:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 80065c8:	4b08      	ldr	r3, [pc, #32]	; (80065ec <kz_syscall+0x30>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	79fa      	ldrb	r2, [r7, #7]
 80065ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	current->syscall.param = param;
 80065d2:	4b06      	ldr	r3, [pc, #24]	; (80065ec <kz_syscall+0x30>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	683a      	ldr	r2, [r7, #0]
 80065d8:	639a      	str	r2, [r3, #56]	; 0x38
	__asm volatile("    SVC %0 \n" : : "I" (0));
 80065da:	df00      	svc	0
	__asm volatile("    NOP \n");
 80065dc:	bf00      	nop
}
 80065de:	bf00      	nop
 80065e0:	370c      	adds	r7, #12
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	200611f0 	.word	0x200611f0

080065f0 <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	4603      	mov	r3, r0
 80065f8:	6039      	str	r1, [r7, #0]
 80065fa:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 80065fc:	79fb      	ldrb	r3, [r7, #7]
 80065fe:	6839      	ldr	r1, [r7, #0]
 8006600:	4618      	mov	r0, r3
 8006602:	f7ff fef9 	bl	80063f8 <srvcall_proc>
}
 8006606:	bf00      	nop
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
	...

08006610 <SysTick_init>:
	return mng_time.time_s;
}

/* Systick */
void static SysTick_init(void)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 8006614:	4b05      	ldr	r3, [pc, #20]	; (800662c <SysTick_init+0x1c>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a05      	ldr	r2, [pc, #20]	; (8006630 <SysTick_init+0x20>)
 800661a:	fba2 2303 	umull	r2, r3, r2, r3
 800661e:	099b      	lsrs	r3, r3, #6
 8006620:	4618      	mov	r0, r3
 8006622:	f7ff faad 	bl	8005b80 <SysTick_Config>
}
 8006626:	bf00      	nop
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	2004005c 	.word	0x2004005c
 8006630:	10624dd3 	.word	0x10624dd3

08006634 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 8006638:	4b0a      	ldr	r3, [pc, #40]	; (8006664 <SysTick_Handler+0x30>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	3301      	adds	r3, #1
 800663e:	4a09      	ldr	r2, [pc, #36]	; (8006664 <SysTick_Handler+0x30>)
 8006640:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8006642:	4b08      	ldr	r3, [pc, #32]	; (8006664 <SysTick_Handler+0x30>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800664a:	d107      	bne.n	800665c <SysTick_Handler+0x28>
		mng_time.time_s++;
 800664c:	4b05      	ldr	r3, [pc, #20]	; (8006664 <SysTick_Handler+0x30>)
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	3301      	adds	r3, #1
 8006652:	4a04      	ldr	r2, [pc, #16]	; (8006664 <SysTick_Handler+0x30>)
 8006654:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 8006656:	4b03      	ldr	r3, [pc, #12]	; (8006664 <SysTick_Handler+0x30>)
 8006658:	2200      	movs	r2, #0
 800665a:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 800665c:	f000 f804 	bl	8006668 <mng_tsleep>
}
 8006660:	bf00      	nop
 8006662:	bd80      	pop	{r7, pc}
 8006664:	200617dc 	.word	0x200617dc

08006668 <mng_tsleep>:

static void mng_tsleep(void){
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
    int i;
    kz_thread *current_task;
    kz_thread *prev_task;

    current_task = timque[0].head;
 800666e:	4b35      	ldr	r3, [pc, #212]	; (8006744 <mng_tsleep+0xdc>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	607b      	str	r3, [r7, #4]
    prev_task = timque[0].head;
 8006674:	4b33      	ldr	r3, [pc, #204]	; (8006744 <mng_tsleep+0xdc>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	603b      	str	r3, [r7, #0]

    while(NULL != current_task){
 800667a:	e059      	b.n	8006730 <mng_tsleep+0xc8>
        if(0 == current_task->time){
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d14b      	bne.n	800671c <mng_tsleep+0xb4>
            /* fB[L[*/
            if(readyque[current_task->priority].tail) {
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	69db      	ldr	r3, [r3, #28]
 8006688:	4a2f      	ldr	r2, [pc, #188]	; (8006748 <mng_tsleep+0xe0>)
 800668a:	00db      	lsls	r3, r3, #3
 800668c:	4413      	add	r3, r2
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d008      	beq.n	80066a6 <mng_tsleep+0x3e>
            	readyque[current_task->priority].tail->next = current_task;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	69db      	ldr	r3, [r3, #28]
 8006698:	4a2b      	ldr	r2, [pc, #172]	; (8006748 <mng_tsleep+0xe0>)
 800669a:	00db      	lsls	r3, r3, #3
 800669c:	4413      	add	r3, r2
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	e005      	b.n	80066b2 <mng_tsleep+0x4a>
            }else{
            	readyque[current_task->priority].head = current_task;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	69db      	ldr	r3, [r3, #28]
 80066aa:	4927      	ldr	r1, [pc, #156]	; (8006748 <mng_tsleep+0xe0>)
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
            }
            readyque[current_task->priority].tail = current_task;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	4a24      	ldr	r2, [pc, #144]	; (8006748 <mng_tsleep+0xe0>)
 80066b8:	00db      	lsls	r3, r3, #3
 80066ba:	4413      	add	r3, r2
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	605a      	str	r2, [r3, #4]
            current_task->flags |= KZ_THREAD_FLAG_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c4:	f043 0201 	orr.w	r2, r3, #1
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	625a      	str	r2, [r3, #36]	; 0x24
            /* timqueO */
            /*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
            prev_task->t_next = current_task->t_next;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685a      	ldr	r2, [r3, #4]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	605a      	str	r2, [r3, #4]
            /*   timqueO^XNtimque */
            if(current_task == timque[0].head){
 80066d4:	4b1b      	ldr	r3, [pc, #108]	; (8006744 <mng_tsleep+0xdc>)
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d10f      	bne.n	80066fe <mng_tsleep+0x96>
            	/*   O^XNtimque */
            	if(NULL == current_task->t_next){
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d106      	bne.n	80066f4 <mng_tsleep+0x8c>
            		/*    timqueNULL */
            		timque[0].head = NULL;
 80066e6:	4b17      	ldr	r3, [pc, #92]	; (8006744 <mng_tsleep+0xdc>)
 80066e8:	2200      	movs	r2, #0
 80066ea:	601a      	str	r2, [r3, #0]
            		timque[0].tail = NULL;
 80066ec:	4b15      	ldr	r3, [pc, #84]	; (8006744 <mng_tsleep+0xdc>)
 80066ee:	2200      	movs	r2, #0
 80066f0:	605a      	str	r2, [r3, #4]
 80066f2:	e00c      	b.n	800670e <mng_tsleep+0xa6>
            	/*   O^XNO^XN */
            	}else{
            		/*   timque^XNt_next */
            		timque[0].head = current_task->t_next;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	4a12      	ldr	r2, [pc, #72]	; (8006744 <mng_tsleep+0xdc>)
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	e007      	b.n	800670e <mng_tsleep+0xa6>
            	}
            /*   O^XNtimque */
            }else if(current_task == timque[0].tail){
 80066fe:	4b11      	ldr	r3, [pc, #68]	; (8006744 <mng_tsleep+0xdc>)
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	429a      	cmp	r2, r3
 8006706:	d102      	bne.n	800670e <mng_tsleep+0xa6>
            	/*   timqueO^XN */
            	timque[0].tail = prev_task;
 8006708:	4a0e      	ldr	r2, [pc, #56]	; (8006744 <mng_tsleep+0xdc>)
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	6053      	str	r3, [r2, #4]
            }
            /* timqueOAfBXpb`^XNnext|C^NA */
            current_task->t_next = NULL;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	605a      	str	r2, [r3, #4]
            /* ^XNXV */
            current_task = prev_task->t_next;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	607b      	str	r3, [r7, #4]
 800671a:	e009      	b.n	8006730 <mng_tsleep+0xc8>

        }else{
        	/* 1 */
        	current_task->time--;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	1e5a      	subs	r2, r3, #1
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	609a      	str	r2, [r3, #8]
            /* O^XNXV */
        	prev_task = current_task;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	603b      	str	r3, [r7, #0]
            /* ^XNXV */
            current_task = current_task->t_next;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	607b      	str	r3, [r7, #4]
    while(NULL != current_task){
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1a2      	bne.n	800667c <mng_tsleep+0x14>
        }
    }
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop
 8006744:	20061864 	.word	0x20061864
 8006748:	200617e4 	.word	0x200617e4

0800674c <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8006754:	4b18      	ldr	r3, [pc, #96]	; (80067b8 <kzmem_init_pool+0x6c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	3308      	adds	r3, #8
 800675e:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8006760:	2300      	movs	r3, #0
 8006762:	617b      	str	r3, [r7, #20]
 8006764:	e01d      	b.n	80067a2 <kzmem_init_pool+0x56>
    *mpp = mp;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	693a      	ldr	r2, [r7, #16]
 800676a:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 800676c:	2208      	movs	r2, #8
 800676e:	2100      	movs	r1, #0
 8006770:	6938      	ldr	r0, [r7, #16]
 8006772:	f000 fa82 	bl	8006c7a <memset>
    mp->size = p->size;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	4413      	add	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
    area += p->size;
 800678e:	4b0a      	ldr	r3, [pc, #40]	; (80067b8 <kzmem_init_pool+0x6c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6812      	ldr	r2, [r2, #0]
 8006796:	4413      	add	r3, r2
 8006798:	4a07      	ldr	r2, [pc, #28]	; (80067b8 <kzmem_init_pool+0x6c>)
 800679a:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	3301      	adds	r3, #1
 80067a0:	617b      	str	r3, [r7, #20]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685a      	ldr	r2, [r3, #4]
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	dcdc      	bgt.n	8006766 <kzmem_init_pool+0x1a>
  }

  return 0;
 80067ac:	2300      	movs	r3, #0
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3718      	adds	r7, #24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	20040058 	.word	0x20040058

080067bc <kzmem_init>:

/* I */
int kzmem_init(void)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80067c2:	2300      	movs	r3, #0
 80067c4:	607b      	str	r3, [r7, #4]
 80067c6:	e00c      	b.n	80067e2 <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	4613      	mov	r3, r2
 80067cc:	005b      	lsls	r3, r3, #1
 80067ce:	4413      	add	r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	4a08      	ldr	r2, [pc, #32]	; (80067f4 <kzmem_init+0x38>)
 80067d4:	4413      	add	r3, r2
 80067d6:	4618      	mov	r0, r3
 80067d8:	f7ff ffb8 	bl	800674c <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	3301      	adds	r3, #1
 80067e0:	607b      	str	r3, [r7, #4]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b04      	cmp	r3, #4
 80067e6:	d9ef      	bls.n	80067c8 <kzmem_init+0xc>
  }
  return 0;
 80067e8:	2300      	movs	r3, #0
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	2004001c 	.word	0x2004001c

080067f8 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b086      	sub	sp, #24
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006800:	2300      	movs	r3, #0
 8006802:	617b      	str	r3, [r7, #20]
 8006804:	e027      	b.n	8006856 <kzmem_alloc+0x5e>
    p = &pool[i];
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	4613      	mov	r3, r2
 800680a:	005b      	lsls	r3, r3, #1
 800680c:	4413      	add	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4a16      	ldr	r2, [pc, #88]	; (800686c <kzmem_alloc+0x74>)
 8006812:	4413      	add	r3, r2
 8006814:	613b      	str	r3, [r7, #16]
    if (size <= p->size - sizeof(kzmem_block)) {
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f1a3 0208 	sub.w	r2, r3, #8
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	429a      	cmp	r2, r3
 8006822:	d315      	bcc.n	8006850 <kzmem_alloc+0x58>
      if (p->free == NULL) { /* (EubNs) */
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d103      	bne.n	8006834 <kzmem_alloc+0x3c>
		kz_sysdown();
 800682c:	f7ff febe 	bl	80065ac <kz_sysdown>
		return NULL;
 8006830:	2300      	movs	r3, #0
 8006832:	e016      	b.n	8006862 <kzmem_alloc+0x6a>
      }
      /* NXg */
      mp = p->free;
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	60fb      	str	r3, [r7, #12]
      p->free = p->free->next;
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	609a      	str	r2, [r3, #8]
      mp->next = NULL;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2200      	movs	r2, #0
 8006848:	601a      	str	r2, [r3, #0]
      /*
       * p\CEubN\
       * CAhXD
       */
      return mp + 1;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	3308      	adds	r3, #8
 800684e:	e008      	b.n	8006862 <kzmem_alloc+0x6a>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	3301      	adds	r3, #1
 8006854:	617b      	str	r3, [r7, #20]
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2b04      	cmp	r3, #4
 800685a:	d9d4      	bls.n	8006806 <kzmem_alloc+0xe>
    }
  }

  /* wTCYi[Ev[ */
  kz_sysdown();
 800685c:	f7ff fea6 	bl	80065ac <kz_sysdown>
  return NULL;
 8006860:	2300      	movs	r3, #0
}
 8006862:	4618      	mov	r0, r3
 8006864:	3718      	adds	r7, #24
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	2004001c 	.word	0x2004001c

08006870 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  int i;
  kzmem_block *mp;
  kzmem_pool *p;

  /* O()EubN\ */
  mp = ((kzmem_block *)mem - 1);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	3b08      	subs	r3, #8
 800687c:	613b      	str	r3, [r7, #16]

  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800687e:	2300      	movs	r3, #0
 8006880:	617b      	str	r3, [r7, #20]
 8006882:	e018      	b.n	80068b6 <kzmem_free+0x46>
    p = &pool[i];
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	4613      	mov	r3, r2
 8006888:	005b      	lsls	r3, r3, #1
 800688a:	4413      	add	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	4a0e      	ldr	r2, [pc, #56]	; (80068c8 <kzmem_free+0x58>)
 8006890:	4413      	add	r3, r2
 8006892:	60fb      	str	r3, [r7, #12]
    if (mp->size == p->size) {
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	685a      	ldr	r2, [r3, #4]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	429a      	cmp	r2, r3
 800689e:	d107      	bne.n	80068b0 <kzmem_free+0x40>
      /* NXg */
      mp->next = p->free;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	601a      	str	r2, [r3, #0]
      p->free = mp;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	693a      	ldr	r2, [r7, #16]
 80068ac:	609a      	str	r2, [r3, #8]
      return;
 80068ae:	e007      	b.n	80068c0 <kzmem_free+0x50>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	3301      	adds	r3, #1
 80068b4:	617b      	str	r3, [r7, #20]
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	2b04      	cmp	r3, #4
 80068ba:	d9e3      	bls.n	8006884 <kzmem_free+0x14>
    }
  }

  kz_sysdown();
 80068bc:	f7ff fe76 	bl	80065ac <kz_sysdown>
}
 80068c0:	3718      	adds	r7, #24
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	2004001c 	.word	0x2004001c

080068cc <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b08c      	sub	sp, #48	; 0x30
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	607a      	str	r2, [r7, #4]
 80068d8:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 80068ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ec:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 80068ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068f0:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 80068f2:	f107 0314 	add.w	r3, r7, #20
 80068f6:	4619      	mov	r1, r3
 80068f8:	2000      	movs	r0, #0
 80068fa:	f7ff fe5f 	bl	80065bc <kz_syscall>
  return param.un.run.ret;
 80068fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006900:	4618      	mov	r0, r3
 8006902:	3730      	adds	r7, #48	; 0x30
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <kz_exit>:

void kz_exit(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 800690c:	2100      	movs	r1, #0
 800690e:	2001      	movs	r0, #1
 8006910:	f7ff fe54 	bl	80065bc <kz_syscall>
}
 8006914:	bf00      	nop
 8006916:	bd80      	pop	{r7, pc}

08006918 <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b088      	sub	sp, #32
 800691c:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 800691e:	1d3b      	adds	r3, r7, #4
 8006920:	4619      	mov	r1, r3
 8006922:	2003      	movs	r0, #3
 8006924:	f7ff fe4a 	bl	80065bc <kz_syscall>
  return param.un.sleep.ret;
 8006928:	687b      	ldr	r3, [r7, #4]
}
 800692a:	4618      	mov	r0, r3
 800692c:	3720      	adds	r7, #32
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}

08006932 <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b088      	sub	sp, #32
 8006936:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8006938:	1d3b      	adds	r3, r7, #4
 800693a:	4619      	mov	r1, r3
 800693c:	2005      	movs	r0, #5
 800693e:	f7ff fe3d 	bl	80065bc <kz_syscall>
  return param.un.getid.ret;
 8006942:	687b      	ldr	r3, [r7, #4]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3720      	adds	r7, #32
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <kz_chpri>:

int kz_chpri(int priority)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b08a      	sub	sp, #40	; 0x28
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8006958:	f107 030c 	add.w	r3, r7, #12
 800695c:	4619      	mov	r1, r3
 800695e:	2006      	movs	r0, #6
 8006960:	f7ff fe2c 	bl	80065bc <kz_syscall>
  return param.un.chpri.ret;
 8006964:	693b      	ldr	r3, [r7, #16]
}
 8006966:	4618      	mov	r0, r3
 8006968:	3728      	adds	r7, #40	; 0x28
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b08a      	sub	sp, #40	; 0x28
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 800697a:	f107 030c 	add.w	r3, r7, #12
 800697e:	4619      	mov	r1, r3
 8006980:	2007      	movs	r0, #7
 8006982:	f7ff fe1b 	bl	80065bc <kz_syscall>
  //consdrv_send_write("malloc ");
  //consdrv_send_write_wrapper(param.un.kmalloc.ret);
  return param.un.kmalloc.ret;
 8006986:	693b      	ldr	r3, [r7, #16]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3728      	adds	r7, #40	; 0x28
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <kz_kmfree>:

int kz_kmfree(void *p)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b08a      	sub	sp, #40	; 0x28
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 800699c:	f107 030c 	add.w	r3, r7, #12
 80069a0:	4619      	mov	r1, r3
 80069a2:	2008      	movs	r0, #8
 80069a4:	f7ff fe0a 	bl	80065bc <kz_syscall>
  //consdrv_send_write("free ");
  //consdrv_send_write_wrapper(p);
  return param.un.kmfree.ret;
 80069a8:	693b      	ldr	r3, [r7, #16]
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3728      	adds	r7, #40	; 0x28
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b08c      	sub	sp, #48	; 0x30
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	4603      	mov	r3, r0
 80069ba:	60b9      	str	r1, [r7, #8]
 80069bc:	607a      	str	r2, [r7, #4]
 80069be:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 80069c0:	7bfb      	ldrb	r3, [r7, #15]
 80069c2:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 80069cc:	f107 0314 	add.w	r3, r7, #20
 80069d0:	4619      	mov	r1, r3
 80069d2:	2009      	movs	r0, #9
 80069d4:	f7ff fdf2 	bl	80065bc <kz_syscall>
  return param.un.send.ret;
 80069d8:	6a3b      	ldr	r3, [r7, #32]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3730      	adds	r7, #48	; 0x30
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b08c      	sub	sp, #48	; 0x30
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	4603      	mov	r3, r0
 80069ea:	60b9      	str	r1, [r7, #8]
 80069ec:	607a      	str	r2, [r7, #4]
 80069ee:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 80069f0:	7bfb      	ldrb	r3, [r7, #15]
 80069f2:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 80069fc:	f107 0314 	add.w	r3, r7, #20
 8006a00:	4619      	mov	r1, r3
 8006a02:	200a      	movs	r0, #10
 8006a04:	f7ff fdda 	bl	80065bc <kz_syscall>
  return param.un.recv.ret;
 8006a08:	6a3b      	ldr	r3, [r7, #32]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3730      	adds	r7, #48	; 0x30
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b08a      	sub	sp, #40	; 0x28
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	4603      	mov	r3, r0
 8006a1a:	6039      	str	r1, [r7, #0]
 8006a1c:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 8006a1e:	88fb      	ldrh	r3, [r7, #6]
 8006a20:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 8006a26:	f107 030c 	add.w	r3, r7, #12
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	200b      	movs	r0, #11
 8006a2e:	f7ff fdc5 	bl	80065bc <kz_syscall>
  return param.un.setintr.ret;
 8006a32:	697b      	ldr	r3, [r7, #20]
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3728      	adds	r7, #40	; 0x28
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <kx_wakeup>:
}

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b08a      	sub	sp, #40	; 0x28
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 8006a48:	f107 030c 	add.w	r3, r7, #12
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	2004      	movs	r0, #4
 8006a50:	f7ff fdce 	bl	80065f0 <kz_srvcall>
  return param.un.wakeup.ret;
 8006a54:	693b      	ldr	r3, [r7, #16]
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3728      	adds	r7, #40	; 0x28
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
	...

08006a60 <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8006a60:	b590      	push	{r4, r7, lr}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 8006a66:	2312      	movs	r3, #18
 8006a68:	603b      	str	r3, [r7, #0]
	
	// 
	for (i = 0; i < size; i++) {
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	607b      	str	r3, [r7, #4]
 8006a6e:	e03e      	b.n	8006aee <pin_function_init+0x8e>
		// GPIO
		if (pin_func[i].pin_state) {
 8006a70:	4923      	ldr	r1, [pc, #140]	; (8006b00 <pin_function_init+0xa0>)
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	00db      	lsls	r3, r3, #3
 8006a78:	1a9b      	subs	r3, r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	440b      	add	r3, r1
 8006a7e:	3318      	adds	r3, #24
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d01d      	beq.n	8006ac2 <pin_function_init+0x62>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 8006a86:	491e      	ldr	r1, [pc, #120]	; (8006b00 <pin_function_init+0xa0>)
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	00db      	lsls	r3, r3, #3
 8006a8e:	1a9b      	subs	r3, r3, r2
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	440b      	add	r3, r1
 8006a94:	6818      	ldr	r0, [r3, #0]
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	1a9b      	subs	r3, r3, r2
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	4a17      	ldr	r2, [pc, #92]	; (8006b00 <pin_function_init+0xa0>)
 8006aa2:	4413      	add	r3, r2
 8006aa4:	3304      	adds	r3, #4
 8006aa6:	b29c      	uxth	r4, r3
 8006aa8:	4915      	ldr	r1, [pc, #84]	; (8006b00 <pin_function_init+0xa0>)
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	4613      	mov	r3, r2
 8006aae:	00db      	lsls	r3, r3, #3
 8006ab0:	1a9b      	subs	r3, r3, r2
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	440b      	add	r3, r1
 8006ab6:	3318      	adds	r3, #24
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	461a      	mov	r2, r3
 8006abc:	4621      	mov	r1, r4
 8006abe:	f7f9 fe67 	bl	8000790 <HAL_GPIO_WritePin>
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8006ac2:	490f      	ldr	r1, [pc, #60]	; (8006b00 <pin_function_init+0xa0>)
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	00db      	lsls	r3, r3, #3
 8006aca:	1a9b      	subs	r3, r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	440b      	add	r3, r1
 8006ad0:	6818      	ldr	r0, [r3, #0]
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	00db      	lsls	r3, r3, #3
 8006ad8:	1a9b      	subs	r3, r3, r2
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	4a08      	ldr	r2, [pc, #32]	; (8006b00 <pin_function_init+0xa0>)
 8006ade:	4413      	add	r3, r2
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	f7f9 fcc2 	bl	800046c <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	3301      	adds	r3, #1
 8006aec:	607b      	str	r3, [r7, #4]
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d3bc      	bcc.n	8006a70 <pin_function_init+0x10>
	}
 8006af6:	bf00      	nop
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd90      	pop	{r4, r7, pc}
 8006afe:	bf00      	nop
 8006b00:	080071e4 	.word	0x080071e4

08006b04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006b04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006b3c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006b08:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006b0a:	e003      	b.n	8006b14 <LoopCopyDataInit>

08006b0c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006b0c:	4b0c      	ldr	r3, [pc, #48]	; (8006b40 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006b0e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006b10:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006b12:	3104      	adds	r1, #4

08006b14 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006b14:	480b      	ldr	r0, [pc, #44]	; (8006b44 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006b16:	4b0c      	ldr	r3, [pc, #48]	; (8006b48 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006b18:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006b1a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006b1c:	d3f6      	bcc.n	8006b0c <CopyDataInit>
	ldr	r2, =_sbss
 8006b1e:	4a0b      	ldr	r2, [pc, #44]	; (8006b4c <LoopForever+0x12>)
	b	LoopFillZerobss
 8006b20:	e002      	b.n	8006b28 <LoopFillZerobss>

08006b22 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006b22:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006b24:	f842 3b04 	str.w	r3, [r2], #4

08006b28 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006b28:	4b09      	ldr	r3, [pc, #36]	; (8006b50 <LoopForever+0x16>)
	cmp	r2, r3
 8006b2a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006b2c:	d3f9      	bcc.n	8006b22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006b2e:	f000 f813 	bl	8006b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006b32:	f000 f873 	bl	8006c1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006b36:	f7fe ffb7 	bl	8005aa8 <main>

08006b3a <LoopForever>:

LoopForever:
    b LoopForever
 8006b3a:	e7fe      	b.n	8006b3a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006b3c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8006b40:	0800741c 	.word	0x0800741c
	ldr	r0, =_sdata
 8006b44:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8006b48:	20040060 	.word	0x20040060
	ldr	r2, =_sbss
 8006b4c:	20040060 	.word	0x20040060
	ldr	r3, = _ebss
 8006b50:	20061878 	.word	0x20061878

08006b54 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006b54:	e7fe      	b.n	8006b54 <ADC1_IRQHandler>
	...

08006b58 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006b5c:	4a17      	ldr	r2, [pc, #92]	; (8006bbc <SystemInit+0x64>)
 8006b5e:	4b17      	ldr	r3, [pc, #92]	; (8006bbc <SystemInit+0x64>)
 8006b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8006b6c:	4a14      	ldr	r2, [pc, #80]	; (8006bc0 <SystemInit+0x68>)
 8006b6e:	4b14      	ldr	r3, [pc, #80]	; (8006bc0 <SystemInit+0x68>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f043 0301 	orr.w	r3, r3, #1
 8006b76:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8006b78:	4b11      	ldr	r3, [pc, #68]	; (8006bc0 <SystemInit+0x68>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8006b7e:	4a10      	ldr	r2, [pc, #64]	; (8006bc0 <SystemInit+0x68>)
 8006b80:	4b0f      	ldr	r3, [pc, #60]	; (8006bc0 <SystemInit+0x68>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8006b88:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8006b8c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8006b8e:	4b0c      	ldr	r3, [pc, #48]	; (8006bc0 <SystemInit+0x68>)
 8006b90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006b94:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006b96:	4a0a      	ldr	r2, [pc, #40]	; (8006bc0 <SystemInit+0x68>)
 8006b98:	4b09      	ldr	r3, [pc, #36]	; (8006bc0 <SystemInit+0x68>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ba0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006ba2:	4b07      	ldr	r3, [pc, #28]	; (8006bc0 <SystemInit+0x68>)
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006ba8:	4b04      	ldr	r3, [pc, #16]	; (8006bbc <SystemInit+0x64>)
 8006baa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006bae:	609a      	str	r2, [r3, #8]
#endif
}
 8006bb0:	bf00      	nop
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
 8006bba:	bf00      	nop
 8006bbc:	e000ed00 	.word	0xe000ed00
 8006bc0:	40021000 	.word	0x40021000

08006bc4 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b086      	sub	sp, #24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f7f9 fb1f 	bl	8000210 <strlen>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8006bda:	693a      	ldr	r2, [r7, #16]
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	2001      	movs	r0, #1
 8006be0:	f000 f85c 	bl	8006c9c <_write>
 8006be4:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8006be6:	2201      	movs	r2, #1
 8006be8:	490b      	ldr	r1, [pc, #44]	; (8006c18 <puts+0x54>)
 8006bea:	2001      	movs	r0, #1
 8006bec:	f000 f856 	bl	8006c9c <_write>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	1c5a      	adds	r2, r3, #1
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d102      	bne.n	8006c08 <puts+0x44>
	{
		res = 0;
 8006c02:	2300      	movs	r3, #0
 8006c04:	617b      	str	r3, [r7, #20]
 8006c06:	e002      	b.n	8006c0e <puts+0x4a>
	}
	else
	{
		res = EOF;
 8006c08:	f04f 33ff 	mov.w	r3, #4294967295
 8006c0c:	617b      	str	r3, [r7, #20]
	}

	return res;
 8006c0e:	697b      	ldr	r3, [r7, #20]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3718      	adds	r7, #24
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	08006e8c 	.word	0x08006e8c

08006c1c <__libc_init_array>:
 8006c1c:	b570      	push	{r4, r5, r6, lr}
 8006c1e:	4e0d      	ldr	r6, [pc, #52]	; (8006c54 <__libc_init_array+0x38>)
 8006c20:	4c0d      	ldr	r4, [pc, #52]	; (8006c58 <__libc_init_array+0x3c>)
 8006c22:	1ba4      	subs	r4, r4, r6
 8006c24:	10a4      	asrs	r4, r4, #2
 8006c26:	2500      	movs	r5, #0
 8006c28:	42a5      	cmp	r5, r4
 8006c2a:	d109      	bne.n	8006c40 <__libc_init_array+0x24>
 8006c2c:	4e0b      	ldr	r6, [pc, #44]	; (8006c5c <__libc_init_array+0x40>)
 8006c2e:	4c0c      	ldr	r4, [pc, #48]	; (8006c60 <__libc_init_array+0x44>)
 8006c30:	f000 f83c 	bl	8006cac <_init>
 8006c34:	1ba4      	subs	r4, r4, r6
 8006c36:	10a4      	asrs	r4, r4, #2
 8006c38:	2500      	movs	r5, #0
 8006c3a:	42a5      	cmp	r5, r4
 8006c3c:	d105      	bne.n	8006c4a <__libc_init_array+0x2e>
 8006c3e:	bd70      	pop	{r4, r5, r6, pc}
 8006c40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c44:	4798      	blx	r3
 8006c46:	3501      	adds	r5, #1
 8006c48:	e7ee      	b.n	8006c28 <__libc_init_array+0xc>
 8006c4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c4e:	4798      	blx	r3
 8006c50:	3501      	adds	r5, #1
 8006c52:	e7f2      	b.n	8006c3a <__libc_init_array+0x1e>
 8006c54:	08007414 	.word	0x08007414
 8006c58:	08007414 	.word	0x08007414
 8006c5c:	08007414 	.word	0x08007414
 8006c60:	08007418 	.word	0x08007418

08006c64 <memcpy>:
 8006c64:	b510      	push	{r4, lr}
 8006c66:	1e43      	subs	r3, r0, #1
 8006c68:	440a      	add	r2, r1
 8006c6a:	4291      	cmp	r1, r2
 8006c6c:	d100      	bne.n	8006c70 <memcpy+0xc>
 8006c6e:	bd10      	pop	{r4, pc}
 8006c70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c78:	e7f7      	b.n	8006c6a <memcpy+0x6>

08006c7a <memset>:
 8006c7a:	4402      	add	r2, r0
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d100      	bne.n	8006c84 <memset+0xa>
 8006c82:	4770      	bx	lr
 8006c84:	f803 1b01 	strb.w	r1, [r3], #1
 8006c88:	e7f9      	b.n	8006c7e <memset+0x4>

08006c8a <strcpy>:
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c90:	f803 2b01 	strb.w	r2, [r3], #1
 8006c94:	2a00      	cmp	r2, #0
 8006c96:	d1f9      	bne.n	8006c8c <strcpy+0x2>
 8006c98:	4770      	bx	lr
	...

08006c9c <_write>:
 8006c9c:	4b02      	ldr	r3, [pc, #8]	; (8006ca8 <_write+0xc>)
 8006c9e:	2258      	movs	r2, #88	; 0x58
 8006ca0:	601a      	str	r2, [r3, #0]
 8006ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca6:	4770      	bx	lr
 8006ca8:	20061874 	.word	0x20061874

08006cac <_init>:
 8006cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cae:	bf00      	nop
 8006cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cb2:	bc08      	pop	{r3}
 8006cb4:	469e      	mov	lr, r3
 8006cb6:	4770      	bx	lr

08006cb8 <_fini>:
 8006cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cba:	bf00      	nop
 8006cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cbe:	bc08      	pop	{r3}
 8006cc0:	469e      	mov	lr, r3
 8006cc2:	4770      	bx	lr
