wb_dma_ch_pri_enc/wire_pri27_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -1.392810 2.121646 4.369928 1.948845 -0.424973 2.829884 -1.076615 1.672700 2.200980 -0.155678 -1.912873 -0.010476 1.525268 2.038630 2.116709 -0.694475 1.066767 0.148648 1.408354 -1.216667
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.955940 2.919383 0.672829 1.589383 3.805673 1.048042 -0.263683 1.941353 3.139606 0.417389 -0.693223 3.463685 -2.447394 -0.162911 0.095920 2.244328 1.047690 -2.000469 -0.529804 -0.794171
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.382148 0.247049 1.075065 2.861525 0.343759 1.322491 -0.649611 0.055662 -4.247853 -1.615281 0.958244 3.323353 0.115214 -0.256498 -1.157119 -2.496975 1.068494 3.807747 -0.571977 0.007625
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_rf/assign_1_ch_adr0 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_rf/reg_ch_busy 0.472185 -1.724795 -3.836946 -0.107906 3.039929 2.133754 0.491663 -3.004909 2.636127 0.077299 0.430272 0.494856 0.462488 -4.746411 -1.649352 0.485070 -0.461871 1.613747 -2.191440 -0.422366
wb_dma_wb_slv/always_5 0.370642 -0.135885 -1.314243 -0.236355 0.724849 2.371638 -2.979108 -1.636801 -0.223123 0.639346 -0.291253 -3.099007 -1.184914 1.335356 -1.532676 2.425803 4.495382 -2.041074 2.246669 2.418422
wb_dma_wb_slv/always_4 -1.048921 2.585053 -0.427775 -0.537823 -4.200148 3.831916 -1.999848 1.325695 -2.705266 -0.189638 -1.427888 -4.527164 -1.344920 3.250027 0.952275 4.772377 2.457506 -3.485165 1.159531 3.564488
wb_dma_wb_slv/always_3 -1.406458 1.386613 1.223093 -0.205817 -3.206306 -2.605792 1.355749 1.510027 -3.671194 -2.736974 0.700114 -0.406208 -3.659447 0.045223 -0.467759 -1.596851 4.212943 3.268989 -1.022469 1.865192
wb_dma_wb_slv/always_1 1.073216 3.483960 -2.251215 3.957601 -4.207499 1.026337 -3.064185 0.162555 -3.168046 1.705535 1.442767 -2.032823 -5.268552 1.827793 0.159238 4.902823 1.860770 -1.845203 -2.508358 3.129130
wb_dma_ch_sel/always_44/case_1/cond -3.845205 -0.865994 -1.068827 2.900372 0.441106 1.276930 -0.563063 2.102643 -3.069686 -0.296850 0.163526 -2.001408 0.083426 -0.910320 -0.835095 0.681610 -0.009288 0.999451 2.640326 3.884364
wb_dma_rf/wire_ch0_csr 7.251372 0.017680 -1.377382 -2.864619 0.091508 -0.902297 1.370777 -0.489770 2.318774 0.716253 2.780566 0.050455 -5.856208 -1.345457 3.097491 3.430063 1.219767 -0.372714 -0.481597 -0.990908
wb_dma_de/wire_done 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_pri_enc/wire_pri11_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 3.749835 -0.838255 1.029087 -1.872162 1.811254 0.751096 0.743391 -3.113996 2.689095 0.289961 2.244570 3.853358 1.002958 0.521141 -0.652651 0.045871 0.736189 1.714608 -2.289314 -2.984332
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.821715 -1.863899 1.864111 0.160746 0.912253 2.286278 1.401293 -1.062061 -0.337746 -1.737034 1.857082 2.807215 2.294228 0.233122 -1.180684 -0.722759 0.921913 3.610006 0.866203 -2.157834
wb_dma_de/always_13/stmt_1 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma_de/always_4/if_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_arb/input_req 1.342804 -2.213664 3.459250 -2.418461 -2.084635 0.751482 0.427163 0.919644 -4.955197 -3.571942 0.036395 2.604753 -0.085573 -1.205734 -1.599395 -0.861694 1.674986 1.899100 2.092381 0.614331
wb_dma_wb_mast/input_mast_din 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma_ch_pri_enc/wire_pri20_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_rf/always_26/if_1/if_1 1.783113 2.782675 3.112369 1.092983 1.868914 -2.276213 -1.937911 1.893994 0.940661 -1.740185 -0.986589 0.383278 -3.176814 -2.155168 1.853037 -1.774791 4.423213 -0.476171 -0.058929 -1.175616
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.980630 -0.256410 -2.352273 2.547827 0.531454 2.972844 -1.691338 -0.980557 0.529845 1.676165 -0.158617 -2.167208 2.075012 1.540830 1.336591 1.247079 -2.359110 0.009808 0.459014 -0.904626
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma_ch_sel/wire_ch_sel 1.796364 -0.350358 1.718847 -1.229220 2.544617 -0.485541 1.425734 1.755121 -2.335763 -3.174816 1.649836 2.671321 -3.048559 -5.252030 -1.633615 1.114825 0.863975 0.812239 -0.806007 2.829656
wb_dma_rf/inst_u19 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u18 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u17 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u16 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u15 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u14 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u13 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u12 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u11 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u10 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.997605 1.530506 -3.535853 -3.022868 4.759131 0.009836 0.194981 -1.578546 -2.705834 -3.348090 2.961279 -0.387731 1.109664 3.296288 -0.247774 2.333401 0.333563 -0.453671 -3.372118 -1.614388
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -2.059911 0.352007 -1.509587 -1.704868 -0.647008 3.396317 1.006333 2.979620 -2.472927 -2.879354 -4.922213 -1.007520 -0.427427 2.557641 1.055033 0.836966 -0.863721 -0.734800 5.319909 -1.696658
wb_dma/input_wb1_ack_i 2.673748 -0.518592 -1.114357 0.515935 -0.261157 -0.809344 -2.536581 -1.759392 -2.098457 0.826560 -0.832313 1.272735 -1.581773 0.827606 -0.862042 -1.416551 0.866090 0.090777 0.337398 -1.059048
wb_dma/wire_slv0_we -0.126003 1.326630 2.065245 -2.050537 -1.019675 -2.657473 1.075702 0.779259 -3.019461 -3.252710 1.613868 -0.081175 -2.221416 -0.622548 -0.833974 -1.187908 4.749562 2.568931 -2.393003 2.494032
wb_dma_ch_rf/reg_ch_sz_inf 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_ch_rf -1.024446 2.016973 0.745582 -1.906451 2.114258 -1.771818 2.072206 1.522291 -0.652753 -1.202019 1.935912 0.450267 -2.040405 -0.454603 -0.612694 0.380450 1.807696 -0.589596 -1.778448 3.195751
wb_dma_ch_sel/wire_gnt_p1_d 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.710933 1.143702 4.967295 -1.531077 1.996950 3.041895 0.620556 0.337566 2.861473 -1.337988 0.542809 1.751681 3.201390 0.034927 1.269050 0.526706 0.403874 0.454934 -0.894672 -0.777005
wb_dma_ch_sel/input_ch1_txsz 1.165727 1.615365 0.970830 3.785936 -2.448324 1.585315 -1.891432 0.114409 0.834482 1.426779 -1.154680 0.445931 -1.069958 3.229593 2.422163 -0.301234 -0.423749 1.378193 -0.113615 -2.812753
wb_dma/wire_ch3_txsz -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/assign_7_pri2 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_pri_enc/inst_u30 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/assign_3_dma_nd 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_rf/assign_6_pointer -1.745509 1.161290 0.737831 1.262534 -1.501107 4.864481 0.409693 1.427127 -3.670611 -2.674550 2.159033 0.060324 3.445311 -0.136031 2.198333 3.844002 -2.681586 0.293905 -0.949513 -1.661033
wb_dma_ch_rf/wire_ch_adr0_dewe -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_pri_enc/always_2/if_1/cond 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_sel/input_ch0_txsz 1.830641 1.297832 4.077414 -1.149407 2.310376 2.404390 -0.418165 0.467795 3.965336 -0.653783 -0.545009 0.305560 1.762324 0.767091 2.277178 0.826304 0.819582 -0.498551 0.304747 -1.542585
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.796364 -0.350358 1.718847 -1.229220 2.544617 -0.485541 1.425734 1.755121 -2.335763 -3.174816 1.649836 2.671321 -3.048559 -5.252030 -1.633615 1.114825 0.863975 0.812239 -0.806007 2.829656
wb_dma_ch_sel/always_3 1.286899 -1.487411 5.064075 -1.710487 0.427402 1.800290 1.186907 0.156880 -0.443751 -2.563804 1.748314 1.942122 1.661146 1.889315 0.099786 0.041180 1.766536 2.865467 2.130059 -1.321133
wb_dma_rf/input_de_txsz_we 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_sel/assign_145_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_de/always_3/if_1/if_1/cond -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_rf/always_1/case_1 -0.700204 1.189808 -3.131367 2.512979 2.033186 -0.145327 -2.243378 -1.371993 0.470572 3.293791 3.685780 1.054761 2.777690 0.926117 -0.641321 2.192744 -0.853962 0.161377 -2.058775 0.615845
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.936443 1.411930 -4.396182 2.112424 0.568794 3.021192 -2.185574 -0.768812 1.333337 0.580729 -2.308808 -1.194317 -0.715004 -0.964860 -0.503666 1.987146 2.461844 -1.488216 -0.517717 -1.157551
wb_dma_ch_sel/assign_99_valid/expr_1 -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_wb_slv/reg_slv_adr 1.073216 3.483960 -2.251215 3.957601 -4.207499 1.026337 -3.064185 0.162555 -3.168046 1.705535 1.442767 -2.032823 -5.268552 1.827793 0.159238 4.902823 1.860770 -1.845203 -2.508358 3.129130
wb_dma_ch_sel/assign_8_pri2 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_wb_mast/wire_wb_cyc_o 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_paused -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.472185 -1.724795 -3.836946 -0.107906 3.039929 2.133754 0.491663 -3.004909 2.636127 0.077299 0.430272 0.494856 0.462488 -4.746411 -1.649352 0.485070 -0.461871 1.613747 -2.191440 -0.422366
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/assign_67_dma_done_all 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.147137 -0.817819 2.301372 -2.546580 -0.205481 -0.649035 2.544816 2.138832 -0.756388 -1.300915 0.598722 4.404595 -1.992723 -0.054089 -2.981955 2.545161 0.186718 -1.694495 2.171062 0.949542
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -2.468284 -0.781721 2.911941 1.693270 0.731626 2.013275 0.688158 1.030344 -3.166427 -2.643737 1.284887 1.859318 1.535423 0.394572 -0.659916 -1.690210 1.152894 4.031409 1.583771 0.217036
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.382148 0.247049 1.075065 2.861525 0.343759 1.322491 -0.649611 0.055662 -4.247853 -1.615281 0.958244 3.323353 0.115214 -0.256498 -1.157119 -2.496975 1.068494 3.807747 -0.571977 0.007625
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -0.428978 -1.412235 3.511320 -2.352532 -0.676037 1.454783 -0.034854 -0.408152 -3.592694 -2.371680 1.438678 0.251262 0.904035 1.064000 -1.855182 -0.397727 4.223133 0.845022 2.680122 2.094976
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_sel/always_39/case_1/stmt_4 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_pri_enc/wire_pri14_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_39/case_1/stmt_1 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_rf/wire_ch6_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.443739 -0.701667 -1.350534 -0.474654 0.886002 2.730700 -2.859590 -2.925038 -0.224642 0.759226 1.264272 -1.757070 -1.148556 2.414212 -0.558300 3.241983 2.855670 -0.087097 0.848321 0.682904
wb_dma_wb_if/input_wb_we_i 2.535886 0.581134 -4.505158 -0.320968 0.553246 -1.466022 -2.457603 -1.140091 -1.378936 -0.637755 -1.974040 -3.624300 -4.072035 5.262960 -0.070616 1.257216 2.643278 -1.987833 1.922210 -2.273296
wb_dma_ch_sel/assign_141_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.993222 -4.675500 -0.448326 -0.707837 0.566133 -0.663201 0.344727 -1.145352 -0.934318 0.162428 2.235399 -1.093085 -3.096858 0.402253 -1.682598 2.191712 1.486378 2.030514 4.330415 1.474227
wb_dma_ch_sel_checker -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma_ch_rf/reg_ch_dis 2.315376 2.047225 3.422437 -0.426896 2.643940 -0.539631 -0.941069 2.797153 0.573724 -2.583205 -1.408588 1.296661 -3.079766 -1.888917 1.269455 0.203967 3.338941 -1.360559 1.228964 -0.551684
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_rf/wire_ch0_am1 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_ch_rf/wire_pointer_we -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_sel/always_46/case_1/stmt_1 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_wb_slv/always_3/stmt_1 -1.406458 1.386613 1.223093 -0.205817 -3.206306 -2.605792 1.355749 1.510027 -3.671194 -2.736974 0.700114 -0.406208 -3.659447 0.045223 -0.467759 -1.596851 4.212943 3.268989 -1.022469 1.865192
wb_dma_ch_rf/always_2/if_1/if_1 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_pri_enc_sub/assign_1_pri_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/input_ch0_adr0 -2.405486 0.222337 -1.010888 3.321762 0.362446 0.727015 -0.207958 1.893016 0.215080 0.949101 0.910908 -2.707085 -1.633410 0.361843 0.828257 2.424849 1.022540 -0.223737 2.728739 1.776319
wb_dma_ch_sel/input_ch0_adr1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_wb_slv/assign_4 0.368185 -3.342670 -3.128106 0.387496 -2.928547 1.453456 -1.045975 -4.210036 0.344095 3.482074 0.127941 -0.587626 1.116135 1.365139 -2.519273 -0.562863 -0.867418 1.493813 1.749382 0.165668
wb_dma_wb_mast/input_wb_data_i 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -2.468284 -0.781721 2.911941 1.693270 0.731626 2.013275 0.688158 1.030344 -3.166427 -2.643737 1.284887 1.859318 1.535423 0.394572 -0.659916 -1.690210 1.152894 4.031409 1.583771 0.217036
wb_dma_de/wire_adr1_cnt_next1 -1.395321 -1.386112 0.268961 0.962113 -0.695433 -0.771038 2.798519 -2.286968 2.853373 1.760403 3.652050 1.775303 -0.053378 3.233536 -1.627901 0.204016 2.019822 1.997121 0.626860 -2.386631
wb_dma_ch_sel/inst_u2 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/inst_u1 -0.968995 -2.727607 4.936789 -1.206949 -0.979742 -1.106632 2.783589 1.882876 -2.381146 -3.374710 3.293840 0.831464 -0.025080 -0.279058 -0.978066 0.185710 2.559911 2.521046 3.258397 0.586006
wb_dma_ch_sel/inst_u0 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_adr0 -3.845205 -0.865994 -1.068827 2.900372 0.441106 1.276930 -0.563063 2.102643 -3.069686 -0.296850 0.163526 -2.001408 0.083426 -0.910320 -0.835095 0.681610 -0.009288 0.999451 2.640326 3.884364
wb_dma/wire_adr1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_rf/assign_18_pointer_we -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_sel/wire_req_p0 0.341041 -3.604164 4.595367 -2.848312 -1.681968 0.769137 1.248199 1.036715 -3.078191 -3.620909 0.716582 0.997394 1.495508 -1.846557 -1.344327 -0.557725 1.535058 2.033839 3.381941 0.731339
wb_dma_ch_sel/wire_req_p1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma/wire_ndnr 1.286899 -1.487411 5.064075 -1.710487 0.427402 1.800290 1.186907 0.156880 -0.443751 -2.563804 1.748314 1.942122 1.661146 1.889315 0.099786 0.041180 1.766536 2.865467 2.130059 -1.321133
wb_dma_de/reg_mast0_drdy_r 0.614897 -0.923346 4.475564 1.545315 -0.940569 1.366928 -1.770591 2.328268 0.089644 -0.642246 -1.942426 -2.244974 -0.429889 2.092187 1.867174 -0.376169 0.992584 1.083300 4.911922 0.648074
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma_rf/wire_pointer2 -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma_rf/wire_pointer3 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_rf/wire_pointer0 -0.948965 1.196893 1.698171 0.868234 0.154604 5.134645 -0.809960 0.652507 -3.597454 -1.420612 2.242144 1.405357 4.439916 0.628356 1.083087 2.834282 -2.451751 -0.245348 -1.465304 0.178672
wb_dma_rf/wire_pointer1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_rf/wire_sw_pointer0 -2.456916 0.682152 -1.650019 4.293737 1.130761 0.017254 -1.561816 -1.129207 1.095996 1.327397 0.602677 -0.616224 0.035825 -0.550322 -0.393744 -1.375820 1.702565 1.638726 -0.570943 -0.494908
wb_dma_de/always_21/stmt_1 0.614897 -0.923346 4.475564 1.545315 -0.940569 1.366928 -1.770591 2.328268 0.089644 -0.642246 -1.942426 -2.244974 -0.429889 2.092187 1.867174 -0.376169 0.992584 1.083300 4.911922 0.648074
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.170877 1.342484 7.776860 -0.334932 -0.767554 2.771515 0.619106 1.681740 0.991642 -1.519676 0.306034 2.057546 1.860068 3.723634 0.938283 0.116665 1.954520 1.893271 1.579765 -0.343530
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.566128 1.936903 0.080055 0.463436 1.273230 3.539306 -2.794541 -0.707215 0.717381 -0.301168 0.022395 -2.364212 -0.458054 1.739992 2.214703 3.222249 1.609457 -1.134449 -0.346133 -0.071498
wb_dma_ch_arb/input_advance 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_de/always_7/stmt_1 3.555416 -1.716848 2.312376 -2.633666 2.747152 1.351167 0.319404 -1.546440 3.877316 -0.226748 0.892870 0.642141 1.419638 0.501661 0.657389 0.975797 0.589712 0.610115 1.122001 -1.887554
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/always_3/if_1/cond -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.993222 -4.675500 -0.448326 -0.707837 0.566133 -0.663201 0.344727 -1.145352 -0.934318 0.162428 2.235399 -1.093085 -3.096858 0.402253 -1.682598 2.191712 1.486378 2.030514 4.330415 1.474227
wb_dma_ch_sel/assign_101_valid -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_ch_sel/assign_98_valid -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_rf/wire_ch7_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_sel/reg_csr 6.640652 -1.368147 0.178685 -2.212557 1.747460 -1.032483 0.620396 0.433552 -1.357982 -0.856945 2.774947 -1.400639 -3.560718 1.855814 3.609002 2.963156 -2.561406 0.338801 1.605258 -0.810954
wb_dma_de/reg_next_state 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.418831 0.106683 -1.651083 -2.448692 1.555065 2.377644 2.704485 1.282521 -4.545677 -4.855988 3.726681 -1.778623 0.732899 3.412211 2.517939 5.942928 -3.236128 2.231416 -0.052441 -1.815062
wb_dma_de/always_11/stmt_1/expr_1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_rf/input_ptr_set -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/assign_12_pri3 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_de/assign_65_done/expr_1/expr_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_pri_enc/wire_pri8_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
assert_wb_dma_ch_sel/input_valid 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma/input_wb0_stb_i 0.370642 -0.135885 -1.314243 -0.236355 0.724849 2.371638 -2.979108 -1.636801 -0.223123 0.639346 -0.291253 -3.099007 -1.184914 1.335356 -1.532676 2.425803 4.495382 -2.041074 2.246669 2.418422
wb_dma/wire_ch1_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_rf/assign_5_pause_req 2.199446 0.085290 -3.056516 0.777743 0.273202 1.640583 -1.533119 0.721948 -2.547675 -1.677449 -1.901894 2.605986 -2.848854 -4.741753 -0.721093 2.027816 -0.258177 -1.138782 -0.435596 -1.486996
wb_dma_de/always_12/stmt_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_wb_if/wire_wb_ack_o 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_ch_rf/always_5/if_1/block_1 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_arb/assign_1_gnt -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_rf/input_dma_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma/wire_wb0_addr_o -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/assign_73_dma_busy/expr_1 -0.011442 -0.820691 -1.568292 0.718348 2.606259 3.888533 0.086910 -0.702391 1.981327 -1.530133 -1.303459 1.200713 1.002903 -7.251403 -0.566115 0.333633 -1.718968 2.296268 -2.082432 0.170855
wb_dma/input_dma_nd_i 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.979234 0.138346 -1.772739 1.800659 4.904721 1.802807 -1.582033 1.009666 2.975094 0.090772 -1.809414 -2.857844 -0.607430 -2.686992 0.688354 1.163703 0.641924 -1.402329 1.957097 1.197901
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.979234 0.138346 -1.772739 1.800659 4.904721 1.802807 -1.582033 1.009666 2.975094 0.090772 -1.809414 -2.857844 -0.607430 -2.686992 0.688354 1.163703 0.641924 -1.402329 1.957097 1.197901
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_3_pri0 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_de/always_23/block_1/stmt_8 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_arb/always_2/block_1/stmt_1 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_de/always_23/block_1/stmt_1 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_de/always_23/block_1/stmt_2 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_de/always_23/block_1/stmt_4 0.728472 0.045801 3.644770 -0.198409 1.664559 1.889349 0.067795 3.054434 1.657617 -2.441429 -1.276156 -0.812611 0.192612 -2.087392 2.314038 1.646693 -0.166300 -0.313468 2.405864 -0.608145
wb_dma_de/always_23/block_1/stmt_5 4.688946 -1.559352 0.328133 -2.955787 0.086784 1.890926 -1.041079 -0.666240 -4.044311 -2.832126 1.705522 -2.537322 0.902869 3.728136 2.551058 3.105111 -0.817873 1.764246 1.454980 -0.855385
wb_dma_de/always_23/block_1/stmt_6 3.443739 -0.701667 -1.350534 -0.474654 0.886002 2.730700 -2.859590 -2.925038 -0.224642 0.759226 1.264272 -1.757070 -1.148556 2.414212 -0.558300 3.241983 2.855670 -0.087097 0.848321 0.682904
wb_dma_ch_rf/wire_ch_am1_we -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_wb_mast/input_mast_go 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.976506 -0.127298 -1.489538 -0.285091 2.569100 1.783732 -1.673553 -2.341015 2.441625 1.196124 0.650862 -1.315081 0.189317 0.159864 0.084126 1.689739 1.129036 -0.691343 -0.473079 0.038557
wb_dma_ch_sel/assign_125_de_start/expr_1 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.729679 -1.151099 -4.817914 1.688834 0.562604 2.477568 0.019122 -1.380798 1.146363 1.073787 -0.859867 1.298225 -0.282801 -2.565004 -2.581348 1.868779 -0.596856 -0.550862 -0.089449 -0.949634
wb_dma_ch_sel/assign_151_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.639535 0.113369 4.098924 0.517642 -0.313049 1.283361 -1.667011 1.442497 -1.977700 -1.918554 -0.785807 1.416282 -2.117967 1.811744 0.613607 0.034632 2.794812 1.368035 2.950712 -0.527148
wb_dma_wb_mast/reg_mast_dout 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/assign_100_valid -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_ch_sel/assign_131_req_p0 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma_pri_enc_sub/wire_pri_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/input_wb_rf_din -0.058476 3.630782 1.930987 -1.140046 -0.561967 3.775723 -0.152487 -0.150718 -0.294116 -0.981996 0.685005 -4.919573 0.410427 4.373289 1.985805 2.521098 1.351788 0.012608 -0.751133 4.735341
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_139_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/always_38/case_1 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.083754 -0.219184 1.521895 0.671814 -1.208655 -0.095402 2.691396 3.714590 -2.029123 -0.812759 -0.887170 4.680717 -2.099555 -0.233347 -3.324965 0.757150 -0.489226 -1.224962 3.482816 1.141678
wb_dma/constraint_wb0_cyc_o 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma/input_wb0_addr_i 2.677931 2.982361 -1.220137 3.855668 -4.450770 0.050781 -4.702504 -1.048544 -3.444471 3.485777 0.839523 -1.003724 -5.196271 1.721495 -0.662415 2.644594 0.425372 -2.234351 -1.805433 3.539722
wb_dma_de/input_mast1_drdy 1.680605 0.388046 -1.776832 1.124369 0.262548 -0.475331 -1.291624 -1.083019 -1.893347 0.409659 0.413375 1.471810 -2.247752 1.486483 -0.675605 -0.015293 1.188299 0.656204 -0.533720 -0.850820
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_wb_if/input_wb_ack_i 3.013773 0.157307 3.453659 -1.672223 -3.581777 1.068583 -1.088340 2.824456 -1.657388 -2.029763 -5.567840 0.569694 -0.965912 2.140809 1.860066 -0.544897 -1.584884 0.211373 3.889100 -1.991201
wb_dma_ch_sel/wire_pri_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_3_ch_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_rf/input_ch_sel 1.344823 -1.613715 0.192189 0.806698 -1.473305 3.997282 1.117599 1.555981 3.176256 -1.474241 -1.960658 -2.040948 -2.903083 -7.400911 2.075356 1.864271 -2.576665 2.807815 1.377041 0.482676
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.795315 -1.427833 -3.993822 0.780575 5.415449 0.003064 -0.574683 1.566710 -0.729871 -0.938169 -1.841598 -1.157927 -0.721757 -1.658390 -1.298693 0.434061 -2.546490 1.536429 2.058538 2.226382
wb_dma_de/always_23/block_1/case_1 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma/wire_pause_req 2.199446 0.085290 -3.056516 0.777743 0.273202 1.640583 -1.533119 0.721948 -2.547675 -1.677449 -1.901894 2.605986 -2.848854 -4.741753 -0.721093 2.027816 -0.258177 -1.138782 -0.435596 -1.486996
wb_dma_wb_if/input_mast_go 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/input_de_csr -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/input_mast0_din 1.316133 -1.130033 2.379389 1.104800 -3.337850 1.377231 0.038293 2.990377 -1.212490 -1.383775 -0.723554 -3.000467 -2.251409 2.796492 3.069399 2.461290 -1.316182 1.611884 4.808897 -0.868331
wb_dma_pri_enc_sub/always_3 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_pri_enc_sub/always_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/reg_adr0 -3.845205 -0.865994 -1.068827 2.900372 0.441106 1.276930 -0.563063 2.102643 -3.069686 -0.296850 0.163526 -2.001408 0.083426 -0.910320 -0.835095 0.681610 -0.009288 0.999451 2.640326 3.884364
wb_dma_ch_sel/reg_adr1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/assign_1_pri0 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_pri_enc/wire_pri26_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.285555 0.241776 -0.678411 0.738959 -0.774659 1.398959 1.458545 0.370646 0.402782 -2.051975 2.731918 -3.444776 -2.205581 1.599173 1.825240 4.041406 1.927471 -1.304121 0.392599 -0.828578
wb_dma/wire_ptr_set -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.863783 -2.151051 -0.976257 -1.392663 2.823227 1.954013 -1.144734 -2.914892 -0.189476 -0.332215 2.182904 0.067913 -1.059343 1.800458 -2.015750 2.302857 3.696548 1.237807 1.939197 0.220642
wb_dma_de/reg_ptr_set -3.281535 2.508227 3.559953 3.927983 3.339387 1.749118 0.647308 3.911686 5.182199 0.012693 -1.410714 0.037069 -0.937784 -0.275508 1.225887 0.663461 1.209649 -0.451988 2.001041 0.588176
wb_dma/wire_dma_nd 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_rf/assign_3_csr -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma_rf/assign_4_dma_abort 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_123_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 3.484233 -4.084452 -0.402644 -1.898775 1.114995 -0.438013 0.929764 -2.786529 -0.254624 0.420698 3.492441 0.192535 -1.483212 1.909553 -1.681352 1.591253 1.300954 2.564548 2.344253 0.344631
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_rf/wire_ch4_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_rf/always_1/case_1/cond -0.700204 1.189808 -3.131367 2.512979 2.033186 -0.145327 -2.243378 -1.371993 0.470572 3.293791 3.685780 1.054761 2.777690 0.926117 -0.641321 2.192744 -0.853962 0.161377 -2.058775 0.615845
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_pri_enc/wire_pri0_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_10_ch_enable -3.083754 -0.219184 1.521895 0.671814 -1.208655 -0.095402 2.691396 3.714590 -2.029123 -0.812759 -0.887170 4.680717 -2.099555 -0.233347 -3.324965 0.757150 -0.489226 -1.224962 3.482816 1.141678
wb_dma_wb_slv/reg_slv_we -1.406458 1.386613 1.223093 -0.205817 -3.206306 -2.605792 1.355749 1.510027 -3.671194 -2.736974 0.700114 -0.406208 -3.659447 0.045223 -0.467759 -1.596851 4.212943 3.268989 -1.022469 1.865192
wb_dma_wb_if/wire_mast_dout 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_ch_rf/wire_ch_enable -3.083754 -0.219184 1.521895 0.671814 -1.208655 -0.095402 2.691396 3.714590 -2.029123 -0.812759 -0.887170 4.680717 -2.099555 -0.233347 -3.324965 0.757150 -0.489226 -1.224962 3.482816 1.141678
wb_dma_rf/wire_csr_we 2.498314 1.069375 -1.811823 0.556497 1.256258 0.879194 -2.461654 1.082850 -3.871990 -3.247239 -1.049286 -0.938388 -2.285556 -3.582033 2.051373 1.093495 0.923579 0.377856 -1.006786 -0.879712
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel_checker/input_dma_busy -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_9_ch_txsz 2.164292 3.733035 4.065494 -0.233985 -0.403659 3.073812 -1.253840 -0.850292 -0.059134 -1.304467 0.358280 2.100059 1.179018 1.965419 1.845992 -0.019402 1.901491 1.781653 -4.529600 -0.371692
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/assign_65_done 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -1.155015 1.859056 2.828997 2.191647 -1.827702 -0.654743 -0.650031 3.020360 -0.377353 -1.667746 -1.971133 0.956123 -3.507056 0.913421 0.233610 -0.207662 4.581117 -0.984536 3.148790 -2.215242
wb_dma_de/always_2/if_1/if_1 -3.827317 -1.745660 -2.459177 2.944284 2.557967 -1.593696 3.074604 0.659493 1.224424 0.061829 1.479802 -0.892394 -2.123131 2.085428 -1.376664 -0.320951 -0.052004 2.971611 2.713351 -0.407392
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_112_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_de/always_23/block_1/case_1/block_8 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_de/always_23/block_1/case_1/block_9 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_rf/assign_28_this_ptr_set -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_rf/always_22 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_de/always_23/block_1/case_1/block_1 4.253844 1.182262 3.073089 -3.794009 1.304052 -1.510579 1.176030 2.436800 -0.477121 -2.433453 1.484604 4.063982 -2.526702 1.463135 -0.549355 4.007452 2.167748 -2.249219 0.302616 -0.787166
wb_dma_de/always_23/block_1/case_1/block_2 -1.729679 -1.151099 -4.817914 1.688834 0.562604 2.477568 0.019122 -1.380798 1.146363 1.073787 -0.859867 1.298225 -0.282801 -2.565004 -2.581348 1.868779 -0.596856 -0.550862 -0.089449 -0.949634
wb_dma_de/always_23/block_1/case_1/block_3 3.500905 0.104308 0.828757 -2.490669 1.880088 -1.723283 2.587943 -1.543569 -0.577677 -1.140584 5.743092 3.093601 -1.204515 3.769878 -0.928039 2.500087 1.015266 2.074435 -2.726475 -0.676754
wb_dma_de/always_23/block_1/case_1/block_4 3.720415 0.378161 0.559056 -0.719551 2.610802 -1.547644 2.419733 -0.530061 -0.019708 -0.673915 5.079222 3.091773 -2.159430 3.614936 -0.363941 2.760433 -0.706077 3.552447 -2.848841 0.111075
wb_dma_ch_rf/always_27 2.315376 2.047225 3.422437 -0.426896 2.643940 -0.539631 -0.941069 2.797153 0.573724 -2.583205 -1.408588 1.296661 -3.079766 -1.888917 1.269455 0.203967 3.338941 -1.360559 1.228964 -0.551684
wb_dma_de/always_23/block_1/case_1/block_7 -2.542381 1.607140 2.547588 0.303465 -1.271289 3.194051 1.013803 3.915993 1.076698 -1.528442 -4.226454 -0.877865 -0.467535 2.461938 1.926681 0.534182 -0.363857 -0.382652 4.544010 -0.875885
wb_dma/assign_4_dma_rest -2.012701 -1.390123 -1.683311 2.539226 -1.167938 1.615874 1.645282 1.260596 0.373041 -0.408533 -0.730429 0.035230 -0.484102 0.020484 0.863283 0.763646 -2.607995 2.014053 2.628733 -3.103165
wb_dma_ch_rf/always_23/if_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/reg_ndr_r 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_de/assign_66_dma_done/expr_1 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma_ch_sel/reg_req_r -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_rf/reg_pointer_r -3.758666 -0.566560 -2.596785 2.493300 0.145903 3.282168 -0.211980 -0.741750 -0.162361 1.418007 0.044811 -2.107284 2.862489 1.981925 0.930704 -0.500287 -2.705491 1.825372 0.191923 -0.503655
wb_dma_ch_sel/assign_105_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_pri_enc/wire_pri5_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_39/case_1 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_sel/always_6 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_sel/always_7 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_sel/always_4 1.333083 2.332945 2.428781 -0.279640 4.016879 -0.097860 -0.708579 1.473449 1.678343 -1.421941 -0.321256 1.511819 -2.458590 -0.795614 0.042008 0.405202 4.034277 -1.215809 0.314928 0.455748
wb_dma_ch_sel/always_5 0.955940 2.919383 0.672829 1.589383 3.805673 1.048042 -0.263683 1.941353 3.139606 0.417389 -0.693223 3.463685 -2.447394 -0.162911 0.095920 2.244328 1.047690 -2.000469 -0.529804 -0.794171
wb_dma_ch_sel/always_2 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_sel/always_1 -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/always_8 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_sel/always_9 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_ch1_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_ch_rf/wire_ch_txsz 2.164292 3.733035 4.065494 -0.233985 -0.403659 3.073812 -1.253840 -0.850292 -0.059134 -1.304467 0.358280 2.100059 1.179018 1.965419 1.845992 -0.019402 1.901491 1.781653 -4.529600 -0.371692
wb_dma_ch_sel/assign_99_valid -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.176610 -1.055012 2.667758 -3.424932 -1.240381 -2.157118 2.501564 1.253735 -2.603130 -1.782454 2.814179 1.325054 -3.324749 0.620563 -2.079399 1.578842 2.455369 1.352851 1.498799 3.699988
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.816368 2.356791 -1.455826 0.999211 1.251959 1.693926 -2.715903 -1.172933 -0.289529 -0.149566 -1.581469 -1.807188 -2.444165 0.941828 0.684038 -0.995500 4.003434 -2.705591 0.538553 -0.403150
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -2.468284 -0.781721 2.911941 1.693270 0.731626 2.013275 0.688158 1.030344 -3.166427 -2.643737 1.284887 1.859318 1.535423 0.394572 -0.659916 -1.690210 1.152894 4.031409 1.583771 0.217036
wb_dma_ch_pri_enc/always_4/case_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 3.720415 0.378161 0.559056 -0.719551 2.610802 -1.547644 2.419733 -0.530061 -0.019708 -0.673915 5.079222 3.091773 -2.159430 3.614936 -0.363941 2.760433 -0.706077 3.552447 -2.848841 0.111075
wb_dma_de/always_23/block_1 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_ch_rf/always_22/if_1 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_de/wire_mast1_dout 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_de/always_8/stmt_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_rf/wire_ch_done_we 3.960912 0.170991 2.764133 -0.771390 2.210355 1.441385 -1.177597 0.922843 -0.768200 -2.350725 -0.104588 2.100732 -2.057599 -0.262390 0.606446 1.247557 2.212096 0.624108 1.486177 -0.892983
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_wb_slv/wire_wb_ack_o 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -2.468284 -0.781721 2.911941 1.693270 0.731626 2.013275 0.688158 1.030344 -3.166427 -2.643737 1.284887 1.859318 1.535423 0.394572 -0.659916 -1.690210 1.152894 4.031409 1.583771 0.217036
wb_dma_de/reg_ld_desc_sel 1.460843 -2.104346 -2.460289 -4.113450 6.714397 1.281014 1.971547 0.172872 0.241198 -3.397909 1.787480 0.929363 1.426231 -2.567396 -2.214661 4.076103 -1.103596 1.052500 -0.410566 0.885615
wb_dma_wb_mast/assign_2_mast_pt_out 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_ch_sel/input_ch0_csr 6.349740 0.495289 2.355507 -0.563466 3.016620 -2.581580 -0.775492 1.621578 0.801848 0.108256 3.348897 1.239181 -3.929989 0.040181 2.673036 3.546722 0.361965 -3.336656 0.421100 -1.148393
wb_dma/wire_dma_done_all 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
assert_wb_dma_rf/input_ch0_am1 -2.456916 0.682152 -1.650019 4.293737 1.130761 0.017254 -1.561816 -1.129207 1.095996 1.327397 0.602677 -0.616224 0.035825 -0.550322 -0.393744 -1.375820 1.702565 1.638726 -0.570943 -0.494908
wb_dma_ch_arb/reg_state -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_de/assign_83_wr_ack 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 3.500905 0.104308 0.828757 -2.490669 1.880088 -1.723283 2.587943 -1.543569 -0.577677 -1.140584 5.743092 3.093601 -1.204515 3.769878 -0.928039 2.500087 1.015266 2.074435 -2.726475 -0.676754
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_wb_mast 2.558445 -0.865489 3.741965 -1.906521 -4.157134 -0.381608 -1.169914 1.415317 -1.329125 -1.108199 -3.503638 -0.261321 -1.264051 2.737658 0.758922 -0.602541 1.443364 -1.371785 4.581441 -1.818618
wb_dma_ch_sel/assign_124_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_de/always_18/stmt_1 -3.288227 -0.645567 0.377245 -2.039871 -0.506140 2.657604 0.576384 -0.642021 2.075889 0.294660 -2.334493 -1.897918 2.988280 3.449476 -0.945800 -0.509309 1.988898 -1.355614 3.863170 -0.364115
wb_dma_ch_rf/wire_ch_csr_dewe 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma_ch_pri_enc/input_pri2 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_pri_enc/input_pri3 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_pri_enc/input_pri0 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de/input_txsz 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_wb_if/input_slv_pt_in 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma/wire_de_adr1_we -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_sel/assign_6_pri1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/input_de_csr_we 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma_ch_sel/assign_129_req_p0/expr_1 4.291926 -2.163054 1.211449 -4.231539 1.664320 0.806363 -0.075401 -3.472872 0.183653 -0.384415 2.899411 0.709491 -0.078249 2.080459 -1.017583 1.078242 3.619928 0.289505 1.458207 -0.293017
wb_dma_rf/wire_csr -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_sel/assign_147_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/always_37/if_1 0.843959 -0.170123 1.575793 0.586290 1.845088 0.089609 2.673387 3.025501 -2.288697 -3.149141 1.407903 3.141133 -3.537893 -5.013624 -0.751090 1.489200 -1.580847 2.591695 -0.953763 2.436541
wb_dma_de/always_6/if_1/cond 2.067585 2.154324 3.695314 0.141694 0.199915 3.551419 -2.159693 0.212698 3.221048 0.058985 -1.087411 -1.552790 0.889397 1.877206 2.884130 1.866401 1.435974 -1.254190 0.452806 -0.955550
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 3.500905 0.104308 0.828757 -2.490669 1.880088 -1.723283 2.587943 -1.543569 -0.577677 -1.140584 5.743092 3.093601 -1.204515 3.769878 -0.928039 2.500087 1.015266 2.074435 -2.726475 -0.676754
wb_dma_ch_rf/always_8/stmt_1 0.472185 -1.724795 -3.836946 -0.107906 3.039929 2.133754 0.491663 -3.004909 2.636127 0.077299 0.430272 0.494856 0.462488 -4.746411 -1.649352 0.485070 -0.461871 1.613747 -2.191440 -0.422366
wb_dma_ch_sel/assign_108_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_pri_enc/wire_pri9_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_sel/wire_pri2 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/wire_pri3 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/wire_pri0 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_sel/wire_pri1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_rf/input_ptr_set -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_rf/always_2/if_1/if_1 1.953122 1.556153 -2.962350 0.734890 0.744924 1.569079 -2.785671 1.903059 -3.989567 -2.486014 -1.809417 0.587369 -2.063102 -2.109457 1.599590 2.926159 0.646424 -2.223868 -0.153164 -2.156708
wb_dma_de/assign_77_read_hold 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_wb_slv/always_5/stmt_1 0.370642 -0.135885 -1.314243 -0.236355 0.724849 2.371638 -2.979108 -1.636801 -0.223123 0.639346 -0.291253 -3.099007 -1.184914 1.335356 -1.532676 2.425803 4.495382 -2.041074 2.246669 2.418422
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.996782 -4.100657 1.289211 -2.375182 1.010807 -0.432666 1.238702 -1.857397 -0.966332 -0.611926 3.243640 0.592087 -1.676739 2.375166 -0.817868 0.993216 1.342222 3.010812 3.509600 -0.130938
wb_dma_ch_rf/always_27/stmt_1 2.315376 2.047225 3.422437 -0.426896 2.643940 -0.539631 -0.941069 2.797153 0.573724 -2.583205 -1.408588 1.296661 -3.079766 -1.888917 1.269455 0.203967 3.338941 -1.360559 1.228964 -0.551684
wb_dma_wb_slv/assign_2_pt_sel/expr_1 5.217426 -2.656005 0.465913 -0.366596 -5.247428 0.017163 -0.559544 -3.893849 1.540052 4.180411 1.194972 1.617129 -2.211372 2.623226 -0.558600 -0.549922 -1.218067 2.323368 1.282455 -1.279820
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_sel/wire_valid -3.083754 -0.219184 1.521895 0.671814 -1.208655 -0.095402 2.691396 3.714590 -2.029123 -0.812759 -0.887170 4.680717 -2.099555 -0.233347 -3.324965 0.757150 -0.489226 -1.224962 3.482816 1.141678
wb_dma_ch_sel/assign_162_req_p1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de/wire_chunk_cnt_is_0_d 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_sel/assign_109_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.384152 -0.566721 -3.972815 0.130031 0.755998 2.119335 -3.042777 -2.515767 -1.624715 -0.338252 -0.313368 -2.830576 -1.850327 -2.529553 -2.777759 1.929666 5.154854 -1.288592 0.230393 2.497739
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_de/assign_75_mast1_dout 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma/constraint_csr 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_ch_rf/always_5/if_1 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_pri_enc/input_pri1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_157_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_wb_mast/assign_1/expr_1 1.145955 -0.048805 0.923908 0.711907 -4.690215 -0.618072 0.079439 -1.540056 0.674770 1.386961 0.914802 0.245071 -2.291242 7.204381 0.234389 0.449132 3.924101 -0.398708 1.982383 -3.995070
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_de/reg_mast1_adr -1.151492 -3.961834 -1.434098 2.461882 -1.090868 -2.667502 1.823750 0.510905 2.479471 1.198764 0.227727 0.479801 -4.555605 -0.548391 -3.116724 0.984996 2.674943 1.544395 5.030869 -1.195654
wb_dma/wire_dma_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/input_ch2_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_ch_rf/assign_13_ch_txsz_we 0.710933 1.143702 4.967295 -1.531077 1.996950 3.041895 0.620556 0.337566 2.861473 -1.337988 0.542809 1.751681 3.201390 0.034927 1.269050 0.526706 0.403874 0.454934 -0.894672 -0.777005
wb_dma_ch_sel/assign_130_req_p0 4.291926 -2.163054 1.211449 -4.231539 1.664320 0.806363 -0.075401 -3.472872 0.183653 -0.384415 2.899411 0.709491 -0.078249 2.080459 -1.017583 1.078242 3.619928 0.289505 1.458207 -0.293017
wb_dma_ch_arb/always_1/if_1/stmt_2 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_sel/assign_106_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.976506 -0.127298 -1.489538 -0.285091 2.569100 1.783732 -1.673553 -2.341015 2.441625 1.196124 0.650862 -1.315081 0.189317 0.159864 0.084126 1.689739 1.129036 -0.691343 -0.473079 0.038557
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_rf/always_11/if_1/if_1 3.689619 -1.789094 -0.780018 -0.689021 1.210893 1.071844 -1.298547 -3.045053 -1.493226 -0.454930 1.568188 2.977106 -1.884040 0.894432 -2.393420 0.515092 3.392084 1.952017 0.695343 -1.525508
wb_dma_wb_if/wire_slv_adr 1.073216 3.483960 -2.251215 3.957601 -4.207499 1.026337 -3.064185 0.162555 -3.168046 1.705535 1.442767 -2.032823 -5.268552 1.827793 0.159238 4.902823 1.860770 -1.845203 -2.508358 3.129130
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_sel/input_ch1_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma/wire_pt1_sel_i 1.758857 -2.362023 2.399178 0.004744 -2.986931 -0.128576 1.378481 -0.753367 2.034216 0.979634 2.309447 -1.521536 -0.503943 5.115127 1.192933 1.844061 0.457966 2.198697 2.784689 -1.764815
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma/wire_pt1_sel_o 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_rf/always_1 -0.700204 1.189808 -3.131367 2.512979 2.033186 -0.145327 -2.243378 -1.371993 0.470572 3.293791 3.685780 1.054761 2.777690 0.926117 -0.641321 2.192744 -0.853962 0.161377 -2.058775 0.615845
wb_dma_ch_sel/assign_127_req_p0/expr_1 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_de/wire_dma_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/assign_116_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_pri_enc/inst_u10 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
assert_wb_dma_rf/input_ch0_txsz -1.120970 1.146009 -0.078976 1.530853 -0.814498 2.291345 -2.366168 -2.605534 0.163944 0.635897 -0.147342 -2.152599 1.563353 2.584910 0.193453 -0.756216 2.986074 1.441029 -1.541337 0.376080
assert_wb_dma_rf -2.252120 1.923816 -0.707151 3.540504 0.385079 0.627885 -2.413748 -1.769570 0.969803 1.281741 0.435698 -1.735840 0.322398 1.129486 -0.069147 -1.129618 3.512856 1.077003 -1.464144 0.459361
wb_dma_ch_rf/reg_ch_am0_r 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_rf/always_4/if_1 -3.758666 -0.566560 -2.596785 2.493300 0.145903 3.282168 -0.211980 -0.741750 -0.162361 1.418007 0.044811 -2.107284 2.862489 1.981925 0.930704 -0.500287 -2.705491 1.825372 0.191923 -0.503655
wb_dma_de/always_4/if_1/if_1/stmt_1 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_de/always_14/stmt_1/expr_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/wire_use_ed 2.965330 -0.895486 -2.220331 -1.972029 1.636048 1.536460 2.128220 1.626417 -3.553534 -4.143477 3.003876 -2.509752 -0.857074 3.267970 2.820172 6.393216 -3.875010 2.964363 0.940734 -1.281095
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.729679 -1.151099 -4.817914 1.688834 0.562604 2.477568 0.019122 -1.380798 1.146363 1.073787 -0.859867 1.298225 -0.282801 -2.565004 -2.581348 1.868779 -0.596856 -0.550862 -0.089449 -0.949634
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_sel/input_nd_i 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
assert_wb_dma_ch_sel/input_req_i 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_rf/reg_ch_rl -0.979234 0.138346 -1.772739 1.800659 4.904721 1.802807 -1.582033 1.009666 2.975094 0.090772 -1.809414 -2.857844 -0.607430 -2.686992 0.688354 1.163703 0.641924 -1.402329 1.957097 1.197901
wb_dma_de/reg_paused -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_wb_if/wire_mast_drdy 2.095237 0.911556 0.421432 -3.393224 2.053301 1.490188 -0.313362 1.342327 -2.082481 -0.889010 -5.582222 2.123388 -1.117236 5.597584 0.127771 -2.699574 -0.767059 0.751510 3.814286 0.515782
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.524441 -2.121380 0.575646 1.228030 2.373438 2.072435 -0.425996 1.491376 -0.662391 -1.941345 -1.011145 -0.993960 -0.709511 -1.165295 -0.998953 0.493813 2.019192 1.371271 4.919349 0.696315
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.498169 -0.116261 3.965475 0.204815 -0.406034 1.979070 -1.446142 0.275009 -1.439798 -1.991991 -0.228569 2.647715 -0.953412 1.823410 0.981910 -0.109407 2.181027 2.161744 1.849778 -2.617060
wb_dma_ch_sel/assign_100_valid/expr_1 -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_wb_if/inst_u1 -1.510327 1.466118 1.862807 -0.180225 -4.451444 -0.440999 0.960493 0.266517 -3.045298 0.135909 1.260624 2.344962 -2.226752 1.247955 -2.061141 -0.797639 1.965455 0.801930 -0.951589 2.008588
wb_dma_wb_if/inst_u0 2.558445 -0.865489 3.741965 -1.906521 -4.157134 -0.381608 -1.169914 1.415317 -1.329125 -1.108199 -3.503638 -0.261321 -1.264051 2.737658 0.758922 -0.602541 1.443364 -1.371785 4.581441 -1.818618
wb_dma_ch_sel 2.221912 0.323037 0.774180 -2.769979 2.742820 -0.830198 2.007592 2.152084 -0.267542 -2.197859 0.474988 2.474843 -2.483860 -2.377558 -0.455267 2.133008 -0.295449 -1.594346 0.111987 0.742909
wb_dma_rf/input_de_csr_we 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma_rf/wire_ch0_adr0 -1.006441 -0.270014 -4.299164 1.610577 3.364089 0.641934 0.247087 0.967806 0.166826 0.109190 0.788333 -4.123273 -2.952086 2.166003 -0.094310 4.126949 -0.389321 0.070231 2.493874 2.285190
wb_dma_rf/wire_ch0_adr1 -2.224275 1.095091 0.854699 0.255500 -0.253573 1.985794 -2.040232 -2.558481 0.536013 0.430822 0.153683 -1.970798 2.275558 2.303537 -0.883072 -0.987500 4.761069 -0.300617 -0.796911 0.878908
wb_dma_de/always_9/stmt_1/expr_1 3.649793 -1.511531 1.542483 -2.243373 2.532396 1.051548 -0.127764 -2.343903 5.537024 1.278614 0.890627 -0.208862 1.073654 1.003699 0.466296 1.406991 0.937228 -0.080965 0.641598 -1.534690
wb_dma_ch_sel/always_42/case_1/cond 1.770611 -0.584270 0.126996 1.761258 2.316024 0.831903 -0.371702 2.684090 0.149747 -1.734621 -1.918867 0.750387 -2.190406 -3.498388 2.014518 0.100844 -2.136558 1.077900 1.906073 -1.455129
wb_dma_wb_slv/input_wb_cyc_i 3.812463 -3.396091 2.639255 -0.615402 -5.402800 -0.169310 -1.674381 -1.631113 1.908053 3.166523 0.419877 -2.542816 -2.585998 1.012426 -0.547720 0.965582 1.642905 0.075859 4.523900 1.635549
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_de/reg_tsz_cnt 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_sel/reg_ndr 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_de/assign_83_wr_ack/expr_1 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_de/reg_de_txsz_we 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
wb_dma_ch_rf/reg_pointer_sr -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_rf/input_de_adr1_we -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 3.720415 0.378161 0.559056 -0.719551 2.610802 -1.547644 2.419733 -0.530061 -0.019708 -0.673915 5.079222 3.091773 -2.159430 3.614936 -0.363941 2.760433 -0.706077 3.552447 -2.848841 0.111075
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_43/case_1/cond 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_rf/reg_ch_adr0_r -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_pri_enc/input_valid 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_pri_enc/reg_pri_out1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.994041 -0.816877 -0.327940 -0.827721 -1.082209 2.731838 1.362334 0.612129 1.608787 0.169188 -2.984986 -1.307126 1.823776 3.671643 -0.358154 0.225190 -0.630101 0.067731 4.235070 -0.806909
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -2.012701 -1.390123 -1.683311 2.539226 -1.167938 1.615874 1.645282 1.260596 0.373041 -0.408533 -0.730429 0.035230 -0.484102 0.020484 0.863283 0.763646 -2.607995 2.014053 2.628733 -3.103165
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_sel/input_req_i -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_rf/assign_4_dma_abort/expr_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/always_1/case_1/stmt_8 -0.702700 0.306497 -2.179507 1.829860 3.065985 0.583352 -0.050662 0.299278 0.428338 0.834221 2.350432 0.421563 1.111876 0.058892 0.199973 1.900277 -1.762586 1.487652 -0.400930 0.498219
wb_dma_ch_rf/wire_ptr_inv -0.821715 -1.863899 1.864111 0.160746 0.912253 2.286278 1.401293 -1.062061 -0.337746 -1.737034 1.857082 2.807215 2.294228 0.233122 -1.180684 -0.722759 0.921913 3.610006 0.866203 -2.157834
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 2.393627 1.330905 -1.241751 1.436747 -0.934508 1.276787 -2.523708 -1.147750 -1.923760 0.479662 0.050858 -0.079578 -2.367079 2.775520 0.393611 1.405458 1.738995 -0.036557 -0.364523 -0.610837
wb_dma_ch_sel/assign_138_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_rf/always_1/case_1/stmt_1 -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma_rf/always_1/case_1/stmt_6 -0.432198 -2.376880 -6.241848 0.333261 -0.935443 2.060115 -0.992820 -4.109263 -0.448544 2.488397 1.083386 -1.938590 -0.161963 -0.015018 -2.444785 1.089114 1.192007 2.005615 0.161876 1.610889
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_sel/always_43/case_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_sel/assign_9_pri2 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_pri_enc_sub/always_1/case_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_rf/always_2/if_1 1.953122 1.556153 -2.962350 0.734890 0.744924 1.569079 -2.785671 1.903059 -3.989567 -2.486014 -1.809417 0.587369 -2.063102 -2.109457 1.599590 2.926159 0.646424 -2.223868 -0.153164 -2.156708
wb_dma/wire_dma_abort 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_wb_if/input_wb_stb_i 0.370642 -0.135885 -1.314243 -0.236355 0.724849 2.371638 -2.979108 -1.636801 -0.223123 0.639346 -0.291253 -3.099007 -1.184914 1.335356 -1.532676 2.425803 4.495382 -2.041074 2.246669 2.418422
wb_dma_rf/input_de_txsz 3.555416 -1.716848 2.312376 -2.633666 2.747152 1.351167 0.319404 -1.546440 3.877316 -0.226748 0.892870 0.642141 1.419638 0.501661 0.657389 0.975797 0.589712 0.610115 1.122001 -1.887554
wb_dma_ch_pri_enc/wire_pri3_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/wire_gnt_p1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/wire_gnt_p0 -0.968995 -2.727607 4.936789 -1.206949 -0.979742 -1.106632 2.783589 1.882876 -2.381146 -3.374710 3.293840 0.831464 -0.025080 -0.279058 -0.978066 0.185710 2.559911 2.521046 3.258397 0.586006
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma/input_wb0_err_i 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.649194 -3.412936 -2.529762 2.501623 0.598418 0.001212 0.890593 0.125285 -1.971457 -0.504060 0.579570 -0.183004 -0.300408 -0.936038 -1.935864 -0.816498 -0.890769 3.588428 2.772586 0.279675
wb_dma_ch_sel/always_44/case_1/stmt_1 -2.405486 0.222337 -1.010888 3.321762 0.362446 0.727015 -0.207958 1.893016 0.215080 0.949101 0.910908 -2.707085 -1.633410 0.361843 0.828257 2.424849 1.022540 -0.223737 2.728739 1.776319
wb_dma_wb_mast/wire_wb_data_o 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma_de/always_6/if_1/if_1/stmt_1 3.749835 -0.838255 1.029087 -1.872162 1.811254 0.751096 0.743391 -3.113996 2.689095 0.289961 2.244570 3.853358 1.002958 0.521141 -0.652651 0.045871 0.736189 1.714608 -2.289314 -2.984332
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_sel/always_38/case_1/cond 1.333083 2.332945 2.428781 -0.279640 4.016879 -0.097860 -0.708579 1.473449 1.678343 -1.421941 -0.321256 1.511819 -2.458590 -0.795614 0.042008 0.405202 4.034277 -1.215809 0.314928 0.455748
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -1.392810 2.121646 4.369928 1.948845 -0.424973 2.829884 -1.076615 1.672700 2.200980 -0.155678 -1.912873 -0.010476 1.525268 2.038630 2.116709 -0.694475 1.066767 0.148648 1.408354 -1.216667
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.555416 -1.716848 2.312376 -2.633666 2.747152 1.351167 0.319404 -1.546440 3.877316 -0.226748 0.892870 0.642141 1.419638 0.501661 0.657389 0.975797 0.589712 0.610115 1.122001 -1.887554
wb_dma_de/assign_4_use_ed 2.965330 -0.895486 -2.220331 -1.972029 1.636048 1.536460 2.128220 1.626417 -3.553534 -4.143477 3.003876 -2.509752 -0.857074 3.267970 2.820172 6.393216 -3.875010 2.964363 0.940734 -1.281095
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.943295 -1.078100 0.599327 -1.577383 4.420153 2.664426 -0.647837 -1.792554 2.130617 -0.976965 1.230596 1.231220 0.302377 -0.317005 -0.566244 1.819492 2.378659 0.675266 0.927047 -1.047611
wb_dma_ch_sel/assign_132_req_p0 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma_ch_rf/always_25/if_1 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_de/wire_rd_ack 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma/wire_slv0_adr 1.221068 3.666266 -1.664397 3.406925 -3.167548 1.896194 -2.430916 -0.329811 -1.933201 1.335739 2.743184 -2.237689 -3.507287 0.941216 1.221829 5.237554 1.332374 -1.815925 -4.205267 2.915887
wb_dma_rf/input_dma_busy 0.472185 -1.724795 -3.836946 -0.107906 3.039929 2.133754 0.491663 -3.004909 2.636127 0.077299 0.430272 0.494856 0.462488 -4.746411 -1.649352 0.485070 -0.461871 1.613747 -2.191440 -0.422366
wb_dma_ch_sel/assign_96_valid/expr_1 -0.397776 2.949177 -2.735119 -2.508234 3.233756 -0.582332 1.356602 1.617422 -1.290432 -3.683399 -1.797378 -2.365340 -5.209734 0.690525 0.750640 1.501765 4.449352 -2.391613 2.837354 -1.188231
wb_dma_ch_sel/always_4/stmt_1 1.333083 2.332945 2.428781 -0.279640 4.016879 -0.097860 -0.708579 1.473449 1.678343 -1.421941 -0.321256 1.511819 -2.458590 -0.795614 0.042008 0.405202 4.034277 -1.215809 0.314928 0.455748
wb_dma_rf/wire_pointer2_s -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_de/reg_chunk_dec 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_de/reg_chunk_cnt_is_0_r 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_ch_sel/assign_158_req_p1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma/wire_wb0_cyc_o 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.566069 -1.704413 2.677038 -0.399764 -2.653548 -1.243850 3.776294 2.765791 -2.524673 -2.384829 0.738588 3.151598 -3.016370 -1.039782 -2.406698 0.700463 -0.718906 1.665854 2.952204 0.854227
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.745651 -2.228707 4.269498 -1.527558 0.616844 1.113993 1.165290 1.970223 -4.792314 -3.453617 1.859482 1.805910 -0.840835 -2.888191 0.750547 0.326913 -1.046924 2.523492 1.314147 2.650151
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_rf/reg_ch_adr1_r -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma/input_wb0_cyc_i 3.812463 -3.396091 2.639255 -0.615402 -5.402800 -0.169310 -1.674381 -1.631113 1.908053 3.166523 0.419877 -2.542816 -2.585998 1.012426 -0.547720 0.965582 1.642905 0.075859 4.523900 1.635549
wb_dma_ch_sel/always_8/stmt_1 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_wb_slv -1.510327 1.466118 1.862807 -0.180225 -4.451444 -0.440999 0.960493 0.266517 -3.045298 0.135909 1.260624 2.344962 -2.226752 1.247955 -2.061141 -0.797639 1.965455 0.801930 -0.951589 2.008588
wb_dma_de/inst_u0 -3.827317 -1.745660 -2.459177 2.944284 2.557967 -1.593696 3.074604 0.659493 1.224424 0.061829 1.479802 -0.892394 -2.123131 2.085428 -1.376664 -0.320951 -0.052004 2.971611 2.713351 -0.407392
wb_dma_de/inst_u1 -1.395321 -1.386112 0.268961 0.962113 -0.695433 -0.771038 2.798519 -2.286968 2.853373 1.760403 3.652050 1.775303 -0.053378 3.233536 -1.627901 0.204016 2.019822 1.997121 0.626860 -2.386631
wb_dma_pri_enc_sub/input_pri_in 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de/reg_de_adr1_we -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -1.155015 1.859056 2.828997 2.191647 -1.827702 -0.654743 -0.650031 3.020360 -0.377353 -1.667746 -1.971133 0.956123 -3.507056 0.913421 0.233610 -0.207662 4.581117 -0.984536 3.148790 -2.215242
wb_dma_ch_sel/always_46/case_1 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_rf/assign_11_ch_csr_we 2.176610 -1.055012 2.667758 -3.424932 -1.240381 -2.157118 2.501564 1.253735 -2.603130 -1.782454 2.814179 1.325054 -3.324749 0.620563 -2.079399 1.578842 2.455369 1.352851 1.498799 3.699988
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.023572 -0.719492 2.163161 -0.148266 2.679688 2.573757 0.153601 -0.703600 4.439922 -0.259714 -0.167972 1.221417 2.707538 -0.401808 2.108255 -0.031316 -1.471256 1.579807 0.126832 -3.558192
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma/wire_de_adr0_we -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_wb_slv/wire_rf_sel 1.260689 -3.199909 -2.305321 -1.146476 -0.436249 1.885109 -4.041398 -3.381290 -1.387955 0.325868 -2.307552 -1.694754 0.026696 -4.436949 -3.799878 0.090101 2.950896 -2.730355 2.415375 1.337789
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_sel/assign_120_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma/wire_wb1s_data_o 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma_de/wire_adr0_cnt_next1 -3.827317 -1.745660 -2.459177 2.944284 2.557967 -1.593696 3.074604 0.659493 1.224424 0.061829 1.479802 -0.892394 -2.123131 2.085428 -1.376664 -0.320951 -0.052004 2.971611 2.713351 -0.407392
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma/wire_pt0_sel_o 1.758857 -2.362023 2.399178 0.004744 -2.986931 -0.128576 1.378481 -0.753367 2.034216 0.979634 2.309447 -1.521536 -0.503943 5.115127 1.192933 1.844061 0.457966 2.198697 2.784689 -1.764815
wb_dma/wire_pt0_sel_i 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_11 3.689619 -1.789094 -0.780018 -0.689021 1.210893 1.071844 -1.298547 -3.045053 -1.493226 -0.454930 1.568188 2.977106 -1.884040 0.894432 -2.393420 0.515092 3.392084 1.952017 0.695343 -1.525508
wb_dma_ch_rf/always_10 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_rf/always_17 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_rf/always_19 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.267056 2.742391 3.395786 3.686913 -1.040895 1.712531 -2.914414 2.381313 0.299853 0.543109 -3.375910 0.061265 -2.065912 2.097295 1.501601 -1.180059 1.939093 -0.414117 2.103605 0.234788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.941442 -0.939754 -1.129516 -0.195838 1.037575 1.873284 -1.816820 -2.307277 0.036125 0.571158 1.035280 -0.927370 -0.486639 1.169132 -0.827249 1.819646 2.091163 0.245266 0.726587 0.345490
wb_dma_wb_if/wire_slv_dout -1.048921 2.585053 -0.427775 -0.537823 -4.200148 3.831916 -1.999848 1.325695 -2.705266 -0.189638 -1.427888 -4.527164 -1.344920 3.250027 0.952275 4.772377 2.457506 -3.485165 1.159531 3.564488
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.379303 2.490557 0.927929 0.449505 1.991978 2.263566 -2.451840 1.144188 1.730628 0.164165 -2.149774 2.046417 -1.890690 -0.108973 1.188934 2.447110 0.724876 -2.754818 -0.036221 -1.184095
wb_dma/wire_pointer -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_de/assign_75_mast1_dout/expr_1 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma/wire_ch3_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_ch_rf/assign_27_ptr_inv -0.821715 -1.863899 1.864111 0.160746 0.912253 2.286278 1.401293 -1.062061 -0.337746 -1.737034 1.857082 2.807215 2.294228 0.233122 -1.180684 -0.722759 0.921913 3.610006 0.866203 -2.157834
wb_dma_de/reg_adr1_inc -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_sel/input_ch6_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_de/input_mast0_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/assign_68_de_txsz/expr_1 2.155471 0.539630 3.046681 -1.667982 3.402510 1.916465 0.012292 -0.918119 6.434896 0.616191 -0.267557 0.534196 1.648636 0.190817 1.055981 0.917423 1.096892 -0.623691 -0.123529 -1.467726
wb_dma/wire_ch2_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_rf/input_ndnr 1.286899 -1.487411 5.064075 -1.710487 0.427402 1.800290 1.186907 0.156880 -0.443751 -2.563804 1.748314 1.942122 1.661146 1.889315 0.099786 0.041180 1.766536 2.865467 2.130059 -1.321133
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de/always_19/stmt_1 -1.151492 -3.961834 -1.434098 2.461882 -1.090868 -2.667502 1.823750 0.510905 2.479471 1.198764 0.227727 0.479801 -4.555605 -0.548391 -3.116724 0.984996 2.674943 1.544395 5.030869 -1.195654
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.439912 1.825009 -0.426834 0.763460 1.916675 2.782802 -1.844754 -0.041273 0.678442 -0.571333 -0.120572 -2.014198 -0.235438 1.129773 2.176928 2.422083 0.662084 -0.644446 -0.467686 -0.148760
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -0.684873 2.601477 -1.837789 1.160539 0.767295 1.104230 2.584940 0.379958 -0.310586 -1.978845 3.071440 -0.481494 -1.280062 4.470716 1.971701 3.115510 1.816480 0.194361 -2.561347 -2.587887
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_de/assign_78_mast0_go/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma/assign_6_pt1_sel_i 1.758857 -2.362023 2.399178 0.004744 -2.986931 -0.128576 1.378481 -0.753367 2.034216 0.979634 2.309447 -1.521536 -0.503943 5.115127 1.192933 1.844061 0.457966 2.198697 2.784689 -1.764815
wb_dma/wire_mast1_adr -1.151492 -3.961834 -1.434098 2.461882 -1.090868 -2.667502 1.823750 0.510905 2.479471 1.198764 0.227727 0.479801 -4.555605 -0.548391 -3.116724 0.984996 2.674943 1.544395 5.030869 -1.195654
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_wb_slv/input_wb_stb_i 0.370642 -0.135885 -1.314243 -0.236355 0.724849 2.371638 -2.979108 -1.636801 -0.223123 0.639346 -0.291253 -3.099007 -1.184914 1.335356 -1.532676 2.425803 4.495382 -2.041074 2.246669 2.418422
wb_dma_de/reg_adr1_cnt -2.874696 -0.684890 0.733824 0.315825 -1.043493 -0.033498 1.924285 -2.278146 2.645542 1.438913 2.666008 1.433137 0.847960 2.529677 -2.711869 -0.169609 4.051993 0.221428 0.759293 -1.415492
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_ch_sel/always_42/case_1/stmt_2 2.145530 0.800055 2.595980 2.100798 -0.753965 2.255399 -1.841620 -0.078041 0.379773 -0.295361 -1.173513 2.297366 0.344494 1.262370 1.865655 -1.038309 0.065738 1.876530 0.113058 -3.468274
wb_dma_ch_sel/always_42/case_1/stmt_3 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_sel/always_42/case_1/stmt_1 6.297457 -2.193778 1.876771 -2.918452 4.387291 -0.908522 0.872259 0.286726 0.353229 -0.713570 4.146295 -2.220025 -1.349804 2.396710 3.141870 3.393325 -2.216409 0.886327 1.802466 1.325001
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.758666 -0.566560 -2.596785 2.493300 0.145903 3.282168 -0.211980 -0.741750 -0.162361 1.418007 0.044811 -2.107284 2.862489 1.981925 0.930704 -0.500287 -2.705491 1.825372 0.191923 -0.503655
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.154194 -2.025523 1.203466 0.407348 -0.171517 1.423729 1.319627 -0.643981 2.171631 -0.309111 3.898465 -3.271569 0.369158 -1.647319 0.457139 3.364147 2.731996 -1.868096 1.169415 0.700231
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.324758 1.871304 -1.107756 1.373947 -0.291210 1.668122 3.226324 -0.408242 -0.226838 -0.907349 4.021640 -0.148442 -2.220045 3.614046 2.248733 2.684109 1.767381 -0.071467 -1.915495 -1.827322
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.286899 -1.487411 5.064075 -1.710487 0.427402 1.800290 1.186907 0.156880 -0.443751 -2.563804 1.748314 1.942122 1.661146 1.889315 0.099786 0.041180 1.766536 2.865467 2.130059 -1.321133
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 3.484233 -4.084452 -0.402644 -1.898775 1.114995 -0.438013 0.929764 -2.786529 -0.254624 0.420698 3.492441 0.192535 -1.483212 1.909553 -1.681352 1.591253 1.300954 2.564548 2.344253 0.344631
wb_dma/wire_txsz 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_de/always_14/stmt_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_wb_slv/reg_rf_ack 0.370642 -0.135885 -1.314243 -0.236355 0.724849 2.371638 -2.979108 -1.636801 -0.223123 0.639346 -0.291253 -3.099007 -1.184914 1.335356 -1.532676 2.425803 4.495382 -2.041074 2.246669 2.418422
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.333083 2.332945 2.428781 -0.279640 4.016879 -0.097860 -0.708579 1.473449 1.678343 -1.421941 -0.321256 1.511819 -2.458590 -0.795614 0.042008 0.405202 4.034277 -1.215809 0.314928 0.455748
wb_dma/wire_de_csr_we 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.260689 -3.199909 -2.305321 -1.146476 -0.436249 1.885109 -4.041398 -3.381290 -1.387955 0.325868 -2.307552 -1.694754 0.026696 -4.436949 -3.799878 0.090101 2.950896 -2.730355 2.415375 1.337789
wb_dma/wire_ch1_txsz 1.165727 1.615365 0.970830 3.785936 -2.448324 1.585315 -1.891432 0.114409 0.834482 1.426779 -1.154680 0.445931 -1.069958 3.229593 2.422163 -0.301234 -0.423749 1.378193 -0.113615 -2.812753
wb_dma_rf/inst_u9 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u8 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u7 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_rf/inst_u6 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_rf/inst_u5 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_rf/inst_u4 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_rf/inst_u3 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_rf/inst_u1 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_rf/inst_u0 1.152647 1.830575 0.195066 -1.996908 2.251332 -1.280368 1.164636 1.516180 0.015856 -0.895356 1.421009 0.754661 -2.493302 -1.026714 -0.484753 2.663388 1.115366 -2.504481 -1.095237 2.387701
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 3.500905 0.104308 0.828757 -2.490669 1.880088 -1.723283 2.587943 -1.543569 -0.577677 -1.140584 5.743092 3.093601 -1.204515 3.769878 -0.928039 2.500087 1.015266 2.074435 -2.726475 -0.676754
wb_dma_inc30r/assign_2_out -1.128548 -1.176325 -0.983816 0.560678 2.011217 -1.122538 2.813585 -3.253872 3.981269 2.755445 5.060660 1.716397 0.796318 2.838483 -1.893314 0.597221 0.851011 1.472832 -0.332733 -1.758018
wb_dma/wire_mast1_din 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma_ch_sel/assign_2_pri0 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_rf/input_de_adr0_we -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_wb_mast/always_1/if_1/stmt_1 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_ch_sel/always_48/case_1/cond 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_rf/input_wb_rf_we -0.126003 1.326630 2.065245 -2.050537 -1.019675 -2.657473 1.075702 0.779259 -3.019461 -3.252710 1.613868 -0.081175 -2.221416 -0.622548 -0.833974 -1.187908 4.749562 2.568931 -2.393003 2.494032
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/assign_7_pt0_sel_i 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.821715 -1.863899 1.864111 0.160746 0.912253 2.286278 1.401293 -1.062061 -0.337746 -1.737034 1.857082 2.807215 2.294228 0.233122 -1.180684 -0.722759 0.921913 3.610006 0.866203 -2.157834
wb_dma_wb_mast/wire_mast_pt_out 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
assert_wb_dma_ch_arb/input_state 2.863783 -2.151051 -0.976257 -1.392663 2.823227 1.954013 -1.144734 -2.914892 -0.189476 -0.332215 2.182904 0.067913 -1.059343 1.800458 -2.015750 2.302857 3.696548 1.237807 1.939197 0.220642
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma/wire_ch0_csr 5.394770 -0.009803 1.863221 -0.265140 0.898104 -1.895818 1.536666 0.744048 3.140588 -0.273790 1.489855 0.818228 -6.487359 -0.232583 1.906910 2.383711 1.054300 -1.583766 -0.135433 -1.891309
wb_dma_de/assign_69_de_adr0/expr_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_wb_slv/wire_pt_sel 5.217426 -2.656005 0.465913 -0.366596 -5.247428 0.017163 -0.559544 -3.893849 1.540052 4.180411 1.194972 1.617129 -2.211372 2.623226 -0.558600 -0.549922 -1.218067 2.323368 1.282455 -1.279820
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.265185 0.439402 -2.350494 0.296018 1.641968 1.961373 -1.082966 2.558337 -2.768509 -1.801564 -1.551740 2.606996 -1.530549 -0.736665 0.281961 3.787394 -0.739522 -3.353224 2.241121 -2.650115
wb_dma_ch_sel/wire_de_start 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_wb_mast/assign_3_mast_drdy 2.095237 0.911556 0.421432 -3.393224 2.053301 1.490188 -0.313362 1.342327 -2.082481 -0.889010 -5.582222 2.123388 -1.117236 5.597584 0.127771 -2.699574 -0.767059 0.751510 3.814286 0.515782
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_de/always_5/stmt_1 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/input_mast1_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/reg_mast0_adr -3.288227 -0.645567 0.377245 -2.039871 -0.506140 2.657604 0.576384 -0.642021 2.075889 0.294660 -2.334493 -1.897918 2.988280 3.449476 -0.945800 -0.509309 1.988898 -1.355614 3.863170 -0.364115
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.614897 -0.923346 4.475564 1.545315 -0.940569 1.366928 -1.770591 2.328268 0.089644 -0.642246 -1.942426 -2.244974 -0.429889 2.092187 1.867174 -0.376169 0.992584 1.083300 4.911922 0.648074
wb_dma_ch_rf/assign_15_ch_am0_we 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_rf/inst_u2 0.220834 0.452054 3.797035 -2.795469 1.776344 -0.839714 2.820660 2.732048 -2.272235 -2.869595 1.405907 1.304917 -0.766075 1.640098 1.248671 -1.130209 -0.206945 1.570953 0.724450 1.157481
wb_dma_ch_rf/wire_ch_adr1_dewe -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_rf/always_17/if_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_de/assign_71_de_csr -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/always_42/case_1 6.640652 -1.368147 0.178685 -2.212557 1.747460 -1.032483 0.620396 0.433552 -1.357982 -0.856945 2.774947 -1.400639 -3.560718 1.855814 3.609002 2.963156 -2.561406 0.338801 1.605258 -0.810954
wb_dma_ch_sel/always_1/stmt_1/expr_1 -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_sel/always_6/stmt_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_rf/reg_ch_chk_sz_r 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_sel/always_3/stmt_1 1.286899 -1.487411 5.064075 -1.710487 0.427402 1.800290 1.186907 0.156880 -0.443751 -2.563804 1.748314 1.942122 1.661146 1.889315 0.099786 0.041180 1.766536 2.865467 2.130059 -1.321133
wb_dma/wire_pointer2_s -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.261174 -2.904592 -2.252846 1.387590 -1.348595 2.006893 -0.950441 -2.820026 0.528814 2.055855 -0.603820 1.467236 1.636151 -0.663574 -1.744165 -0.659301 -2.111679 0.999604 1.263109 -2.250697
wb_dma_ch_rf/input_de_txsz 3.555416 -1.716848 2.312376 -2.633666 2.747152 1.351167 0.319404 -1.546440 3.877316 -0.226748 0.892870 0.642141 1.419638 0.501661 0.657389 0.975797 0.589712 0.610115 1.122001 -1.887554
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_wb_if/input_pt_sel_i 2.579884 -1.053028 0.590546 1.105130 -3.620631 -0.947494 0.869814 -1.417621 0.982194 1.809064 1.823062 0.645820 -2.883336 6.388319 0.759969 1.037527 1.240079 1.724053 1.580780 -3.290834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.485731 0.663808 2.577605 -3.090591 0.199822 3.513777 0.719089 1.376948 -0.506992 -1.519617 -3.876919 0.001053 2.518460 6.074488 1.631410 -1.571108 -0.857328 0.933918 4.151865 -0.676703
wb_dma/wire_mast0_go 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_1/stmt_1 -0.979234 0.138346 -1.772739 1.800659 4.904721 1.802807 -1.582033 1.009666 2.975094 0.090772 -1.809414 -2.857844 -0.607430 -2.686992 0.688354 1.163703 0.641924 -1.402329 1.957097 1.197901
wb_dma_ch_rf/always_10/if_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_pri_enc/wire_pri21_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_165_req_p1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.530250 -1.673770 3.316657 -0.239442 0.656479 1.953449 0.218745 -0.599989 2.858888 -0.335908 -0.076027 0.865295 2.259691 1.388257 1.403212 -0.744686 -0.304890 2.311526 2.022548 -3.092244
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_sel/assign_137_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_115_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 3.255508 0.846146 -0.921617 -0.004721 3.004443 -1.521218 1.249997 1.599599 -0.180901 -2.279280 1.471260 3.394304 -0.936973 1.533223 0.458576 2.334623 -2.929886 4.094942 -2.739069 -2.233947
wb_dma/wire_de_txsz 2.155471 0.539630 3.046681 -1.667982 3.402510 1.916465 0.012292 -0.918119 6.434896 0.616191 -0.267557 0.534196 1.648636 0.190817 1.055981 0.917423 1.096892 -0.623691 -0.123529 -1.467726
wb_dma_wb_slv/input_slv_pt_in 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
assert_wb_dma_ch_sel/input_ch0_csr 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -1.918176 2.656339 3.612919 -0.740776 -0.215056 3.648006 0.549657 1.945893 2.395740 -0.323072 -3.941324 0.634698 1.881118 5.185679 1.600452 -1.004646 0.167437 -0.118080 2.732719 -1.007139
wb_dma_ch_sel/assign_149_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_de/wire_adr0_cnt_next -3.827317 -1.745660 -2.459177 2.944284 2.557967 -1.593696 3.074604 0.659493 1.224424 0.061829 1.479802 -0.892394 -2.123131 2.085428 -1.376664 -0.320951 -0.052004 2.971611 2.713351 -0.407392
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.253844 1.182262 3.073089 -3.794009 1.304052 -1.510579 1.176030 2.436800 -0.477121 -2.433453 1.484604 4.063982 -2.526702 1.463135 -0.549355 4.007452 2.167748 -2.249219 0.302616 -0.787166
wb_dma_ch_rf/always_23/if_1/block_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_rf/wire_ch0_txsz 2.627729 2.808303 4.712975 -0.793391 1.847504 2.369675 -2.230503 -0.883242 3.293702 -0.900310 0.056449 -2.335191 2.072659 1.143149 3.581306 0.188707 2.327191 1.559806 -2.971210 0.695424
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -3.477317 2.010624 0.391197 3.153292 0.578574 2.596170 -0.622336 3.850029 0.101208 -2.128038 -3.225808 -1.961552 -1.116744 -1.695419 1.851804 1.103885 0.662121 -0.944131 2.707882 -0.812252
wb_dma_de/always_6/if_1/if_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_sel/assign_128_req_p0 4.291926 -2.163054 1.211449 -4.231539 1.664320 0.806363 -0.075401 -3.472872 0.183653 -0.384415 2.899411 0.709491 -0.078249 2.080459 -1.017583 1.078242 3.619928 0.289505 1.458207 -0.293017
wb_dma_de/assign_77_read_hold/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/wire_de_adr0 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_de/wire_de_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_wb_mast/always_4 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_wb_mast/always_1 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_rf/wire_ch3_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_ch_rf/reg_ptr_valid -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_de/input_mast0_drdy 1.842181 1.063692 -1.353680 -2.304050 2.663967 2.090264 -0.126313 1.390714 0.633226 -0.690123 -6.191936 1.393923 -1.336735 2.611891 0.526373 -2.289057 -1.550308 0.983556 2.288732 0.537914
wb_dma_rf/assign_6_csr_we/expr_1 2.498314 1.069375 -1.811823 0.556497 1.256258 0.879194 -2.461654 1.082850 -3.871990 -3.247239 -1.049286 -0.938388 -2.285556 -3.582033 2.051373 1.093495 0.923579 0.377856 -1.006786 -0.879712
wb_dma_ch_sel/assign_154_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
wb_dma/wire_ch5_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_pri_enc/wire_pri10_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_20_ch_done_we 3.960912 0.170991 2.764133 -0.771390 2.210355 1.441385 -1.177597 0.922843 -0.768200 -2.350725 -0.104588 2.100732 -2.057599 -0.262390 0.606446 1.247557 2.212096 0.624108 1.486177 -0.892983
wb_dma_wb_mast/input_wb_ack_i 3.013773 0.157307 3.453659 -1.672223 -3.581777 1.068583 -1.088340 2.824456 -1.657388 -2.029763 -5.567840 0.569694 -0.965912 2.140809 1.860066 -0.544897 -1.584884 0.211373 3.889100 -1.991201
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_rf/input_dma_rest -2.012701 -1.390123 -1.683311 2.539226 -1.167938 1.615874 1.645282 1.260596 0.373041 -0.408533 -0.730429 0.035230 -0.484102 0.020484 0.863283 0.763646 -2.607995 2.014053 2.628733 -3.103165
wb_dma_ch_sel/always_5/stmt_1 0.955940 2.919383 0.672829 1.589383 3.805673 1.048042 -0.263683 1.941353 3.139606 0.417389 -0.693223 3.463685 -2.447394 -0.162911 0.095920 2.244328 1.047690 -2.000469 -0.529804 -0.794171
wb_dma_ch_sel/always_40/case_1 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma/wire_de_csr -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.253844 1.182262 3.073089 -3.794009 1.304052 -1.510579 1.176030 2.436800 -0.477121 -2.433453 1.484604 4.063982 -2.526702 1.463135 -0.549355 4.007452 2.167748 -2.249219 0.302616 -0.787166
wb_dma_ch_sel/always_37/if_1/if_1 0.843959 -0.170123 1.575793 0.586290 1.845088 0.089609 2.673387 3.025501 -2.288697 -3.149141 1.407903 3.141133 -3.537893 -5.013624 -0.751090 1.489200 -1.580847 2.591695 -0.953763 2.436541
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_rf/always_10/if_1/if_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/input_ch3_adr0 -2.649194 -3.412936 -2.529762 2.501623 0.598418 0.001212 0.890593 0.125285 -1.971457 -0.504060 0.579570 -0.183004 -0.300408 -0.936038 -1.935864 -0.816498 -0.890769 3.588428 2.772586 0.279675
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_de/wire_de_txsz 2.155471 0.539630 3.046681 -1.667982 3.402510 1.916465 0.012292 -0.918119 6.434896 0.616191 -0.267557 0.534196 1.648636 0.190817 1.055981 0.917423 1.096892 -0.623691 -0.123529 -1.467726
wb_dma_rf/input_de_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_rf/input_de_adr0 -0.795315 -1.427833 -3.993822 0.780575 5.415449 0.003064 -0.574683 1.566710 -0.729871 -0.938169 -1.841598 -1.157927 -0.721757 -1.658390 -1.298693 0.434061 -2.546490 1.536429 2.058538 2.226382
wb_dma_de/always_2/if_1 -3.693887 -0.365900 -2.806151 2.977363 4.153009 -0.712852 1.594460 2.258477 -0.107871 -0.625929 1.134787 -1.470279 -2.272310 -0.251206 -1.158245 1.404685 -0.057817 1.455318 2.016627 2.260471
wb_dma_ch_sel/assign_102_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.732858 -0.824345 2.447495 -0.904153 -3.399085 -1.733443 2.602973 2.300839 -2.997854 -1.125522 1.900946 0.937128 -4.135162 1.225251 -1.461248 1.429568 1.269624 1.863091 2.819638 3.191041
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_wb_mast/assign_4_mast_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.614897 -0.923346 4.475564 1.545315 -0.940569 1.366928 -1.770591 2.328268 0.089644 -0.642246 -1.942426 -2.244974 -0.429889 2.092187 1.867174 -0.376169 0.992584 1.083300 4.911922 0.648074
wb_dma_ch_rf/always_2/if_1 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma/input_wb1_err_i 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_sel/input_dma_busy 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_sel/assign_4_pri1 2.227149 -0.838573 -0.593459 1.561282 1.354669 1.981029 -1.270508 -1.979537 0.045876 -0.226298 0.106296 3.430717 -0.170233 -0.467889 -0.509936 -0.800854 0.621422 2.564973 -0.335211 -3.432628
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_rf/reg_ch_csr_r -1.314564 -0.760170 1.102296 -0.130098 -2.806967 -0.171719 2.929932 3.059642 -2.027671 -1.082401 -0.373832 3.924815 -2.390927 1.081738 -2.493368 2.133613 -1.042190 -0.880062 3.142053 -0.366755
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_wb_if/wire_slv_we -1.406458 1.386613 1.223093 -0.205817 -3.206306 -2.605792 1.355749 1.510027 -3.671194 -2.736974 0.700114 -0.406208 -3.659447 0.045223 -0.467759 -1.596851 4.212943 3.268989 -1.022469 1.865192
wb_dma_de/assign_70_de_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_ch_sel/always_38/case_1/stmt_4 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_sel/reg_ch_sel_r 0.843959 -0.170123 1.575793 0.586290 1.845088 0.089609 2.673387 3.025501 -2.288697 -3.149141 1.407903 3.141133 -3.537893 -5.013624 -0.751090 1.489200 -1.580847 2.591695 -0.953763 2.436541
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.762139 1.449846 2.740257 0.576417 2.653467 1.526375 -0.171883 1.669501 4.696770 0.086998 0.437288 1.234404 -0.085456 -2.483503 -0.449236 3.074580 2.979169 -3.327989 0.525265 0.157384
wb_dma_ch_sel/always_38/case_1/stmt_3 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_sel/always_38/case_1/stmt_2 2.145530 0.800055 2.595980 2.100798 -0.753965 2.255399 -1.841620 -0.078041 0.379773 -0.295361 -1.173513 2.297366 0.344494 1.262370 1.865655 -1.038309 0.065738 1.876530 0.113058 -3.468274
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_pri_enc/wire_pri30_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/reg_ch_sel_d -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_rf/assign_14_ch_adr0_we -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_rf/wire_ch1_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_inc30r/always_1/stmt_1/expr_1 -6.090598 2.048125 0.639708 3.796308 0.742584 2.024403 3.286841 0.524631 1.576893 0.632491 4.056117 -0.976978 0.807096 4.601693 0.116486 2.061335 1.522771 1.016809 0.050947 0.040053
wb_dma_rf/wire_pause_req 2.199446 0.085290 -3.056516 0.777743 0.273202 1.640583 -1.533119 0.721948 -2.547675 -1.677449 -1.901894 2.605986 -2.848854 -4.741753 -0.721093 2.027816 -0.258177 -1.138782 -0.435596 -1.486996
wb_dma_ch_sel/assign_95_valid 2.068266 3.347350 0.918523 -3.758458 5.900031 -0.243395 0.181956 1.323845 1.119529 -2.049833 -1.229161 -0.343415 -3.646498 1.789463 -0.465390 1.276492 4.076267 -1.894419 0.795825 3.109093
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.821715 -1.863899 1.864111 0.160746 0.912253 2.286278 1.401293 -1.062061 -0.337746 -1.737034 1.857082 2.807215 2.294228 0.233122 -1.180684 -0.722759 0.921913 3.610006 0.866203 -2.157834
wb_dma_ch_rf/reg_ch_stop 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_146_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/always_45/case_1/stmt_1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/input_dma_abort 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/input_adr1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/input_adr0 -3.845205 -0.865994 -1.068827 2.900372 0.441106 1.276930 -0.563063 2.102643 -3.069686 -0.296850 0.163526 -2.001408 0.083426 -0.910320 -0.835095 0.681610 -0.009288 0.999451 2.640326 3.884364
wb_dma_ch_arb/reg_next_state -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_wb_mast/input_wb_err_i 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_wb_if/wire_wbs_data_o 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma_de/assign_73_dma_busy -0.011442 -0.820691 -1.568292 0.718348 2.606259 3.888533 0.086910 -0.702391 1.981327 -1.530133 -1.303459 1.200713 1.002903 -7.251403 -0.566115 0.333633 -1.718968 2.296268 -2.082432 0.170855
wb_dma_de/always_22/if_1 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_rf/wire_ch2_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_de/input_de_start 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_pri_enc_sub/always_3/if_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/wire_pri28_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma_ch_rf/always_25/if_1/if_1 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_ch_sel/assign_98_valid/expr_1 -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.147137 -0.817819 2.301372 -2.546580 -0.205481 -0.649035 2.544816 2.138832 -0.756388 -1.300915 0.598722 4.404595 -1.992723 -0.054089 -2.981955 2.545161 0.186718 -1.694495 2.171062 0.949542
wb_dma_ch_sel/reg_pointer -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_wb_if/input_wb_err_i 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/input_de_csr -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_165_req_p1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/input_de_adr0_we -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_sel/assign_161_req_p1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.314564 -0.760170 1.102296 -0.130098 -2.806967 -0.171719 2.929932 3.059642 -2.027671 -1.082401 -0.373832 3.924815 -2.390927 1.081738 -2.493368 2.133613 -1.042190 -0.880062 3.142053 -0.366755
wb_dma_ch_sel/assign_129_req_p0 4.291926 -2.163054 1.211449 -4.231539 1.664320 0.806363 -0.075401 -3.472872 0.183653 -0.384415 2.899411 0.709491 -0.078249 2.080459 -1.017583 1.078242 3.619928 0.289505 1.458207 -0.293017
wb_dma_de/wire_de_ack -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_arb 1.300830 -1.587606 3.704077 -2.403490 0.682185 -1.050553 1.525207 1.508879 -4.248701 -4.043519 2.308927 2.479804 -1.551547 -1.736283 -1.363589 -0.205493 3.278517 1.465408 1.809270 1.250716
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_pri_enc_sub/always_3/if_1/cond 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.821715 -1.863899 1.864111 0.160746 0.912253 2.286278 1.401293 -1.062061 -0.337746 -1.737034 1.857082 2.807215 2.294228 0.233122 -1.180684 -0.722759 0.921913 3.610006 0.866203 -2.157834
wb_dma/wire_de_txsz_we 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
wb_dma_ch_pri_enc/wire_pri16_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_2/stmt_1 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_pri_enc 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.689619 -1.789094 -0.780018 -0.689021 1.210893 1.071844 -1.298547 -3.045053 -1.493226 -0.454930 1.568188 2.977106 -1.884040 0.894432 -2.393420 0.515092 3.392084 1.952017 0.695343 -1.525508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_pri_enc/wire_pri7_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_6/stmt_1/expr_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_wb_if/wire_mast_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.710933 1.143702 4.967295 -1.531077 1.996950 3.041895 0.620556 0.337566 2.861473 -1.337988 0.542809 1.751681 3.201390 0.034927 1.269050 0.526706 0.403874 0.454934 -0.894672 -0.777005
wb_dma_wb_if/input_wb_cyc_i 3.812463 -3.396091 2.639255 -0.615402 -5.402800 -0.169310 -1.674381 -1.631113 1.908053 3.166523 0.419877 -2.542816 -2.585998 1.012426 -0.547720 0.965582 1.642905 0.075859 4.523900 1.635549
wb_dma_ch_sel/assign_97_valid 0.125002 2.339989 -0.537687 -3.685911 5.685053 0.322709 0.762584 1.241094 1.109324 -2.006708 -0.318263 -2.127398 -2.656725 2.100752 -0.741060 2.898955 4.283566 -2.820372 2.135791 2.992128
wb_dma/wire_mast0_drdy 1.842181 1.063692 -1.353680 -2.304050 2.663967 2.090264 -0.126313 1.390714 0.633226 -0.690123 -6.191936 1.393923 -1.336735 2.611891 0.526373 -2.289057 -1.550308 0.983556 2.288732 0.537914
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.993222 -4.675500 -0.448326 -0.707837 0.566133 -0.663201 0.344727 -1.145352 -0.934318 0.162428 2.235399 -1.093085 -3.096858 0.402253 -1.682598 2.191712 1.486378 2.030514 4.330415 1.474227
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_wb_if/wire_pt_sel_o 2.579884 -1.053028 0.590546 1.105130 -3.620631 -0.947494 0.869814 -1.417621 0.982194 1.809064 1.823062 0.645820 -2.883336 6.388319 0.759969 1.037527 1.240079 1.724053 1.580780 -3.290834
wb_dma_de/assign_77_read_hold/expr_1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_pri_enc/wire_pri22_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_135_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/wire_gnt_p0_d -0.968995 -2.727607 4.936789 -1.206949 -0.979742 -1.106632 2.783589 1.882876 -2.381146 -3.374710 3.293840 0.831464 -0.025080 -0.279058 -0.978066 0.185710 2.559911 2.521046 3.258397 0.586006
wb_dma_de/assign_20_adr0_cnt_next 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_sel/assign_153_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_de/assign_82_rd_ack/expr_1 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 3.960912 0.170991 2.764133 -0.771390 2.210355 1.441385 -1.177597 0.922843 -0.768200 -2.350725 -0.104588 2.100732 -2.057599 -0.262390 0.606446 1.247557 2.212096 0.624108 1.486177 -0.892983
wb_dma_de/reg_de_csr_we 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma/wire_wb0_ack_o 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_pri_enc/wire_pri23_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_103_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.979234 0.138346 -1.772739 1.800659 4.904721 1.802807 -1.582033 1.009666 2.975094 0.090772 -1.809414 -2.857844 -0.607430 -2.686992 0.688354 1.163703 0.641924 -1.402329 1.957097 1.197901
wb_dma_rf/wire_ch1_txsz 1.165727 1.615365 0.970830 3.785936 -2.448324 1.585315 -1.891432 0.114409 0.834482 1.426779 -1.154680 0.445931 -1.069958 3.229593 2.422163 -0.301234 -0.423749 1.378193 -0.113615 -2.812753
wb_dma_de/always_23/block_1/stmt_13 -2.054145 1.742409 2.593139 4.012792 1.607681 0.948877 0.575342 2.982913 6.004119 0.588275 -0.778863 -1.830292 -2.309927 0.161937 1.298816 2.060591 1.707313 -0.309006 1.803420 0.347800
wb_dma_de/always_23/block_1/stmt_14 2.217358 -1.728540 -2.288376 -3.073141 6.472892 1.120119 2.430344 -0.337444 0.135701 -2.564558 2.753385 1.659420 1.669349 -0.945629 -0.718468 2.928026 -3.445240 3.092270 -1.724552 0.309049
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.639883 0.176967 2.716588 -0.876344 1.481845 1.476133 0.096495 -0.828750 -0.153691 -1.588815 1.463471 3.855727 0.565984 -0.226094 -0.110316 -0.162719 1.190923 1.832014 -1.248570 -1.807960
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_ch_rf/input_ch_sel 1.344823 -1.613715 0.192189 0.806698 -1.473305 3.997282 1.117599 1.555981 3.176256 -1.474241 -1.960658 -2.040948 -2.903083 -7.400911 2.075356 1.864271 -2.576665 2.807815 1.377041 0.482676
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_wb_if/wire_wb_addr_o -1.363517 -2.677626 -0.343310 -1.160000 -0.903759 0.583623 0.424514 -2.601807 0.475790 1.083503 1.723929 -1.764003 0.973510 3.000365 -2.296493 0.383090 3.087696 0.157418 2.962126 0.624929
wb_dma_ch_rf/wire_ch_txsz_we 0.710933 1.143702 4.967295 -1.531077 1.996950 3.041895 0.620556 0.337566 2.861473 -1.337988 0.542809 1.751681 3.201390 0.034927 1.269050 0.526706 0.403874 0.454934 -0.894672 -0.777005
wb_dma_de/assign_70_de_adr1/expr_1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_ch_sel/always_48/case_1 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -3.245507 2.846873 1.895204 3.229078 1.279702 2.950108 -1.843831 3.016480 0.294536 -0.873867 -2.931306 -1.148193 -0.379660 -0.048379 1.070734 0.072239 1.895273 -1.015909 2.001297 1.137681
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_wb_mast/wire_wb_addr_o -1.363517 -2.677626 -0.343310 -1.160000 -0.903759 0.583623 0.424514 -2.601807 0.475790 1.083503 1.723929 -1.764003 0.973510 3.000365 -2.296493 0.383090 3.087696 0.157418 2.962126 0.624929
wb_dma_ch_rf/reg_ch_csr_r2 3.689619 -1.789094 -0.780018 -0.689021 1.210893 1.071844 -1.298547 -3.045053 -1.493226 -0.454930 1.568188 2.977106 -1.884040 0.894432 -2.393420 0.515092 3.392084 1.952017 0.695343 -1.525508
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_ch_sel/assign_101_valid/expr_1 -2.407001 0.587408 1.338411 -2.413522 3.512069 -0.225793 1.579629 1.598711 -0.928677 -2.016223 1.112732 -0.309887 -0.946332 -0.149790 -2.511109 1.101524 3.892704 -1.522309 1.857814 4.343202
wb_dma_ch_sel/assign_11_pri3 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_de 2.231786 0.474001 1.157672 -2.998014 0.986142 -0.732280 1.480138 1.961126 -1.454578 -2.826783 0.161092 3.028372 -2.890290 -2.169212 -1.740942 2.624260 1.447444 -1.667086 -0.042726 0.945377
wb_dma_wb_slv/wire_wb_data_o -2.091377 -2.458823 -4.993936 1.393957 -2.093770 2.230436 0.681429 -3.602259 0.690452 3.385121 1.591197 -0.740347 0.684197 2.178444 -2.781890 0.934968 -0.247086 2.547930 0.810802 1.060224
wb_dma_inc30r/always_1/stmt_1 -3.713269 0.304784 1.520061 2.847039 1.277576 0.856456 3.151422 -1.603647 3.292380 3.141107 5.631011 -0.093778 0.959177 3.710181 -0.613864 1.333758 0.549961 0.911496 0.390716 1.032735
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/assign_127_req_p0 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_94_valid 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_pri_enc/wire_pri12_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/always_20/if_1/block_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.070672 -0.162857 1.553636 0.629950 1.283711 2.576293 -1.720091 -0.577185 -2.378489 -2.215843 0.543729 3.117231 -1.701144 0.731075 -0.450343 0.697170 3.134386 2.213463 1.215087 -1.979700
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_wb_if/input_slv_din -2.091377 -2.458823 -4.993936 1.393957 -2.093770 2.230436 0.681429 -3.602259 0.690452 3.385121 1.591197 -0.740347 0.684197 2.178444 -2.781890 0.934968 -0.247086 2.547930 0.810802 1.060224
wb_dma_ch_sel/assign_94_valid/expr_1 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.566128 1.936903 0.080055 0.463436 1.273230 3.539306 -2.794541 -0.707215 0.717381 -0.301168 0.022395 -2.364212 -0.458054 1.739992 2.214703 3.222249 1.609457 -1.134449 -0.346133 -0.071498
wb_dma_de/always_21 0.614897 -0.923346 4.475564 1.545315 -0.940569 1.366928 -1.770591 2.328268 0.089644 -0.642246 -1.942426 -2.244974 -0.429889 2.092187 1.867174 -0.376169 0.992584 1.083300 4.911922 0.648074
wb_dma_de/always_22 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_de/always_23 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_ch_pri_enc/wire_pri1_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/assign_78_mast0_go 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/wire_dma_done 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_rf/input_wb_rf_adr 1.221068 3.666266 -1.664397 3.406925 -3.167548 1.896194 -2.430916 -0.329811 -1.933201 1.335739 2.743184 -2.237689 -3.507287 0.941216 1.221829 5.237554 1.332374 -1.815925 -4.205267 2.915887
wb_dma_wb_if -0.953532 0.546686 1.472850 0.013742 -4.634024 -1.282565 0.162986 1.001493 -3.771891 -1.223692 0.011475 1.342252 -1.470267 0.062493 -1.901402 -0.131246 1.902949 0.366036 -0.559898 1.252694
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.142447 -2.516792 3.054247 -2.522403 -1.133619 1.062479 0.969788 1.156866 -0.544765 -2.703439 0.569912 -1.297944 0.228042 2.496262 3.064396 2.305636 -1.699756 2.379339 3.497418 -2.856500
wb_dma_ch_pri_enc/wire_pri25_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_wb_mast/reg_mast_cyc 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/input_wb_rf_we -0.802809 0.716961 4.146905 -1.913142 -1.606061 -2.261233 2.402861 0.991761 -2.090601 -2.126540 2.830737 2.047835 -1.036799 1.192344 -2.038209 -0.764795 3.567356 2.397175 -1.466559 2.795156
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_rf/always_20 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_de/always_6/if_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_wb_slv/always_4/stmt_1 -1.048921 2.585053 -0.427775 -0.537823 -4.200148 3.831916 -1.999848 1.325695 -2.705266 -0.189638 -1.427888 -4.527164 -1.344920 3.250027 0.952275 4.772377 2.457506 -3.485165 1.159531 3.564488
wb_dma_de/assign_3_ptr_valid -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_wb_mast/input_pt_sel 2.579884 -1.053028 0.590546 1.105130 -3.620631 -0.947494 0.869814 -1.417621 0.982194 1.809064 1.823062 0.645820 -2.883336 6.388319 0.759969 1.037527 1.240079 1.724053 1.580780 -3.290834
wb_dma_ch_pri_enc/wire_pri15_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_wb_slv/input_wb_we_i 2.535886 0.581134 -4.505158 -0.320968 0.553246 -1.466022 -2.457603 -1.140091 -1.378936 -0.637755 -1.974040 -3.624300 -4.072035 5.262960 -0.070616 1.257216 2.643278 -1.987833 1.922210 -2.273296
wb_dma_de/reg_tsz_cnt_is_0_r 3.555416 -1.716848 2.312376 -2.633666 2.747152 1.351167 0.319404 -1.546440 3.877316 -0.226748 0.892870 0.642141 1.419638 0.501661 0.657389 0.975797 0.589712 0.610115 1.122001 -1.887554
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 3.810658 2.545685 -1.269423 -0.289243 4.018116 -0.534272 1.369663 -0.372248 1.250915 -1.070940 3.357055 2.989897 -1.297615 3.245765 0.823190 3.167528 -1.473217 2.977304 -4.547885 -1.882635
wb_dma_ch_sel/assign_97_valid/expr_1 0.125002 2.339989 -0.537687 -3.685911 5.685053 0.322709 0.762584 1.241094 1.109324 -2.006708 -0.318263 -2.127398 -2.656725 2.100752 -0.741060 2.898955 4.283566 -2.820372 2.135791 2.992128
wb_dma/wire_mast1_drdy 1.680605 0.388046 -1.776832 1.124369 0.262548 -0.475331 -1.291624 -1.083019 -1.893347 0.409659 0.413375 1.471810 -2.247752 1.486483 -0.675605 -0.015293 1.188299 0.656204 -0.533720 -0.850820
wb_dma_ch_rf/wire_ch_csr_we 2.176610 -1.055012 2.667758 -3.424932 -1.240381 -2.157118 2.501564 1.253735 -2.603130 -1.782454 2.814179 1.325054 -3.324749 0.620563 -2.079399 1.578842 2.455369 1.352851 1.498799 3.699988
wb_dma_ch_pri_enc/inst_u9 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_8_ch_csr 2.167569 -1.040949 -0.307845 -3.761137 1.539843 -1.648595 2.829351 1.168288 -0.760741 -1.383163 1.604949 1.710332 -2.999758 -1.311566 -1.811979 2.489749 0.179982 -0.936801 0.871023 2.223758
wb_dma_ch_rf/wire_this_ptr_set -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_pri_enc/inst_u5 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u4 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u7 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u6 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u0 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u3 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u2 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_de_start 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_ch_sel/assign_130_req_p0/expr_1 4.291926 -2.163054 1.211449 -4.231539 1.664320 0.806363 -0.075401 -3.472872 0.183653 -0.384415 2.899411 0.709491 -0.078249 2.080459 -1.017583 1.078242 3.619928 0.289505 1.458207 -0.293017
wb_dma_rf/wire_ch_stop 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_rf/input_de_adr0 -0.795315 -1.427833 -3.993822 0.780575 5.415449 0.003064 -0.574683 1.566710 -0.729871 -0.938169 -1.841598 -1.157927 -0.721757 -1.658390 -1.298693 0.434061 -2.546490 1.536429 2.058538 2.226382
wb_dma_ch_rf/input_de_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_wb_if/input_wbs_data_i 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_de/reg_tsz_dec 3.649793 -1.511531 1.542483 -2.243373 2.532396 1.051548 -0.127764 -2.343903 5.537024 1.278614 0.890627 -0.208862 1.073654 1.003699 0.466296 1.406991 0.937228 -0.080965 0.641598 -1.534690
wb_dma_ch_sel/input_ch0_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_sel/input_ch0_am1 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma_ch_sel/assign_162_req_p1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.530250 -1.673770 3.316657 -0.239442 0.656479 1.953449 0.218745 -0.599989 2.858888 -0.335908 -0.076027 0.865295 2.259691 1.388257 1.403212 -0.744686 -0.304890 2.311526 2.022548 -3.092244
wb_dma_rf/wire_ch5_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_inc30r/wire_out -3.440397 -2.922369 -1.221719 1.336851 1.043355 -1.595309 3.910373 -0.898222 0.270588 0.278585 3.356527 0.029006 -0.834315 2.806880 -2.596391 -0.420113 0.385009 3.251105 2.589818 0.059940
wb_dma_de/input_pause_req 2.199446 0.085290 -3.056516 0.777743 0.273202 1.640583 -1.533119 0.721948 -2.547675 -1.677449 -1.901894 2.605986 -2.848854 -4.741753 -0.721093 2.027816 -0.258177 -1.138782 -0.435596 -1.486996
wb_dma/input_wb0_we_i 2.535886 0.581134 -4.505158 -0.320968 0.553246 -1.466022 -2.457603 -1.140091 -1.378936 -0.637755 -1.974040 -3.624300 -4.072035 5.262960 -0.070616 1.257216 2.643278 -1.987833 1.922210 -2.273296
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.827317 -1.745660 -2.459177 2.944284 2.557967 -1.593696 3.074604 0.659493 1.224424 0.061829 1.479802 -0.892394 -2.123131 2.085428 -1.376664 -0.320951 -0.052004 2.971611 2.713351 -0.407392
wb_dma_ch_rf/wire_ch_txsz_dewe 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
wb_dma_de/always_22/if_1/stmt_2 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma/wire_de_ack -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_wb_mast/always_1/if_1 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_wb_if/wire_wb_cyc_o 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/assign_143_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_wb_mast/wire_mast_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma/wire_slv0_dout -1.268464 3.404996 0.174825 -0.885452 -2.810555 4.863720 -1.083114 0.835016 -1.021027 -0.217151 -0.450517 -3.927129 0.117279 3.051749 1.660047 4.909895 2.153863 -4.024971 -0.513341 3.112751
wb_dma_ch_sel/reg_am1 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma_ch_sel/input_next_ch 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma_de/always_9 3.649793 -1.511531 1.542483 -2.243373 2.532396 1.051548 -0.127764 -2.343903 5.537024 1.278614 0.890627 -0.208862 1.073654 1.003699 0.466296 1.406991 0.937228 -0.080965 0.641598 -1.534690
wb_dma_de/always_8 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_wb_mast/always_1/if_1/cond 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_rf/always_1/case_1/stmt_12 -0.980630 -0.256410 -2.352273 2.547827 0.531454 2.972844 -1.691338 -0.980557 0.529845 1.676165 -0.158617 -2.167208 2.075012 1.540830 1.336591 1.247079 -2.359110 0.009808 0.459014 -0.904626
wb_dma_rf/always_1/case_1/stmt_13 -2.456916 0.682152 -1.650019 4.293737 1.130761 0.017254 -1.561816 -1.129207 1.095996 1.327397 0.602677 -0.616224 0.035825 -0.550322 -0.393744 -1.375820 1.702565 1.638726 -0.570943 -0.494908
wb_dma_de/always_3 -2.874696 -0.684890 0.733824 0.315825 -1.043493 -0.033498 1.924285 -2.278146 2.645542 1.438913 2.666008 1.433137 0.847960 2.529677 -2.711869 -0.169609 4.051993 0.221428 0.759293 -1.415492
wb_dma_de/always_2 -3.693887 -0.365900 -2.806151 2.977363 4.153009 -0.712852 1.594460 2.258477 -0.107871 -0.625929 1.134787 -1.470279 -2.272310 -0.251206 -1.158245 1.404685 -0.057817 1.455318 2.016627 2.260471
wb_dma_de/always_5 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_de/always_4 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_de/always_7 3.555416 -1.716848 2.312376 -2.633666 2.747152 1.351167 0.319404 -1.546440 3.877316 -0.226748 0.892870 0.642141 1.419638 0.501661 0.657389 0.975797 0.589712 0.610115 1.122001 -1.887554
wb_dma_de/always_6 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_sel/input_ch3_txsz -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_11/if_1 3.689619 -1.789094 -0.780018 -0.689021 1.210893 1.071844 -1.298547 -3.045053 -1.493226 -0.454930 1.568188 2.977106 -1.884040 0.894432 -2.393420 0.515092 3.392084 1.952017 0.695343 -1.525508
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/always_45/case_1/cond -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/assign_68_de_txsz 2.155471 0.539630 3.046681 -1.667982 3.402510 1.916465 0.012292 -0.918119 6.434896 0.616191 -0.267557 0.534196 1.648636 0.190817 1.055981 0.917423 1.096892 -0.623691 -0.123529 -1.467726
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_rf/always_20/if_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma/input_wb0s_data_i 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_de/reg_dma_done_d 3.195828 1.454011 2.999249 0.006993 0.908066 1.267743 -1.391720 2.185379 -0.297857 -2.137066 -2.007909 1.790082 -1.683364 -1.229174 2.087385 0.445208 0.504948 -0.361109 0.756128 -1.693453
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_wb_slv/assign_1_rf_sel 1.260689 -3.199909 -2.305321 -1.146476 -0.436249 1.885109 -4.041398 -3.381290 -1.387955 0.325868 -2.307552 -1.694754 0.026696 -4.436949 -3.799878 0.090101 2.950896 -2.730355 2.415375 1.337789
wb_dma_de/always_4/if_1/if_1/cond 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_sel/assign_376_gnt_p1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/wire_wr_ack 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.530250 -1.673770 3.316657 -0.239442 0.656479 1.953449 0.218745 -0.599989 2.858888 -0.335908 -0.076027 0.865295 2.259691 1.388257 1.403212 -0.744686 -0.304890 2.311526 2.022548 -3.092244
wb_dma_ch_arb/always_1 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_arb/always_2 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma/wire_ch0_txsz 1.830641 1.297832 4.077414 -1.149407 2.310376 2.404390 -0.418165 0.467795 3.965336 -0.653783 -0.545009 0.305560 1.762324 0.767091 2.277178 0.826304 0.819582 -0.498551 0.304747 -1.542585
wb_dma_de/always_19 -1.151492 -3.961834 -1.434098 2.461882 -1.090868 -2.667502 1.823750 0.510905 2.479471 1.198764 0.227727 0.479801 -4.555605 -0.548391 -3.116724 0.984996 2.674943 1.544395 5.030869 -1.195654
wb_dma_de/always_18 -3.288227 -0.645567 0.377245 -2.039871 -0.506140 2.657604 0.576384 -0.642021 2.075889 0.294660 -2.334493 -1.897918 2.988280 3.449476 -0.945800 -0.509309 1.988898 -1.355614 3.863170 -0.364115
wb_dma_de/always_15 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_de/always_14 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/always_11 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/always_13 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma_de/always_12 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.711878 1.487910 -3.363139 1.957155 2.047044 1.953356 -3.380722 -0.509117 -0.758764 -0.630008 -1.798058 -3.261452 -4.065119 -2.008303 1.459069 1.518167 1.531439 -0.253809 -0.806956 1.177277
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_pri_enc/wire_pri13_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/reg_read_r 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma/assign_9_slv0_pt_in 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_ch_rf/input_dma_done_all 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_ch_rf/always_17/if_1/block_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.083754 -0.219184 1.521895 0.671814 -1.208655 -0.095402 2.691396 3.714590 -2.029123 -0.812759 -0.887170 4.680717 -2.099555 -0.233347 -3.324965 0.757150 -0.489226 -1.224962 3.482816 1.141678
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_pri_enc/wire_pri2_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_11/stmt_1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_rf/wire_ch_adr1_we -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel_checker/input_ch_sel -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma_ch_sel/input_ch1_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma/wire_slv0_pt_in 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_rf/always_2/if_1/if_1/cond 2.498314 1.069375 -1.811823 0.556497 1.256258 0.879194 -2.461654 1.082850 -3.871990 -3.247239 -1.049286 -0.938388 -2.285556 -3.582033 2.051373 1.093495 0.923579 0.377856 -1.006786 -0.879712
wb_dma_pri_enc_sub/reg_pri_out_d 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_ch2_txsz 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_pri_enc/wire_pri29_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_de/wire_read_hold 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_rf/wire_sw_pointer 1.783113 2.782675 3.112369 1.092983 1.868914 -2.276213 -1.937911 1.893994 0.940661 -1.740185 -0.986589 0.383278 -3.176814 -2.155168 1.853037 -1.774791 4.423213 -0.476171 -0.058929 -1.175616
wb_dma/wire_slv0_din -0.113123 -0.618841 -3.632944 0.235536 1.717774 1.276880 -1.390778 -0.663911 0.015822 3.560999 3.025234 1.285898 2.740341 -0.470184 -0.616873 2.405777 -1.410293 0.011565 0.381985 1.603618
wb_dma_ch_rf/input_dma_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_158_req_p1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_17_ch_am1_we -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_ch_rf/assign_7_pointer_s -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_pri_enc_sub/input_valid 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/assign_161_req_p1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/input_dma_rest -2.012701 -1.390123 -1.683311 2.539226 -1.167938 1.615874 1.645282 1.260596 0.373041 -0.408533 -0.730429 0.035230 -0.484102 0.020484 0.863283 0.763646 -2.607995 2.014053 2.628733 -3.103165
wb_dma_ch_sel/input_de_ack -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_sel/reg_valid_sel 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.639883 0.176967 2.716588 -0.876344 1.481845 1.476133 0.096495 -0.828750 -0.153691 -1.588815 1.463471 3.855727 0.565984 -0.226094 -0.110316 -0.162719 1.190923 1.832014 -1.248570 -1.807960
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_wb_mast/always_4/stmt_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/assign_375_gnt_p0 -0.968995 -2.727607 4.936789 -1.206949 -0.979742 -1.106632 2.783589 1.882876 -2.381146 -3.374710 3.293840 0.831464 -0.025080 -0.279058 -0.978066 0.185710 2.559911 2.521046 3.258397 0.586006
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma/inst_u3 -0.953532 0.546686 1.472850 0.013742 -4.634024 -1.282565 0.162986 1.001493 -3.771891 -1.223692 0.011475 1.342252 -1.470267 0.062493 -1.901402 -0.131246 1.902949 0.366036 -0.559898 1.252694
wb_dma/inst_u2 2.231786 0.474001 1.157672 -2.998014 0.986142 -0.732280 1.480138 1.961126 -1.454578 -2.826783 0.161092 3.028372 -2.890290 -2.169212 -1.740942 2.624260 1.447444 -1.667086 -0.042726 0.945377
wb_dma/inst_u1 2.221912 0.323037 0.774180 -2.769979 2.742820 -0.830198 2.007592 2.152084 -0.267542 -2.197859 0.474988 2.474843 -2.483860 -2.377558 -0.455267 2.133008 -0.295449 -1.594346 0.111987 0.742909
wb_dma/inst_u0 -1.024446 2.016973 0.745582 -1.906451 2.114258 -1.771818 2.072206 1.522291 -0.652753 -1.202019 1.935912 0.450267 -2.040405 -0.454603 -0.612694 0.380450 1.807696 -0.589596 -1.778448 3.195751
wb_dma/inst_u4 5.019677 -2.265570 2.785845 -2.239398 -2.784042 -0.829973 -2.276718 -1.592361 -2.402347 0.152927 -0.378413 0.432628 -1.971448 2.716175 -0.767931 -0.635093 1.954728 -0.431114 3.456434 -0.622679
wb_dma_ch_rf/assign_2_ch_adr1 -2.963509 1.519442 1.395001 0.292016 -1.467404 2.877480 -0.941122 -2.688253 -0.425485 -0.162873 1.286306 0.470269 3.280996 1.901635 -1.848496 -0.446433 4.408957 0.176306 -2.163728 0.274075
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/wire_de_csr -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.553953 -0.466778 2.836917 1.130450 0.141453 3.086367 0.955035 0.417350 -1.699113 -2.682277 1.313930 2.598996 1.926719 0.720264 -0.322888 -0.262559 1.232117 3.400708 1.006656 -1.953300
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/always_40/case_1/stmt_3 -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_pri_enc_sub 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/reg_ch_am1_r -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_de/assign_72_dma_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/reg_ptr_adr_low -2.994041 -0.816877 -0.327940 -0.827721 -1.082209 2.731838 1.362334 0.612129 1.608787 0.169188 -2.984986 -1.307126 1.823776 3.671643 -0.358154 0.225190 -0.630101 0.067731 4.235070 -0.806909
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/reg_state 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_ch_rf/always_26/if_1 1.783113 2.782675 3.112369 1.092983 1.868914 -2.276213 -1.937911 1.893994 0.940661 -1.740185 -0.986589 0.383278 -3.176814 -2.155168 1.853037 -1.774791 4.423213 -0.476171 -0.058929 -1.175616
wb_dma_de/always_23/block_1/case_1/block_5/if_1 3.255508 0.846146 -0.921617 -0.004721 3.004443 -1.521218 1.249997 1.599599 -0.180901 -2.279280 1.471260 3.394304 -0.936973 1.533223 0.458576 2.334623 -2.929886 4.094942 -2.739069 -2.233947
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_sel/assign_113_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_inc30r/always_1 -3.713269 0.304784 1.520061 2.847039 1.277576 0.856456 3.151422 -1.603647 3.292380 3.141107 5.631011 -0.093778 0.959177 3.710181 -0.613864 1.333758 0.549961 0.911496 0.390716 1.032735
wb_dma_de/always_23/block_1/case_1/cond 4.235405 1.260426 1.167073 -4.075763 0.582524 -0.392206 1.549285 1.204797 0.323233 -2.512248 -0.088442 4.538702 -3.164446 -1.614070 -1.312408 3.427476 1.769974 -2.210607 -1.255617 -1.172668
wb_dma_ch_sel/assign_128_req_p0/expr_1 4.291926 -2.163054 1.211449 -4.231539 1.664320 0.806363 -0.075401 -3.472872 0.183653 -0.384415 2.899411 0.709491 -0.078249 2.080459 -1.017583 1.078242 3.619928 0.289505 1.458207 -0.293017
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.710108 -2.461697 1.114406 -1.381853 2.967689 0.130168 1.512242 -1.370073 5.533519 0.589780 0.395862 1.337117 1.494538 -0.113695 -0.124278 -0.252930 -0.223723 1.483739 1.306941 -2.816061
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.428978 -1.412235 3.511320 -2.352532 -0.676037 1.454783 -0.034854 -0.408152 -3.592694 -2.371680 1.438678 0.251262 0.904035 1.064000 -1.855182 -0.397727 4.223133 0.845022 2.680122 2.094976
wb_dma_ch_sel/assign_148_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_155_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -2.468284 -0.781721 2.911941 1.693270 0.731626 2.013275 0.688158 1.030344 -3.166427 -2.643737 1.284887 1.859318 1.535423 0.394572 -0.659916 -1.690210 1.152894 4.031409 1.583771 0.217036
wb_dma_rf/input_dma_done_all 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_de/assign_66_dma_done 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma/wire_ch4_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/input_ch3_csr 3.852772 1.856826 2.774870 -2.350400 3.464097 -1.420293 0.465790 2.572814 1.319071 -1.454505 -0.195781 -1.821337 -3.457713 2.410543 3.310233 1.364291 0.610010 -1.334374 2.042581 0.661212
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/wire_adr1_cnt_next -1.395321 -1.386112 0.268961 0.962113 -0.695433 -0.771038 2.798519 -2.286968 2.853373 1.760403 3.652050 1.775303 -0.053378 3.233536 -1.627901 0.204016 2.019822 1.997121 0.626860 -2.386631
wb_dma_ch_arb/always_2/block_1/case_1 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/reg_adr0_cnt -3.693887 -0.365900 -2.806151 2.977363 4.153009 -0.712852 1.594460 2.258477 -0.107871 -0.625929 1.134787 -1.470279 -2.272310 -0.251206 -1.158245 1.404685 -0.057817 1.455318 2.016627 2.260471
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma/wire_am1 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/always_22/if_1/if_1 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_de/assign_69_de_adr0 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_de/always_2/if_1/cond -3.487926 -0.023735 -1.305744 3.473797 2.441876 -0.547315 0.865778 1.640759 2.490653 0.189825 -0.178760 -0.092521 -3.025403 -0.354755 -1.623863 0.824659 3.332274 0.017092 3.183488 -0.505961
wb_dma_de/wire_mast0_go 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_wb_slv/input_slv_din -2.091377 -2.458823 -4.993936 1.393957 -2.093770 2.230436 0.681429 -3.602259 0.690452 3.385121 1.591197 -0.740347 0.684197 2.178444 -2.781890 0.934968 -0.247086 2.547930 0.810802 1.060224
wb_dma_de/always_3/if_1/if_1 -2.874696 -0.684890 0.733824 0.315825 -1.043493 -0.033498 1.924285 -2.278146 2.645542 1.438913 2.666008 1.433137 0.847960 2.529677 -2.711869 -0.169609 4.051993 0.221428 0.759293 -1.415492
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_sel/always_47/case_1 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma_ch_sel/assign_152_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_de/reg_de_adr0_we -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_sel/assign_114_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_rf/assign_4_ch_am1 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_de/wire_dma_done_all 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_wb_slv/input_wb_data_i -1.048921 2.585053 -0.427775 -0.537823 -4.200148 3.831916 -1.999848 1.325695 -2.705266 -0.189638 -1.427888 -4.527164 -1.344920 3.250027 0.952275 4.772377 2.457506 -3.485165 1.159531 3.564488
wb_dma_de/input_nd 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_sel/assign_126_ch_sel 1.796364 -0.350358 1.718847 -1.229220 2.544617 -0.485541 1.425734 1.755121 -2.335763 -3.174816 1.649836 2.671321 -3.048559 -5.252030 -1.633615 1.114825 0.863975 0.812239 -0.806007 2.829656
wb_dma/wire_mast1_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/wire_ptr_valid -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma/wire_ch_sel 1.344823 -1.613715 0.192189 0.806698 -1.473305 3.997282 1.117599 1.555981 3.176256 -1.474241 -1.960658 -2.040948 -2.903083 -7.400911 2.075356 1.864271 -2.576665 2.807815 1.377041 0.482676
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -2.468284 -0.781721 2.911941 1.693270 0.731626 2.013275 0.688158 1.030344 -3.166427 -2.643737 1.284887 1.859318 1.535423 0.394572 -0.659916 -1.690210 1.152894 4.031409 1.583771 0.217036
wb_dma_de/always_12/stmt_1/expr_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma/wire_dma_req -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_sel/assign_136_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/assign_5_sw_pointer 1.783113 2.782675 3.112369 1.092983 1.868914 -2.276213 -1.937911 1.893994 0.940661 -1.740185 -0.986589 0.383278 -3.176814 -2.155168 1.853037 -1.774791 4.423213 -0.476171 -0.058929 -1.175616
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_rf/always_25/if_1/if_1/cond -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_9/stmt_1 3.649793 -1.511531 1.542483 -2.243373 2.532396 1.051548 -0.127764 -2.343903 5.537024 1.278614 0.890627 -0.208862 1.073654 1.003699 0.466296 1.406991 0.937228 -0.080965 0.641598 -1.534690
wb_dma_ch_pri_enc/reg_pri_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.143971 -0.882595 2.679098 1.216370 -0.222867 1.854474 0.752725 2.357126 0.389874 -1.849967 -1.142961 0.054143 0.617197 0.329874 2.487913 -0.146258 -1.767947 2.252398 3.054140 -2.610334
wb_dma_de/wire_dma_busy -0.011442 -0.820691 -1.568292 0.718348 2.606259 3.888533 0.086910 -0.702391 1.981327 -1.530133 -1.303459 1.200713 1.002903 -7.251403 -0.566115 0.333633 -1.718968 2.296268 -2.082432 0.170855
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_pri_enc/always_2/if_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/always_6/if_1/stmt_1 1.387037 0.351645 3.690825 -2.417699 2.692247 2.969385 1.149399 -1.583665 5.594474 0.135265 1.146901 1.801461 3.710914 -0.491891 0.361899 1.079738 0.067062 0.166879 -2.045432 -1.072290
wb_dma_ch_rf/input_de_txsz_we 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_wb_if/input_wb_addr_i 2.677931 2.982361 -1.220137 3.855668 -4.450770 0.050781 -4.702504 -1.048544 -3.444471 3.485777 0.839523 -1.003724 -5.196271 1.721495 -0.662415 2.644594 0.425372 -2.234351 -1.805433 3.539722
wb_dma_ch_sel/always_7/stmt_1 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.083754 -0.219184 1.521895 0.671814 -1.208655 -0.095402 2.691396 3.714590 -2.029123 -0.812759 -0.887170 4.680717 -2.099555 -0.233347 -3.324965 0.757150 -0.489226 -1.224962 3.482816 1.141678
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 5.043742 -0.878527 1.747691 -0.773455 -1.882593 0.208972 -0.409276 0.613194 -2.220515 -1.717734 0.158209 0.693692 -1.901941 2.979246 2.647044 1.150537 -1.185107 2.225934 1.671400 -3.232418
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_rf/always_4/if_1/block_1 -3.758666 -0.566560 -2.596785 2.493300 0.145903 3.282168 -0.211980 -0.741750 -0.162361 1.418007 0.044811 -2.107284 2.862489 1.981925 0.930704 -0.500287 -2.705491 1.825372 0.191923 -0.503655
wb_dma_de/reg_dma_abort_r 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/input_ch2_txsz 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/input_ch5_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_sel/assign_150_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma/wire_ndr 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/always_43/case_1/stmt_3 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_sel/always_43/case_1/stmt_2 1.165727 1.615365 0.970830 3.785936 -2.448324 1.585315 -1.891432 0.114409 0.834482 1.426779 -1.154680 0.445931 -1.069958 3.229593 2.422163 -0.301234 -0.423749 1.378193 -0.113615 -2.812753
wb_dma_ch_sel/always_43/case_1/stmt_1 1.830641 1.297832 4.077414 -1.149407 2.310376 2.404390 -0.418165 0.467795 3.965336 -0.653783 -0.545009 0.305560 1.762324 0.767091 2.277178 0.826304 0.819582 -0.498551 0.304747 -1.542585
wb_dma_de/always_19/stmt_1/expr_1 -1.151492 -3.961834 -1.434098 2.461882 -1.090868 -2.667502 1.823750 0.510905 2.479471 1.198764 0.227727 0.479801 -4.555605 -0.548391 -3.116724 0.984996 2.674943 1.544395 5.030869 -1.195654
wb_dma_ch_rf/wire_ch_err_we 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.356702 -1.963959 -4.910617 1.838860 0.331485 2.012369 0.092351 -2.432692 -0.087745 0.331570 0.073336 0.380270 -0.215487 -3.175190 -2.352412 0.476403 -0.543593 1.986519 -0.955010 -0.644901
wb_dma_rf/wire_ch1_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.179306 2.785195 -3.697510 -4.995272 3.289592 1.461840 1.374889 0.604428 -4.782047 -5.870021 -0.490852 -0.524210 0.217482 2.977159 1.190331 2.348250 0.150158 -0.822062 -1.066720 -2.813521
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.993222 -4.675500 -0.448326 -0.707837 0.566133 -0.663201 0.344727 -1.145352 -0.934318 0.162428 2.235399 -1.093085 -3.096858 0.402253 -1.682598 2.191712 1.486378 2.030514 4.330415 1.474227
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_rf/input_paused -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma/wire_mast0_adr -3.288227 -0.645567 0.377245 -2.039871 -0.506140 2.657604 0.576384 -0.642021 2.075889 0.294660 -2.334493 -1.897918 2.988280 3.449476 -0.945800 -0.509309 1.988898 -1.355614 3.863170 -0.364115
wb_dma_ch_pri_enc/inst_u8 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.976506 -0.127298 -1.489538 -0.285091 2.569100 1.783732 -1.673553 -2.341015 2.441625 1.196124 0.650862 -1.315081 0.189317 0.159864 0.084126 1.689739 1.129036 -0.691343 -0.473079 0.038557
wb_dma_ch_arb/always_2/block_1 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_ch_sel/always_40/case_1/cond -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_ch_rf/assign_22_ch_err_we 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_rf/wire_pointer -1.745509 1.161290 0.737831 1.262534 -1.501107 4.864481 0.409693 1.427127 -3.670611 -2.674550 2.159033 0.060324 3.445311 -0.136031 2.198333 3.844002 -2.681586 0.293905 -0.949513 -1.661033
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/wire_pri19_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_5_pri1 2.227149 -0.838573 -0.593459 1.561282 1.354669 1.981029 -1.270508 -1.979537 0.045876 -0.226298 0.106296 3.430717 -0.170233 -0.467889 -0.509936 -0.800854 0.621422 2.564973 -0.335211 -3.432628
wb_dma_rf/inst_u26 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u27 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/always_23/block_1/case_1/block_10 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_de/always_23/block_1/case_1/block_11 0.614897 -0.923346 4.475564 1.545315 -0.940569 1.366928 -1.770591 2.328268 0.089644 -0.642246 -1.942426 -2.244974 -0.429889 2.092187 1.867174 -0.376169 0.992584 1.083300 4.911922 0.648074
wb_dma_rf/inst_u22 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u23 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u20 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/assign_86_de_ack -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_rf/inst_u28 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u29 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/always_1/stmt_1 -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_de/always_6/if_1/if_1/cond/expr_1 2.066926 -0.519503 1.225318 -0.217902 1.307298 2.023408 -0.033794 -1.615831 5.287056 1.097687 0.230749 0.151341 2.087651 0.924832 1.573873 0.909664 -0.714634 0.756322 -0.393706 -2.969718
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_rf/inst_check_wb_dma_rf -2.252120 1.923816 -0.707151 3.540504 0.385079 0.627885 -2.413748 -1.769570 0.969803 1.281741 0.435698 -1.735840 0.322398 1.129486 -0.069147 -1.129618 3.512856 1.077003 -1.464144 0.459361
wb_dma_rf/reg_wb_rf_dout -0.700204 1.189808 -3.131367 2.512979 2.033186 -0.145327 -2.243378 -1.371993 0.470572 3.293791 3.685780 1.054761 2.777690 0.926117 -0.641321 2.192744 -0.853962 0.161377 -2.058775 0.615845
wb_dma/input_dma_req_i -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_de/input_am1 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma_de/input_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_sel/reg_next_start 0.955940 2.919383 0.672829 1.589383 3.805673 1.048042 -0.263683 1.941353 3.139606 0.417389 -0.693223 3.463685 -2.447394 -0.162911 0.095920 2.244328 1.047690 -2.000469 -0.529804 -0.794171
wb_dma_ch_sel/input_ch4_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma/wire_mast0_dout 1.748534 -2.115942 2.220426 1.228265 -3.387262 0.316745 -1.188328 2.875109 -1.666163 -2.189584 -1.625044 -3.756108 -0.484231 0.992532 2.884426 2.236835 -1.252489 1.154754 4.110972 -1.360688
wb_dma_ch_sel/assign_107_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma/wire_next_ch 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma_rf/wire_ch2_txsz 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_ch_rf/wire_ch_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_rf/wire_ch_am1 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma/wire_ch6_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/input_csr 4.450257 -0.231139 -0.698401 0.070198 -1.601625 -0.731666 0.599257 1.614718 -2.683118 -1.449079 1.656310 -0.938846 -4.757866 4.510060 1.591182 5.011980 -1.837136 1.648547 1.657215 -0.947502
wb_dma_de/reg_read 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_rf/wire_ch_adr0_we -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_sel/assign_140_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_rf/wire_ch3_txsz -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_rf/input_wb_rf_din -1.268464 3.404996 0.174825 -0.885452 -2.810555 4.863720 -1.083114 0.835016 -1.021027 -0.217151 -0.450517 -3.927129 0.117279 3.051749 1.660047 4.909895 2.153863 -4.024971 -0.513341 3.112751
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_pri_enc_sub/reg_pri_out_d1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/always_19/if_1/block_1 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_ch_rf/always_2 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_ch_rf/always_1 -0.979234 0.138346 -1.772739 1.800659 4.904721 1.802807 -1.582033 1.009666 2.975094 0.090772 -1.809414 -2.857844 -0.607430 -2.686992 0.688354 1.163703 0.641924 -1.402329 1.957097 1.197901
wb_dma_ch_sel/always_9/stmt_1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_rf/always_6 -1.314564 -0.760170 1.102296 -0.130098 -2.806967 -0.171719 2.929932 3.059642 -2.027671 -1.082401 -0.373832 3.924815 -2.390927 1.081738 -2.493368 2.133613 -1.042190 -0.880062 3.142053 -0.366755
wb_dma_ch_rf/always_5 -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_rf/always_4 -3.758666 -0.566560 -2.596785 2.493300 0.145903 3.282168 -0.211980 -0.741750 -0.162361 1.418007 0.044811 -2.107284 2.862489 1.981925 0.930704 -0.500287 -2.705491 1.825372 0.191923 -0.503655
wb_dma_ch_rf/always_9 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_rf/always_8 0.472185 -1.724795 -3.836946 -0.107906 3.039929 2.133754 0.491663 -3.004909 2.636127 0.077299 0.430272 0.494856 0.462488 -4.746411 -1.649352 0.485070 -0.461871 1.613747 -2.191440 -0.422366
assert_wb_dma_rf/input_wb_rf_dout -2.252120 1.923816 -0.707151 3.540504 0.385079 0.627885 -2.413748 -1.769570 0.969803 1.281741 0.435698 -1.735840 0.322398 1.129486 -0.069147 -1.129618 3.512856 1.077003 -1.464144 0.459361
wb_dma/wire_wb1_addr_o 0.255581 -3.768522 -0.689492 -0.259252 -1.142992 -0.107062 1.118082 -2.257655 -0.119046 1.195480 2.467933 -1.076880 -0.316745 2.779060 -1.494052 0.684234 0.818574 2.145297 3.056802 0.039544
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_wb_slv/always_5/stmt_1/expr_1 0.370642 -0.135885 -1.314243 -0.236355 0.724849 2.371638 -2.979108 -1.636801 -0.223123 0.639346 -0.291253 -3.099007 -1.184914 1.335356 -1.532676 2.425803 4.495382 -2.041074 2.246669 2.418422
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.406458 1.386613 1.223093 -0.205817 -3.206306 -2.605792 1.355749 1.510027 -3.671194 -2.736974 0.700114 -0.406208 -3.659447 0.045223 -0.467759 -1.596851 4.212943 3.268989 -1.022469 1.865192
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.458157 0.608213 -2.355089 1.191201 -0.811260 0.851235 -3.898018 -2.309737 -2.084945 1.268696 -0.879651 -0.799550 -3.467995 1.973589 -2.212983 0.533666 5.154553 -1.704914 1.268601 0.918154
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
assert_wb_dma_ch_arb/input_advance 2.863783 -2.151051 -0.976257 -1.392663 2.823227 1.954013 -1.144734 -2.914892 -0.189476 -0.332215 2.182904 0.067913 -1.059343 1.800458 -2.015750 2.302857 3.696548 1.237807 1.939197 0.220642
wb_dma_wb_slv/reg_slv_dout -1.048921 2.585053 -0.427775 -0.537823 -4.200148 3.831916 -1.999848 1.325695 -2.705266 -0.189638 -1.427888 -4.527164 -1.344920 3.250027 0.952275 4.772377 2.457506 -3.485165 1.159531 3.564488
wb_dma_ch_pri_enc/always_2 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/always_4 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_wb_slv/always_1/stmt_1 1.073216 3.483960 -2.251215 3.957601 -4.207499 1.026337 -3.064185 0.162555 -3.168046 1.705535 1.442767 -2.032823 -5.268552 1.827793 0.159238 4.902823 1.860770 -1.845203 -2.508358 3.129130
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_rf/wire_ch0_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_wb_mast/wire_mast_drdy 2.095237 0.911556 0.421432 -3.393224 2.053301 1.490188 -0.313362 1.342327 -2.082481 -0.889010 -5.582222 2.123388 -1.117236 5.597584 0.127771 -2.699574 -0.767059 0.751510 3.814286 0.515782
wb_dma_wb_if/wire_mast_pt_out 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_ch_sel/assign_95_valid/expr_1 2.068266 3.347350 0.918523 -3.758458 5.900031 -0.243395 0.181956 1.323845 1.119529 -2.049833 -1.229161 -0.343415 -3.646498 1.789463 -0.465390 1.276492 4.076267 -1.894419 0.795825 3.109093
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.428978 -1.412235 3.511320 -2.352532 -0.676037 1.454783 -0.034854 -0.408152 -3.592694 -2.371680 1.438678 0.251262 0.904035 1.064000 -1.855182 -0.397727 4.223133 0.845022 2.680122 2.094976
wb_dma/constraint_slv0_din -1.936443 1.411930 -4.396182 2.112424 0.568794 3.021192 -2.185574 -0.768812 1.333337 0.580729 -2.308808 -1.194317 -0.715004 -0.964860 -0.503666 1.987146 2.461844 -1.488216 -0.517717 -1.157551
wb_dma_de/always_4/if_1/if_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_rf/always_2 1.953122 1.556153 -2.962350 0.734890 0.744924 1.569079 -2.785671 1.903059 -3.989567 -2.486014 -1.809417 0.587369 -2.063102 -2.109457 1.599590 2.926159 0.646424 -2.223868 -0.153164 -2.156708
wb_dma_rf/inst_u24 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/inst_u25 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/always_38 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_ch_sel/always_39 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_sel/always_37 0.843959 -0.170123 1.575793 0.586290 1.845088 0.089609 2.673387 3.025501 -2.288697 -3.149141 1.407903 3.141133 -3.537893 -5.013624 -0.751090 1.489200 -1.580847 2.591695 -0.953763 2.436541
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 3.720415 0.378161 0.559056 -0.719551 2.610802 -1.547644 2.419733 -0.530061 -0.019708 -0.673915 5.079222 3.091773 -2.159430 3.614936 -0.363941 2.760433 -0.706077 3.552447 -2.848841 0.111075
wb_dma/wire_ch0_adr0 -1.523062 -0.507443 -2.500596 1.878564 0.908172 1.230034 -0.059529 1.834448 -1.268884 -0.467703 -0.122163 -4.760925 -2.693367 2.872824 0.731183 3.402782 0.225197 0.390518 3.658576 2.338235
wb_dma_rf/inst_u21 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_rf/wire_ch3_adr0 -2.649194 -3.412936 -2.529762 2.501623 0.598418 0.001212 0.890593 0.125285 -1.971457 -0.504060 0.579570 -0.183004 -0.300408 -0.936038 -1.935864 -0.816498 -0.890769 3.588428 2.772586 0.279675
wb_dma_ch_rf/input_dma_busy 0.472185 -1.724795 -3.836946 -0.107906 3.039929 2.133754 0.491663 -3.004909 2.636127 0.077299 0.430272 0.494856 0.462488 -4.746411 -1.649352 0.485070 -0.461871 1.613747 -2.191440 -0.422366
wb_dma_ch_sel/assign_134_req_p0 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma/wire_wb0m_data_o -2.091377 -2.458823 -4.993936 1.393957 -2.093770 2.230436 0.681429 -3.602259 0.690452 3.385121 1.591197 -0.740347 0.684197 2.178444 -2.781890 0.934968 -0.247086 2.547930 0.810802 1.060224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_rf/always_6/if_1 -1.314564 -0.760170 1.102296 -0.130098 -2.806967 -0.171719 2.929932 3.059642 -2.027671 -1.082401 -0.373832 3.924815 -2.390927 1.081738 -2.493368 2.133613 -1.042190 -0.880062 3.142053 -0.366755
wb_dma 0.797204 0.796158 1.044925 -2.172159 -0.199726 -2.169208 1.171002 1.097941 0.100462 -0.368801 0.138783 0.312725 -0.687647 -0.811610 0.157100 0.128581 -0.428553 -1.657300 -1.053180 1.171701
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.639883 0.176967 2.716588 -0.876344 1.481845 1.476133 0.096495 -0.828750 -0.153691 -1.588815 1.463471 3.855727 0.565984 -0.226094 -0.110316 -0.162719 1.190923 1.832014 -1.248570 -1.807960
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
assert_wb_dma_rf/input_wb_rf_adr -2.252120 1.923816 -0.707151 3.540504 0.385079 0.627885 -2.413748 -1.769570 0.969803 1.281741 0.435698 -1.735840 0.322398 1.129486 -0.069147 -1.129618 3.512856 1.077003 -1.464144 0.459361
wb_dma_ch_rf/always_6/if_1/if_1 -1.314564 -0.760170 1.102296 -0.130098 -2.806967 -0.171719 2.929932 3.059642 -2.027671 -1.082401 -0.373832 3.924815 -2.390927 1.081738 -2.493368 2.133613 -1.042190 -0.880062 3.142053 -0.366755
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_arb/wire_gnt -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.738432 0.299672 -2.161294 1.526665 -0.060163 2.834018 -1.223633 -0.400666 2.106062 1.728845 -1.776892 0.414296 0.141065 1.247686 -0.494576 2.167632 0.018664 -2.081231 1.438838 -1.752633
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.979234 0.138346 -1.772739 1.800659 4.904721 1.802807 -1.582033 1.009666 2.975094 0.090772 -1.809414 -2.857844 -0.607430 -2.686992 0.688354 1.163703 0.641924 -1.402329 1.957097 1.197901
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_wb_slv/assign_4/expr_1 0.368185 -3.342670 -3.128106 0.387496 -2.928547 1.453456 -1.045975 -4.210036 0.344095 3.482074 0.127941 -0.587626 1.116135 1.365139 -2.519273 -0.562863 -0.867418 1.493813 1.749382 0.165668
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.854402 -0.129975 4.034015 0.919879 0.006550 2.583061 -0.786155 0.880163 1.014444 -1.106852 -0.879588 0.359994 1.648643 1.663112 2.195400 -0.559062 0.106574 1.863868 2.085964 -2.223448
wb_dma_de/always_3/if_1/stmt_1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_sel/assign_104_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_rf/always_9/stmt_1 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_wb_if/input_mast_adr -1.363517 -2.677626 -0.343310 -1.160000 -0.903759 0.583623 0.424514 -2.601807 0.475790 1.083503 1.723929 -1.764003 0.973510 3.000365 -2.296493 0.383090 3.087696 0.157418 2.962126 0.624929
assert_wb_dma_ch_arb/input_req 2.863783 -2.151051 -0.976257 -1.392663 2.823227 1.954013 -1.144734 -2.914892 -0.189476 -0.332215 2.182904 0.067913 -1.059343 1.800458 -2.015750 2.302857 3.696548 1.237807 1.939197 0.220642
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_wb_if/input_wbm_data_i -1.048921 2.585053 -0.427775 -0.537823 -4.200148 3.831916 -1.999848 1.325695 -2.705266 -0.189638 -1.427888 -4.527164 -1.344920 3.250027 0.952275 4.772377 2.457506 -3.485165 1.159531 3.564488
wb_dma_de/wire_tsz_cnt_is_0_d 2.639883 0.176967 2.716588 -0.876344 1.481845 1.476133 0.096495 -0.828750 -0.153691 -1.588815 1.463471 3.855727 0.565984 -0.226094 -0.110316 -0.162719 1.190923 1.832014 -1.248570 -1.807960
wb_dma_ch_pri_enc/wire_pri17_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel_checker/input_ch_sel_r -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma_ch_sel/assign_119_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_inc30r/input_in -7.003612 -0.339341 0.114055 4.059655 0.739871 0.768467 2.701917 1.772536 -1.239995 -0.497879 2.029001 0.510345 0.580110 1.332428 -2.062291 -0.456611 0.953960 2.434355 2.355377 1.521460
wb_dma_ch_pri_enc/inst_u15 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u14 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u17 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u16 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u11 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/input_ch7_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma_ch_pri_enc/inst_u13 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u12 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u19 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u18 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/assign_110_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_rf/inst_u30 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -3.245507 2.846873 1.895204 3.229078 1.279702 2.950108 -1.843831 3.016480 0.294536 -0.873867 -2.931306 -1.148193 -0.379660 -0.048379 1.070734 0.072239 1.895273 -1.015909 2.001297 1.137681
wb_dma_ch_pri_enc/wire_pri6_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_rf/assign_6_csr_we 2.498314 1.069375 -1.811823 0.556497 1.256258 0.879194 -2.461654 1.082850 -3.871990 -3.247239 -1.049286 -0.938388 -2.285556 -3.582033 2.051373 1.093495 0.923579 0.377856 -1.006786 -0.879712
wb_dma_de/assign_82_rd_ack 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_sel/assign_96_valid -0.397776 2.949177 -2.735119 -2.508234 3.233756 -0.582332 1.356602 1.617422 -1.290432 -3.683399 -1.797378 -2.365340 -5.209734 0.690525 0.750640 1.501765 4.449352 -2.391613 2.837354 -1.188231
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/reg_next_ch 1.684186 1.655326 2.198366 1.127636 2.917708 -0.497061 0.054252 2.907758 1.146510 -1.829196 -1.000418 1.876531 -2.939574 -1.193423 1.613825 0.286404 0.908791 0.188646 0.877778 -1.395837
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.713137 -0.206621 2.730628 -1.286830 0.103952 3.336787 -1.913584 -1.585482 2.954245 0.228676 -0.034984 -1.186379 1.681025 1.215814 2.059473 1.874345 0.751040 -0.280349 0.478037 -1.484840
assert_wb_dma_ch_arb 2.863783 -2.151051 -0.976257 -1.392663 2.823227 1.954013 -1.144734 -2.914892 -0.189476 -0.332215 2.182904 0.067913 -1.059343 1.800458 -2.015750 2.302857 3.696548 1.237807 1.939197 0.220642
wb_dma/wire_csr 6.640652 -1.368147 0.178685 -2.212557 1.747460 -1.032483 0.620396 0.433552 -1.357982 -0.856945 2.774947 -1.400639 -3.560718 1.855814 3.609002 2.963156 -2.561406 0.338801 1.605258 -0.810954
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_wb_if/input_mast_din 1.904482 -0.719150 1.421504 0.044594 -2.121180 1.362190 0.426837 -0.763146 2.533532 0.773022 0.788598 -1.089091 0.660468 4.403172 1.821191 1.973272 -0.821575 1.653420 0.957049 -2.524888
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_rf/reg_sw_pointer_r 1.783113 2.782675 3.112369 1.092983 1.868914 -2.276213 -1.937911 1.893994 0.940661 -1.740185 -0.986589 0.383278 -3.176814 -2.155168 1.853037 -1.774791 4.423213 -0.476171 -0.058929 -1.175616
wb_dma_ch_sel/assign_142_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_rf -1.024446 2.016973 0.745582 -1.906451 2.114258 -1.771818 2.072206 1.522291 -0.652753 -1.202019 1.935912 0.450267 -2.040405 -0.454603 -0.612694 0.380450 1.807696 -0.589596 -1.778448 3.195751
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.625303 -0.917589 -3.009594 1.922107 4.321169 -0.212717 0.973295 -1.327104 1.903667 1.125509 2.570431 0.523779 0.623019 0.156462 -0.497236 0.450481 -2.107434 2.569140 -0.600296 -0.800731
wb_dma_de/reg_chunk_cnt 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_de/always_23/block_1/case_1/block_4/if_1 3.720415 0.378161 0.559056 -0.719551 2.610802 -1.547644 2.419733 -0.530061 -0.019708 -0.673915 5.079222 3.091773 -2.159430 3.614936 -0.363941 2.760433 -0.706077 3.552447 -2.848841 0.111075
wb_dma_de/always_23/block_1/case_1/block_3/if_1 3.500905 0.104308 0.828757 -2.490669 1.880088 -1.723283 2.587943 -1.543569 -0.577677 -1.140584 5.743092 3.093601 -1.204515 3.769878 -0.928039 2.500087 1.015266 2.074435 -2.726475 -0.676754
wb_dma/input_wb0m_data_i -1.048921 2.585053 -0.427775 -0.537823 -4.200148 3.831916 -1.999848 1.325695 -2.705266 -0.189638 -1.427888 -4.527164 -1.344920 3.250027 0.952275 4.772377 2.457506 -3.485165 1.159531 3.564488
wb_dma_de/always_15/stmt_1 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma/wire_ch7_csr 1.770741 0.315841 3.191768 -2.424681 2.047473 -1.535702 1.787032 2.550631 -0.975532 -2.302286 1.051125 0.717457 -1.775103 0.683532 0.938751 0.617957 0.456764 -0.187134 1.596029 1.101222
wb_dma/input_wb0_ack_i 0.887297 0.987519 2.501247 -0.405185 -2.639848 0.950002 0.411252 3.920189 -0.901835 -2.826265 -4.603365 0.239049 -1.022286 2.942501 2.355404 0.541069 -0.917379 0.652071 3.293433 -2.755496
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.318685 -1.831329 0.124453 -2.100387 0.138596 0.723908 -0.682182 -1.932871 -0.711652 0.025033 1.261609 -1.437658 -0.676550 1.648329 -2.640339 1.320820 4.647530 -0.740139 2.793864 2.157828
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.443739 -0.701667 -1.350534 -0.474654 0.886002 2.730700 -2.859590 -2.925038 -0.224642 0.759226 1.264272 -1.757070 -1.148556 2.414212 -0.558300 3.241983 2.855670 -0.087097 0.848321 0.682904
wb_dma_ch_sel/assign_125_de_start 1.388314 2.886684 1.608281 0.003561 3.126060 0.811128 -0.954694 1.302991 2.505477 -0.138912 -0.636982 2.960030 -2.201938 -0.600103 -0.462784 1.912925 3.257246 -3.177241 -0.311923 -0.316812
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.356702 -1.963959 -4.910617 1.838860 0.331485 2.012369 0.092351 -2.432692 -0.087745 0.331570 0.073336 0.380270 -0.215487 -3.175190 -2.352412 0.476403 -0.543593 1.986519 -0.955010 -0.644901
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma_ch_sel/assign_121_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_inc30r -3.440397 -2.922369 -1.221719 1.336851 1.043355 -1.595309 3.910373 -0.898222 0.270588 0.278585 3.356527 0.029006 -0.834315 2.806880 -2.596391 -0.420113 0.385009 3.251105 2.589818 0.059940
wb_dma_ch_sel/always_45/case_1 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/assign_117_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -1.360113 1.803151 4.392730 2.843940 -0.166262 2.181553 -2.004893 2.866334 1.748604 -0.059642 -2.620069 -1.592104 -0.227623 1.274853 1.973915 -0.221718 1.651852 -0.482673 2.967009 0.718463
wb_dma/wire_ch3_adr0 -2.649194 -3.412936 -2.529762 2.501623 0.598418 0.001212 0.890593 0.125285 -1.971457 -0.504060 0.579570 -0.183004 -0.300408 -0.936038 -1.935864 -0.816498 -0.890769 3.588428 2.772586 0.279675
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/always_6/if_1/if_1/cond 3.649793 -1.511531 1.542483 -2.243373 2.532396 1.051548 -0.127764 -2.343903 5.537024 1.278614 0.890627 -0.208862 1.073654 1.003699 0.466296 1.406991 0.937228 -0.080965 0.641598 -1.534690
wb_dma/wire_mast1_pt_out 0.408525 -1.460986 -0.767433 1.352152 -1.712432 2.024607 -1.972237 -2.699995 0.713381 1.891321 -0.934982 0.099372 1.687641 0.686134 -0.434950 -1.226263 -0.422197 0.877175 0.841033 -1.998060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/always_48 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_sel/always_43 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_ch_sel/always_42 6.640652 -1.368147 0.178685 -2.212557 1.747460 -1.032483 0.620396 0.433552 -1.357982 -0.856945 2.774947 -1.400639 -3.560718 1.855814 3.609002 2.963156 -2.561406 0.338801 1.605258 -0.810954
wb_dma_ch_sel/always_40 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_ch_sel/always_47 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma_ch_sel/always_46 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_sel/always_45 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_ch_sel/always_44 -3.845205 -0.865994 -1.068827 2.900372 0.441106 1.276930 -0.563063 2.102643 -3.069686 -0.296850 0.163526 -2.001408 0.083426 -0.910320 -0.835095 0.681610 -0.009288 0.999451 2.640326 3.884364
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/input_ndnr 1.286899 -1.487411 5.064075 -1.710487 0.427402 1.800290 1.186907 0.156880 -0.443751 -2.563804 1.748314 1.942122 1.661146 1.889315 0.099786 0.041180 1.766536 2.865467 2.130059 -1.321133
wb_dma_de/always_4/if_1/stmt_1 2.406533 0.092932 1.805612 -0.695394 4.284823 3.639597 -1.046383 -0.268199 0.988886 -2.158117 0.605539 1.212400 0.390806 -0.289423 0.612695 1.920628 2.244563 0.825971 1.102708 -1.135132
wb_dma_ch_pri_enc/wire_pri4_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_sel/assign_111_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_wb_slv/assign_2_pt_sel 5.217426 -2.656005 0.465913 -0.366596 -5.247428 0.017163 -0.559544 -3.893849 1.540052 4.180411 1.194972 1.617129 -2.211372 2.623226 -0.558600 -0.549922 -1.218067 2.323368 1.282455 -1.279820
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.647350 1.346477 3.562421 0.041039 3.596812 0.262449 0.081465 1.687804 3.582414 -1.053826 0.224314 -0.045314 -0.601218 -0.921630 0.241342 0.613479 3.923754 -1.118290 1.412743 0.562114
wb_dma_ch_sel/assign_144_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_de/input_pointer -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.614897 -0.923346 4.475564 1.545315 -0.940569 1.366928 -1.770591 2.328268 0.089644 -0.642246 -1.942426 -2.244974 -0.429889 2.092187 1.867174 -0.376169 0.992584 1.083300 4.911922 0.648074
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -3.477317 2.010624 0.391197 3.153292 0.578574 2.596170 -0.622336 3.850029 0.101208 -2.128038 -3.225808 -1.961552 -1.116744 -1.695419 1.851804 1.103885 0.662121 -0.944131 2.707882 -0.812252
wb_dma_ch_rf/input_wb_rf_adr 0.434908 -0.953927 1.949721 2.612895 -0.444640 2.284645 2.633566 -3.093724 0.916375 -3.206296 -2.061440 -3.608037 -5.497564 2.671921 -1.496866 -0.196850 0.509589 -1.601950 -3.281925 0.667645
wb_dma_ch_sel/input_pointer0 -1.553953 -0.466778 2.836917 1.130450 0.141453 3.086367 0.955035 0.417350 -1.699113 -2.682277 1.313930 2.598996 1.926719 0.720264 -0.322888 -0.262559 1.232117 3.400708 1.006656 -1.953300
wb_dma_ch_sel/input_pointer1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma_ch_sel/input_pointer2 -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma_ch_sel/input_pointer3 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma_de/reg_chunk_0 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.443739 -0.701667 -1.350534 -0.474654 0.886002 2.730700 -2.859590 -2.925038 -0.224642 0.759226 1.264272 -1.757070 -1.148556 2.414212 -0.558300 3.241983 2.855670 -0.087097 0.848321 0.682904
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_sel/reg_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma/assign_2_dma_req -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.382148 0.247049 1.075065 2.861525 0.343759 1.322491 -0.649611 0.055662 -4.247853 -1.615281 0.958244 3.323353 0.115214 -0.256498 -1.157119 -2.496975 1.068494 3.807747 -0.571977 0.007625
wb_dma_ch_rf/wire_ch_csr 2.167569 -1.040949 -0.307845 -3.761137 1.539843 -1.648595 2.829351 1.168288 -0.760741 -1.383163 1.604949 1.710332 -2.999758 -1.311566 -1.811979 2.489749 0.179982 -0.936801 0.871023 2.223758
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -4.487282 -0.430098 -0.878497 3.718610 -0.682147 0.592119 1.163919 0.541776 0.657740 1.318599 1.885445 -3.656059 -0.611528 3.576451 0.385180 1.373833 1.263934 0.827274 2.953738 0.693018
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_sel/assign_118_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_ch_rf/input_de_adr1_we -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_de/always_8/stmt_1/expr_1 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.611109 -0.428499 2.388142 -1.142377 -4.028277 -1.566719 2.393788 1.345198 -0.483704 -3.193729 1.441095 -3.184158 -1.881092 -1.966331 -0.591628 0.498131 4.739013 3.594881 -0.132803 2.447890
wb_dma_de/always_2/if_1/stmt_1 -3.845205 -0.865994 -1.068827 2.900372 0.441106 1.276930 -0.563063 2.102643 -3.069686 -0.296850 0.163526 -2.001408 0.083426 -0.910320 -0.835095 0.681610 -0.009288 0.999451 2.640326 3.884364
wb_dma_de/assign_65_done/expr_1 3.919417 0.565390 2.216997 -0.079813 1.573354 2.008908 -1.361898 -0.207306 0.478364 -1.372954 -0.226855 2.770115 -0.657214 -0.054910 1.224361 0.569152 1.067763 0.954546 -0.076492 -2.742492
wb_dma_ch_sel/reg_de_start_r 1.333083 2.332945 2.428781 -0.279640 4.016879 -0.097860 -0.708579 1.473449 1.678343 -1.421941 -0.321256 1.511819 -2.458590 -0.795614 0.042008 0.405202 4.034277 -1.215809 0.314928 0.455748
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_wb_mast/assign_1 1.145955 -0.048805 0.923908 0.711907 -4.690215 -0.618072 0.079439 -1.540056 0.674770 1.386961 0.914802 0.245071 -2.291242 7.204381 0.234389 0.449132 3.924101 -0.398708 1.982383 -3.995070
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -2.050220 -1.012434 0.626163 1.066371 -0.804690 3.035713 2.005399 1.408147 -1.841891 -3.512543 0.301251 1.917716 1.835263 -0.832534 0.585577 0.995489 -1.081286 2.725214 1.365577 -4.068604
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_rf/wire_pointer_s -2.737745 -0.863607 -0.711184 2.089108 -0.766126 1.686567 -0.401128 -1.011195 -0.009746 0.557098 -0.370962 -1.735264 2.222901 1.896183 0.708830 -2.034388 -0.371766 2.819463 0.581669 -1.115484
wb_dma_ch_sel/reg_ndnr 1.286899 -1.487411 5.064075 -1.710487 0.427402 1.800290 1.186907 0.156880 -0.443751 -2.563804 1.748314 1.942122 1.661146 1.889315 0.099786 0.041180 1.766536 2.865467 2.130059 -1.321133
wb_dma_ch_rf/assign_26_ch_adr1_dewe -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_sel/reg_txsz 1.823696 2.268808 3.959861 -0.492395 0.795191 2.546969 -0.616560 -0.355100 1.230713 -0.805361 0.026201 3.495880 1.449014 0.402408 0.803027 -0.377810 1.137914 0.427075 -2.249735 -1.487813
wb_dma_rf/always_1/case_1/stmt_10 -1.120970 1.146009 -0.078976 1.530853 -0.814498 2.291345 -2.366168 -2.605534 0.163944 0.635897 -0.147342 -2.152599 1.563353 2.584910 0.193453 -0.756216 2.986074 1.441029 -1.541337 0.376080
wb_dma_ch_pri_enc/inst_u28 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u29 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_de_adr1 -1.493415 -1.259138 -0.013218 0.633396 -0.753770 1.648468 1.060696 -1.745728 -0.094346 -0.041563 1.714853 1.587200 2.032776 1.031880 -1.383575 -0.230216 0.381446 2.228805 -0.128228 -1.589164
wb_dma/wire_de_adr0 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_de/always_18/stmt_1/expr_1 -3.288227 -0.645567 0.377245 -2.039871 -0.506140 2.657604 0.576384 -0.642021 2.075889 0.294660 -2.334493 -1.897918 2.988280 3.449476 -0.945800 -0.509309 1.988898 -1.355614 3.863170 -0.364115
wb_dma_ch_arb/always_1/if_1 -0.111982 -1.505389 3.778759 -0.762071 -1.540578 -1.363525 1.694043 1.711583 -4.636231 -3.315159 2.142961 2.495130 -1.487402 -0.105944 -1.423014 -0.859647 2.675342 2.369150 2.136441 0.543656
wb_dma_ch_pri_enc/inst_u20 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u21 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u22 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u23 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u24 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u25 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u26 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_pri_enc/inst_u27 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/wire_dma_busy -0.011442 -0.820691 -1.568292 0.718348 2.606259 3.888533 0.086910 -0.702391 1.981327 -1.530133 -1.303459 1.200713 1.002903 -7.251403 -0.566115 0.333633 -1.718968 2.296268 -2.082432 0.170855
wb_dma_ch_sel/reg_ack_o -1.854204 1.102463 3.347390 2.744086 -0.782774 2.286745 -0.409288 3.910370 1.159036 -1.347177 -2.448931 -1.276486 -0.757142 -0.456897 2.393578 0.835583 0.072910 -0.109305 3.368217 -0.761280
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_rf/reg_csr_r 1.953122 1.556153 -2.962350 0.734890 0.744924 1.569079 -2.785671 1.903059 -3.989567 -2.486014 -1.809417 0.587369 -2.063102 -2.109457 1.599590 2.926159 0.646424 -2.223868 -0.153164 -2.156708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.640091 -2.084387 -2.159526 -0.190726 3.874075 1.281697 -1.104572 -0.705333 -0.899945 -0.783432 1.128852 -1.572652 -2.724402 0.273382 -1.790306 2.996050 2.744208 0.673967 3.202720 2.060504
assert_wb_dma_ch_sel 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.315376 2.047225 3.422437 -0.426896 2.643940 -0.539631 -0.941069 2.797153 0.573724 -2.583205 -1.408588 1.296661 -3.079766 -1.888917 1.269455 0.203967 3.338941 -1.360559 1.228964 -0.551684
wb_dma_ch_sel/inst_ch2 -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
assert_wb_dma_ch_arb/input_grant0 2.863783 -2.151051 -0.976257 -1.392663 2.823227 1.954013 -1.144734 -2.914892 -0.189476 -0.332215 2.182904 0.067913 -1.059343 1.800458 -2.015750 2.302857 3.696548 1.237807 1.939197 0.220642
wb_dma_ch_sel/assign_122_valid 1.726675 -0.338226 1.118934 -0.711791 4.376632 2.227584 -0.555517 0.989453 0.282393 -2.251315 0.380884 -0.046219 -1.229914 -0.807029 0.071116 2.434143 2.168795 0.215311 2.295411 0.738429
wb_dma_rf/wire_dma_abort 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_de/assign_67_dma_done_all/expr_1 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
wb_dma_de/always_4/if_1/cond 3.354292 0.828738 0.067567 0.434454 3.025449 2.637320 -1.936704 -0.979262 -0.053445 -1.223886 0.176109 2.751656 -1.389003 -0.674877 -0.000729 1.331820 2.220236 0.588805 -0.511651 -1.882671
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.395321 -1.386112 0.268961 0.962113 -0.695433 -0.771038 2.798519 -2.286968 2.853373 1.760403 3.652050 1.775303 -0.053378 3.233536 -1.627901 0.204016 2.019822 1.997121 0.626860 -2.386631
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.406458 1.386613 1.223093 -0.205817 -3.206306 -2.605792 1.355749 1.510027 -3.671194 -2.736974 0.700114 -0.406208 -3.659447 0.045223 -0.467759 -1.596851 4.212943 3.268989 -1.022469 1.865192
wb_dma_ch_sel/assign_156_req_p0 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.360977 -0.954747 -1.727882 1.841902 1.271928 1.460120 -1.361819 0.708909 -0.944050 -0.301121 -0.929069 -2.355401 -1.554091 -0.184833 -0.797838 1.354385 1.533429 0.018479 3.207319 1.563019
wb_dma_ch_rf/reg_ch_tot_sz_r 1.387037 0.351645 3.690825 -2.417699 2.692247 2.969385 1.149399 -1.583665 5.594474 0.135265 1.146901 1.801461 3.710914 -0.491891 0.361899 1.079738 0.067062 0.166879 -2.045432 -1.072290
wb_dma_ch_rf/wire_ch_adr0 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_ch_rf/wire_ch_adr1 -2.963509 1.519442 1.395001 0.292016 -1.467404 2.877480 -0.941122 -2.688253 -0.425485 -0.162873 1.286306 0.470269 3.280996 1.901635 -1.848496 -0.446433 4.408957 0.176306 -2.163728 0.274075
wb_dma_ch_sel/assign_10_pri3 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma/wire_ch0_adr1 -2.005831 -0.621693 -0.470029 -0.401036 -0.025340 1.941779 -1.167688 -2.305931 0.873228 0.945965 0.063350 -1.329847 1.692118 1.451102 -1.986211 -0.195590 3.650059 -0.921714 1.488040 0.633596
wb_dma_ch_pri_enc/wire_pri24_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma/input_dma_rest_i -2.012701 -1.390123 -1.683311 2.539226 -1.167938 1.615874 1.645282 1.260596 0.373041 -0.408533 -0.730429 0.035230 -0.484102 0.020484 0.863283 0.763646 -2.607995 2.014053 2.628733 -3.103165
wb_dma_inc30r/assign_1_out 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_sel/assign_133_req_p0 0.775023 -1.276751 2.962078 -3.901599 1.952856 1.787375 -0.382392 -1.021781 -2.583348 -2.465094 1.568843 0.420427 1.542262 -1.393400 -1.975152 -0.034594 3.969494 -0.351651 1.303456 3.132687
wb_dma_ch_rf/always_23 -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_inc30r/reg_out_r -3.713269 0.304784 1.520061 2.847039 1.277576 0.856456 3.151422 -1.603647 3.292380 3.141107 5.631011 -0.093778 0.959177 3.710181 -0.613864 1.333758 0.549961 0.911496 0.390716 1.032735
wb_dma/wire_pointer2 -1.623355 1.261331 0.472719 3.177727 -1.173687 2.399309 -1.728041 1.333878 -1.488183 -0.451119 -1.220074 -1.519562 0.015881 1.619490 1.551054 0.380596 0.222632 0.732080 1.258277 -0.222686
wb_dma/wire_pointer3 -1.336753 -0.865218 0.280053 2.296712 0.051989 2.370970 0.190186 2.528692 -1.606065 -2.661393 -1.581576 -0.209907 0.337164 -1.079826 1.850749 0.385253 -1.703451 2.104092 2.874590 -2.668257
wb_dma/wire_pointer0 -1.553953 -0.466778 2.836917 1.130450 0.141453 3.086367 0.955035 0.417350 -1.699113 -2.682277 1.313930 2.598996 1.926719 0.720264 -0.322888 -0.262559 1.232117 3.400708 1.006656 -1.953300
wb_dma/wire_pointer1 -0.089088 -0.390057 2.281373 2.005877 1.121908 3.337364 -1.042335 1.122752 -1.155795 -2.236168 -0.533979 0.828592 0.335360 0.451019 0.895914 0.141775 1.267645 2.504261 2.667297 -1.626270
wb_dma/wire_mast0_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_rf/always_26 1.783113 2.782675 3.112369 1.092983 1.868914 -2.276213 -1.937911 1.893994 0.940661 -1.740185 -0.986589 0.383278 -3.176814 -2.155168 1.853037 -1.774791 4.423213 -0.476171 -0.058929 -1.175616
wb_dma_de/always_23/block_1/case_1/block_5 3.255508 0.846146 -0.921617 -0.004721 3.004443 -1.521218 1.249997 1.599599 -0.180901 -2.279280 1.471260 3.394304 -0.936973 1.533223 0.458576 2.334623 -2.929886 4.094942 -2.739069 -2.233947
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.062499 0.158868 1.565178 -1.800604 3.194629 2.074731 -1.111218 0.279278 -0.191975 -1.995197 0.193758 -0.363359 -0.836719 -0.329884 -0.944709 1.931020 4.287255 -1.171479 2.183693 1.648891
wb_dma_ch_rf/wire_ch_am0_we 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma_ch_rf/always_25 -3.191201 1.034833 -1.205974 3.910127 2.139536 -1.162997 0.199583 -0.597638 3.010880 1.337633 1.391541 0.112748 -0.660429 0.087808 -0.719089 -1.098317 2.583433 1.392499 -0.466980 -1.075216
wb_dma/wire_dma_rest -2.012701 -1.390123 -1.683311 2.539226 -1.167938 1.615874 1.645282 1.260596 0.373041 -0.408533 -0.730429 0.035230 -0.484102 0.020484 0.863283 0.763646 -2.607995 2.014053 2.628733 -3.103165
wb_dma_wb_mast/input_mast_adr -1.363517 -2.677626 -0.343310 -1.160000 -0.903759 0.583623 0.424514 -2.601807 0.475790 1.083503 1.723929 -1.764003 0.973510 3.000365 -2.296493 0.383090 3.087696 0.157418 2.962126 0.624929
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.871581 -0.762841 1.791998 2.920339 2.096020 1.577760 -0.537334 1.930694 -3.254158 -2.266558 -0.017559 0.343987 0.387177 -0.069902 0.540414 -2.035940 -0.085325 4.080546 2.454328 0.918856
wb_dma_ch_sel/always_44/case_1 -3.845205 -0.865994 -1.068827 2.900372 0.441106 1.276930 -0.563063 2.102643 -3.069686 -0.296850 0.163526 -2.001408 0.083426 -0.910320 -0.835095 0.681610 -0.009288 0.999451 2.640326 3.884364
wb_dma/wire_ch0_am0 0.355538 -1.523718 -3.901704 -0.021909 1.852391 1.202713 0.641731 -1.333545 0.691632 0.374604 0.868126 -2.603760 -1.138359 3.284103 -0.368095 2.866764 -0.813374 1.032457 1.602431 -0.181555
wb_dma/wire_ch0_am1 -2.793310 -0.118365 -0.752628 2.402105 2.246779 -0.286725 1.729357 0.347865 3.199114 0.750169 0.844146 0.908398 -0.994301 0.994649 -1.065176 0.089543 1.614233 0.898797 1.618025 -1.493228
wb_dma_ch_rf/always_19/if_1 1.031638 0.079372 -1.455674 0.485421 3.407385 1.838283 -0.853187 -1.646371 3.418927 1.014184 0.197182 -0.503129 1.020891 -0.337494 0.724690 0.853274 -0.272486 -0.013756 -0.747916 -1.161497
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.063986 -1.459950 -3.452652 1.734201 3.108997 0.182805 0.439388 1.524001 -2.090718 -0.872156 0.683168 -2.937258 -1.598268 -0.223411 -0.710660 1.893702 -1.306196 1.405196 2.383153 3.011606
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.179306 2.785195 -3.697510 -4.995272 3.289592 1.461840 1.374889 0.604428 -4.782047 -5.870021 -0.490852 -0.524210 0.217482 2.977159 1.190331 2.348250 0.150158 -0.822062 -1.066720 -2.813521
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.994041 -0.816877 -0.327940 -0.827721 -1.082209 2.731838 1.362334 0.612129 1.608787 0.169188 -2.984986 -1.307126 1.823776 3.671643 -0.358154 0.225190 -0.630101 0.067731 4.235070 -0.806909
wb_dma_de/always_3/if_1 -2.874696 -0.684890 0.733824 0.315825 -1.043493 -0.033498 1.924285 -2.278146 2.645542 1.438913 2.666008 1.433137 0.847960 2.529677 -2.711869 -0.169609 4.051993 0.221428 0.759293 -1.415492
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_16_ch_adr1_we -2.985238 0.048588 0.985743 -0.561377 -0.984953 2.572954 -0.103405 -2.191000 0.239865 -0.089302 0.649897 1.172035 3.075082 0.857390 -2.520382 -0.814173 3.762876 -0.216254 -0.069923 -0.468925
wb_dma_wb_if/wire_wbm_data_o -2.091377 -2.458823 -4.993936 1.393957 -2.093770 2.230436 0.681429 -3.602259 0.690452 3.385121 1.591197 -0.740347 0.684197 2.178444 -2.781890 0.934968 -0.247086 2.547930 0.810802 1.060224
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_ch_sel/always_2/stmt_1/expr_1 2.580492 -2.196838 1.037879 -1.377368 3.039448 2.629203 -0.718651 -2.016631 -0.354378 -1.624501 1.877660 1.300611 -0.358477 1.136952 -1.668286 1.511138 3.886406 2.059041 2.574979 -0.641680
wb_dma_ch_sel/always_48/case_1/stmt_1 -0.968995 -2.727607 4.936789 -1.206949 -0.979742 -1.106632 2.783589 1.882876 -2.381146 -3.374710 3.293840 0.831464 -0.025080 -0.279058 -0.978066 0.185710 2.559911 2.521046 3.258397 0.586006
wb_dma_ch_sel/always_48/case_1/stmt_2 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_pri_enc/wire_pri18_out 1.165052 0.595374 0.465275 2.903664 0.362851 2.609258 -1.927364 0.161778 -1.555519 -1.193289 -0.923248 2.488348 -0.808867 -0.170384 0.705816 -0.392195 0.669955 2.139468 0.335104 -2.742713
wb_dma_de/assign_6_adr0_cnt_next -0.625303 -0.917589 -3.009594 1.922107 4.321169 -0.212717 0.973295 -1.327104 1.903667 1.125509 2.570431 0.523779 0.623019 0.156462 -0.497236 0.450481 -2.107434 2.569140 -0.600296 -0.800731
wb_dma_ch_rf/reg_ch_err 1.437705 -0.009465 1.052967 1.038421 0.971562 1.402985 -1.342994 1.076725 -3.332231 -2.399366 -0.126446 1.704337 -2.817079 0.015961 -0.723266 0.758984 2.922927 1.365762 2.144915 -0.013984
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.749303 -1.687573 1.166303 1.090483 2.421750 3.286975 -0.758620 -0.819222 0.014169 -1.580945 0.431869 1.557198 0.783093 0.151102 -0.331473 0.050066 1.684219 3.005303 2.355992 -2.092170
wb_dma_wb_slv/input_wb_addr_i 2.677931 2.982361 -1.220137 3.855668 -4.450770 0.050781 -4.702504 -1.048544 -3.444471 3.485777 0.839523 -1.003724 -5.196271 1.721495 -0.662415 2.644594 0.425372 -2.234351 -1.805433 3.539722
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.085621 0.268406 -2.177817 2.750777 -0.314856 1.304842 -1.842468 -1.765987 -0.337886 1.131137 -0.361286 1.446802 -0.785187 0.835374 0.030794 -0.452946 -0.022285 1.419033 -0.983773 -2.495483
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.897857 -0.609270 3.309695 -1.699315 2.376599 2.219346 -0.127494 0.036717 1.973701 -1.589293 0.398311 0.606946 1.191782 0.640544 1.579796 1.134728 0.719410 0.832058 1.462714 -1.705335
