/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[100]) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_6z) & celloutsig_1_3z);
  assign celloutsig_1_14z = ~((celloutsig_1_5z | celloutsig_1_7z[9]) & (celloutsig_1_4z | celloutsig_1_1z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z[0] | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_6z));
  assign celloutsig_1_19z = celloutsig_1_15z | celloutsig_1_4z;
  assign celloutsig_1_12z = { celloutsig_1_8z[4], celloutsig_1_8z[4], celloutsig_1_8z[2:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_9z } + { celloutsig_1_7z[3], celloutsig_1_7z[3], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_5z };
  reg [5:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 6'h00;
    else _11_ <= in_data[48:43];
  assign { _02_, _03_[4], _00_, _01_, _03_[1:0] } = _11_;
  assign celloutsig_1_15z = in_data[114:111] === { celloutsig_1_8z[8:6], celloutsig_1_14z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_4z } === { celloutsig_1_17z[3], celloutsig_1_17z[3], celloutsig_1_17z[1] };
  assign celloutsig_1_16z = { celloutsig_1_8z[11:9], celloutsig_1_5z } >= { celloutsig_1_12z[5:3], celloutsig_1_1z };
  assign celloutsig_0_6z = _02_ & ~(celloutsig_0_5z[11]);
  assign celloutsig_0_43z = - celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[114:110] !== in_data[156:152];
  assign celloutsig_0_4z = { in_data[40:39], celloutsig_0_1z } | { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = { _02_, _03_[4], _00_, _01_, _03_[1:0], _02_, _03_[4], _00_, _01_, _03_[1:0] } | { in_data[5:1], celloutsig_0_2z, _02_, _03_[4], _00_, _01_, _03_[1:0] };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z, in_data[16] };
  assign celloutsig_0_42z = & { celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_0z = & in_data[173:114];
  assign celloutsig_1_11z = | celloutsig_1_8z[10:8];
  assign celloutsig_0_1z = | { _00_, _01_, _03_[1:0] };
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_3z) | (in_data[174] & celloutsig_1_4z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_1z & in_data[114]));
  assign celloutsig_0_2z = ~((_01_ & in_data[21]) | (_03_[1] & in_data[51]));
  assign { celloutsig_1_7z[2], celloutsig_1_7z[5], celloutsig_1_7z[3], celloutsig_1_7z[15:6] } = ~ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[162:153] };
  assign { celloutsig_1_8z[0], celloutsig_1_8z[1], celloutsig_1_8z[4], celloutsig_1_8z[2], celloutsig_1_8z[12:5] } = ~ { celloutsig_1_4z, celloutsig_1_7z[2], celloutsig_1_7z[5], celloutsig_1_7z[3], celloutsig_1_7z[13:6] };
  assign { celloutsig_1_17z[5], celloutsig_1_17z[6], celloutsig_1_17z[1], celloutsig_1_17z[3], celloutsig_1_17z[0] } = ~ { celloutsig_1_8z[4], celloutsig_1_8z[5], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_1z };
  assign { _03_[5], _03_[3:2] } = { _02_, _00_, _01_ };
  assign { celloutsig_1_17z[4], celloutsig_1_17z[2] } = { celloutsig_1_17z[5], celloutsig_1_17z[3] };
  assign { celloutsig_1_7z[4], celloutsig_1_7z[1:0] } = { celloutsig_1_7z[5], celloutsig_1_7z[3], celloutsig_1_7z[3] };
  assign celloutsig_1_8z[3] = celloutsig_1_8z[4];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
