Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 04:09:46 2022
| Host         : LAPTOP-AU7949BK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Motor_Driver_control_sets_placed.rpt
| Design       : Motor_Driver
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |              15 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|            Clock Signal           |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|  DirA_reg_i_2_n_0                 |                       |                       |                1 |              2 |         2.00 |
|  cycle_A                          |                       |                       |                1 |              2 |         2.00 |
|  FSM_onehot_state_reg_reg_n_0_[0] |                       |                       |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG                    | count_reg[28]_i_1_n_0 | count_reg[26]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                    |                       |                       |                5 |              9 |         1.80 |
|  CLK_IBUF_BUFG                    | count_reg[28]_i_1_n_0 | count_reg[29]_i_1_n_0 |                5 |             10 |         2.00 |
|  CLK_IBUF_BUFG                    | count_reg[28]_i_1_n_0 |                       |                8 |             15 |         1.88 |
|  CLK_IBUF_BUFG                    |                       | clear                 |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                    |                       | Counter[0]_i_1_n_0    |                5 |             20 |         4.00 |
+-----------------------------------+-----------------------+-----------------------+------------------+----------------+--------------+


