# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../task_5.srcs/sources_1/new/alu.v" \
"../../../../task_5.srcs/sources_1/new/processor.v" \
"../../../../task_5.srcs/sources_1/new/ram.v" \
"../../../../task_5.srcs/sources_1/new/regfile.v" \
"../../../../task_5.srcs/sim_1/new/vtf_processor.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
