<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="Full_Adder_Verilog">
	</PROJECT>
</LOG_ROOT>
