
*** Running vivado
    with args -log snake_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source snake_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source snake_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 382.426 ; gain = 52.305
Command: read_checkpoint -auto_incremental -incremental C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/utils_1/imports/synth_1/Font_test_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/utils_1/imports/synth_1/Font_test_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top snake_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25588
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'border_on', assumed default net type 'wire' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:112]
INFO: [Synth 8-11241] undeclared symbol 'border_RGB', assumed default net type 'wire' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:116]
INFO: [Synth 8-11241] undeclared symbol 'cursor_on', assumed default net type 'wire' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_screen_gen.v:112]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1214.086 ; gain = 408.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'snake_top' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'apple_spawn' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/apple_spawn.v:17]
WARNING: [Synth 8-639] system function call 'urandom_range' not supported [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/apple_spawn.v:30]
WARNING: [Synth 8-639] system function call 'urandom_range' not supported [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/apple_spawn.v:31]
INFO: [Synth 8-6155] done synthesizing module 'apple_spawn' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/apple_spawn.v:17]
INFO: [Synth 8-6157] synthesizing module 'snake_graph_animate' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'snake_graph_animate' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:23]
INFO: [Synth 8-6157] synthesizing module 'text_top' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/vga_sync.v:17]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/vga_sync.v:17]
INFO: [Synth 8-6157] synthesizing module 'text_screen_gen' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_screen_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Font_ROM' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/Font_ROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Font_ROM' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/Font_ROM.v:24]
INFO: [Synth 8-6157] synthesizing module 'xilinx_dual_port_ram_sync' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/xilinx_dual_port_ram_sync.v:23]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_dual_port_ram_sync' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/xilinx_dual_port_ram_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'text_screen_gen' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_screen_gen.v:23]
WARNING: [Synth 8-7071] port 'btn' of module 'text_screen_gen' is unconnected for instance 'text_gen_unit' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_top.v:43]
WARNING: [Synth 8-7071] port 'sw' of module 'text_screen_gen' is unconnected for instance 'text_gen_unit' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_top.v:43]
WARNING: [Synth 8-7023] instance 'text_gen_unit' of module 'text_screen_gen' has 7 connections declared, but only 5 given [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_top.v:43]
INFO: [Synth 8-6155] done synthesizing module 'text_top' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'snake_top' (0#1) [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v:15]
WARNING: [Synth 8-6014] Unused sequential element y_pix_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/apple_spawn.v:31]
WARNING: [Synth 8-6014] Unused sequential element FRUIT_X_REG_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:254]
WARNING: [Synth 8-6014] Unused sequential element FRUIT_Y_REG_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:255]
WARNING: [Synth 8-6014] Unused sequential element snake_tail_x_delta_next_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:262]
WARNING: [Synth 8-6014] Unused sequential element snake_tail_y_delta_next_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:263]
WARNING: [Synth 8-6014] Unused sequential element snake_head_x_delta_next_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:268]
WARNING: [Synth 8-6014] Unused sequential element snake_head_y_delta_next_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:269]
WARNING: [Synth 8-6014] Unused sequential element turn_x_temp_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:305]
WARNING: [Synth 8-6014] Unused sequential element turn_y_temp_reg was removed.  [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:306]
WARNING: [Synth 8-3848] Net snake_tail_x_reg in module/entity snake_graph_animate does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:52]
WARNING: [Synth 8-3848] Net turns2x in module/entity snake_graph_animate does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:96]
WARNING: [Synth 8-3848] Net snake_tail_y_reg in module/entity snake_graph_animate does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:52]
WARNING: [Synth 8-3848] Net turns2y in module/entity snake_graph_animate does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:96]
WARNING: [Synth 8-3848] Net snake_head_x_reg in module/entity snake_graph_animate does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:52]
WARNING: [Synth 8-3848] Net snake_head_y_reg in module/entity snake_graph_animate does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:52]
WARNING: [Synth 8-3848] Net snake_parts in module/entity snake_graph_animate does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'pix_y2_reg_reg' and it is trimmed from '10' to '9' bits. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_screen_gen.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'pix_y1_reg_reg' and it is trimmed from '10' to '9' bits. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_screen_gen.v:77]
WARNING: [Synth 8-3848] Net mov_y_tick in module/entity text_screen_gen does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_screen_gen.v:53]
WARNING: [Synth 8-3848] Net mov_x_tick in module/entity text_screen_gen does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/text_screen_gen.v:53]
WARNING: [Synth 8-3848] Net vga in module/entity snake_top does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v:19]
WARNING: [Synth 8-3848] Net video_on in module/entity snake_top does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v:22]
WARNING: [Synth 8-3848] Net eaten in module/entity snake_top does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v:22]
WARNING: [Synth 8-3848] Net pix_x in module/entity snake_top does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v:23]
WARNING: [Synth 8-3848] Net pix_y in module/entity snake_top does not have driver. [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v:23]
WARNING: [Synth 8-7129] Port btn[3] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_y[9] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module text_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module snake_graph_animate is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module snake_graph_animate is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module snake_graph_animate is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[0] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[1] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[2] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[3] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[4] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[5] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[6] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[7] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[8] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[9] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[10] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[11] in module snake_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.938 ; gain = 507.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.938 ; gain = 507.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.938 ; gain = 507.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1313.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/PugWomp/Downloads/NexysA7-100t.xdc]
WARNING: [Vivado 12-584] No ports matched 'overflow'. [C:/Users/PugWomp/Downloads/NexysA7-100t.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PugWomp/Downloads/NexysA7-100t.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hysnc'. [C:/Users/PugWomp/Downloads/NexysA7-100t.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PugWomp/Downloads/NexysA7-100t.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PugWomp/Downloads/NexysA7-100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/PugWomp/Downloads/NexysA7-100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/snake_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/snake_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1353.320 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'fruit_on_reg' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'snake_on_reg' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'turns_reg' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'turn_x_reg' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'turn_y_reg' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'snake_tail_on_reg' [C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_graph_animate.v:142]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              28K Bit	(4096 X 7 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module snake_graph_animate is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module snake_graph_animate is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[0] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[1] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[2] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[3] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[4] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[5] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[6] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[7] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[8] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[9] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[10] in module snake_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga[11] in module snake_top is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM text/text_gen_unit/video_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 0 bits of RAM "text/text_gen_unit/video_ram/ram_reg" due to constant propagation. Old ram width 7 bits, new ram width 7 bits.
RAM Pipeline Warning: Read Address Register Found For RAM text/text_gen_unit/video_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM text/text_gen_unit/video_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (snake_graph/fruit_on_reg) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/snake_on_reg) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turns_reg[4]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turns_reg[3]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turns_reg[2]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turns_reg[1]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turns_reg[0]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[319]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[318]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[317]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[316]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[315]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[314]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[313]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[312]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[311]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[310]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[309]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[308]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[307]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[306]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[305]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[304]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[303]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[302]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[301]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[300]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[299]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[298]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[297]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[296]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[295]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[294]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[293]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[292]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[291]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[290]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[289]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[288]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[287]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[286]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[285]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[284]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[283]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[282]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[281]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[280]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[279]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[278]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[277]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[276]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[275]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[274]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[273]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[272]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[271]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[270]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[269]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[268]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[267]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[266]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[265]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[264]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[263]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[262]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[261]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[260]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[259]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[258]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[257]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[256]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[255]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[254]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[253]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[252]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[251]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[250]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[249]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[248]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[247]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[246]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[245]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[244]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[243]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[242]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[241]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[240]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[239]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[238]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[237]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[236]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[235]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[234]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[233]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[232]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[231]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[230]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[229]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[228]__0) is unused and will be removed from module snake_top.
WARNING: [Synth 8-3332] Sequential element (snake_graph/turn_x_reg[227]__0) is unused and will be removed from module snake_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                | Depth x Width | Implemented As | 
+------------+-------------------------------------------+---------------+----------------+
|snake_top   | text/text_gen_unit/font_unit/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+-------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     3|
|4     |LUT3  |     2|
|5     |LUT4  |     4|
|6     |LUT5  |    10|
|7     |LUT6  |     9|
|8     |FDCE  |    23|
|9     |IBUF  |     2|
|10    |OBUF  |     2|
|11    |OBUFT |    12|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 669 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1353.320 ; gain = 507.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.320 ; gain = 547.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e1b56665
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 183 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1353.320 ; gain = 940.094
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.runs/synth_1/snake_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file snake_top_utilization_synth.rpt -pb snake_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 21:28:43 2025...
