#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa7eff0fb10 .scope module, "digital_control_rand_tb" "digital_control_rand_tb" 2 1;
 .timescale 0 0;
v0x7fa7eff2e6e0_0 .net "CRS", 3 0, v0x7fa7eff18200_0;  1 drivers
v0x7fa7eff2e770_0 .net "Cooler", 0 0, L_0x7fa7eff2edf0;  1 drivers
v0x7fa7eff2e810_0 .net "Heater", 0 0, L_0x7fa7eff2ed80;  1 drivers
v0x7fa7eff2e8e0_0 .net "OUT", 0 0, v0x7fa7eff2d470_0;  1 drivers
v0x7fa7eff2e9b0_0 .var "T", 7 0;
v0x7fa7eff2ea80_0 .var "clk", 0 0;
v0x7fa7eff2eb10_0 .var "i", 6 0;
v0x7fa7eff2eba0_0 .var "rstN", 0 0;
v0x7fa7eff2ec70_0 .var/i "seed", 31 0;
S_0x7fa7eff0fc80 .scope module, "dcu" "digital_control" 2 7, 3 1 0, S_0x7fa7eff0fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "T";
    .port_info 1 /OUTPUT 1 "Heater";
    .port_info 2 /OUTPUT 1 "Cooler";
    .port_info 3 /OUTPUT 4 "CRS";
    .port_info 4 /OUTPUT 1 "OUT";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rstN";
v0x7fa7eff2e150_0 .net "CRS", 3 0, v0x7fa7eff18200_0;  alias, 1 drivers
v0x7fa7eff2e220_0 .net "Cooler", 0 0, L_0x7fa7eff2edf0;  alias, 1 drivers
v0x7fa7eff2e2f0_0 .net "Heater", 0 0, L_0x7fa7eff2ed80;  alias, 1 drivers
v0x7fa7eff2e380_0 .net "OUT", 0 0, v0x7fa7eff2d470_0;  alias, 1 drivers
v0x7fa7eff2e430_0 .net "T", 7 0, v0x7fa7eff2e9b0_0;  1 drivers
v0x7fa7eff2e540_0 .net "clk", 0 0, v0x7fa7eff2ea80_0;  1 drivers
v0x7fa7eff2e610_0 .net "rstN", 0 0, v0x7fa7eff2eba0_0;  1 drivers
S_0x7fa7eff04840 .scope module, "fcu" "fan_control" 3 16, 4 1 0, S_0x7fa7eff0fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "T";
    .port_info 1 /INPUT 1 "Cooler";
    .port_info 2 /OUTPUT 4 "CRS";
    .port_info 3 /OUTPUT 1 "OUT";
    .port_info 4 /INPUT 1 "clk";
v0x7fa7eff18200_0 .var "CRS", 3 0;
v0x7fa7eff2d3d0_0 .net "Cooler", 0 0, L_0x7fa7eff2edf0;  alias, 1 drivers
v0x7fa7eff2d470_0 .var "OUT", 0 0;
v0x7fa7eff2d520_0 .var "S1", 0 0;
v0x7fa7eff2d5c0_0 .var "S2", 0 0;
v0x7fa7eff2d6a0_0 .var "S3", 0 0;
v0x7fa7eff2d740_0 .net/s "T", 7 0, v0x7fa7eff2e9b0_0;  alias, 1 drivers
v0x7fa7eff2d7f0_0 .net "clk", 0 0, v0x7fa7eff2ea80_0;  alias, 1 drivers
E_0x7fa7eff10230/0 .event negedge, v0x7fa7eff2d3d0_0;
E_0x7fa7eff10230/1 .event posedge, v0x7fa7eff2d7f0_0;
E_0x7fa7eff10230 .event/or E_0x7fa7eff10230/0, E_0x7fa7eff10230/1;
E_0x7fa7eff0a950 .event edge, v0x7fa7eff2d520_0, v0x7fa7eff2d5c0_0, v0x7fa7eff2d6a0_0, v0x7fa7eff2d470_0;
S_0x7fa7eff2d910 .scope module, "pcu" "power_control" 3 15, 5 1 0, S_0x7fa7eff0fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "T";
    .port_info 1 /OUTPUT 1 "Heater";
    .port_info 2 /OUTPUT 1 "Cooler";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rstN";
L_0x7fa7eff2ed80 .functor BUFZ 1, v0x7fa7eff2de20_0, C4<0>, C4<0>, C4<0>;
L_0x7fa7eff2edf0 .functor BUFZ 1, v0x7fa7eff2dd80_0, C4<0>, C4<0>, C4<0>;
v0x7fa7eff2db80_0 .net "Cooler", 0 0, L_0x7fa7eff2edf0;  alias, 1 drivers
v0x7fa7eff2dc40_0 .net "Heater", 0 0, L_0x7fa7eff2ed80;  alias, 1 drivers
v0x7fa7eff2dcd0_0 .var "S1", 0 0;
v0x7fa7eff2dd80_0 .var "S2", 0 0;
v0x7fa7eff2de20_0 .var "S3", 0 0;
v0x7fa7eff2df00_0 .net/s "T", 7 0, v0x7fa7eff2e9b0_0;  alias, 1 drivers
v0x7fa7eff2dfa0_0 .net "clk", 0 0, v0x7fa7eff2ea80_0;  alias, 1 drivers
v0x7fa7eff2e050_0 .net "rstN", 0 0, v0x7fa7eff2eba0_0;  alias, 1 drivers
E_0x7fa7eff2db50/0 .event negedge, v0x7fa7eff2e050_0;
E_0x7fa7eff2db50/1 .event posedge, v0x7fa7eff2d7f0_0;
E_0x7fa7eff2db50 .event/or E_0x7fa7eff2db50/0, E_0x7fa7eff2db50/1;
    .scope S_0x7fa7eff2d910;
T_0 ;
    %wait E_0x7fa7eff2db50;
    %load/vec4 v0x7fa7eff2e050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2de20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa7eff2dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fa7eff2df00_0;
    %pad/s 32;
    %cmpi/s 15, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2dcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2de20_0, 0;
T_0.4 ;
    %load/vec4 v0x7fa7eff2df00_0;
    %pad/s 32;
    %cmpi/s 35, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2dcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2dd80_0, 0;
T_0.6 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa7eff2dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x7fa7eff2df00_0;
    %pad/s 32;
    %cmpi/s 25, 0, 32;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2dd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2dcd0_0, 0;
T_0.10 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fa7eff2de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x7fa7eff2df00_0;
    %pad/s 32;
    %cmpi/s 30, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2dcd0_0, 0;
T_0.14 ;
T_0.12 ;
T_0.9 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa7eff04840;
T_1 ;
    %wait E_0x7fa7eff0a950;
    %load/vec4 v0x7fa7eff2d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa7eff18200_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa7eff2d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa7eff18200_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa7eff2d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa7eff18200_0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fa7eff2d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa7eff18200_0, 0, 4;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa7eff04840;
T_2 ;
    %wait E_0x7fa7eff10230;
    %load/vec4 v0x7fa7eff2d3d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2d470_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa7eff2d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fa7eff2d740_0;
    %pad/s 32;
    %cmpi/s 25, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2d470_0, 0;
T_2.4 ;
    %load/vec4 v0x7fa7eff2d740_0;
    %pad/s 32;
    %cmpi/s 40, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2d5c0_0, 0;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fa7eff2d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x7fa7eff2d740_0;
    %pad/s 32;
    %cmpi/s 35, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2d520_0, 0;
T_2.10 ;
    %load/vec4 v0x7fa7eff2d740_0;
    %pad/s 32;
    %cmpi/s 45, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2d6a0_0, 0;
T_2.12 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fa7eff2d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x7fa7eff2d740_0;
    %pad/s 32;
    %cmpi/s 40, 0, 32;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2d5c0_0, 0;
T_2.16 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7fa7eff2d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0x7fa7eff2d740_0;
    %pad/s 32;
    %cmpi/s 35, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2d520_0, 0;
T_2.20 ;
T_2.18 ;
T_2.15 ;
T_2.9 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa7eff0fb10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2ea80_0, 0;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fa7eff2ea80_0;
    %inv;
    %assign/vec4 v0x7fa7eff2ea80_0, 0;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7fa7eff0fb10;
T_4 ;
    %vpi_call 2 17 "$dumpfile", "dcu_rand.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa7eff0fb10 {0 0 0};
    %vpi_func 2 19 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x7fa7eff2ec70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7eff2eba0_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa7eff2eba0_0, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fa7eff2eb10_0, 0, 7;
T_4.0 ;
    %load/vec4 v0x7fa7eff2eb10_0;
    %parti/s 1, 6, 4;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %vpi_func 2 23 "$random" 32, v0x7fa7eff2ec70_0 {0 0 0};
    %pushi/vec4 71, 0, 32;
    %mod/s;
    %subi 11, 0, 32;
    %pad/s 8;
    %store/vec4 v0x7fa7eff2e9b0_0, 0, 8;
    %delay 100, 0;
    %load/vec4 v0x7fa7eff2eb10_0;
    %addi 1, 0, 7;
    %store/vec4 v0x7fa7eff2eb10_0, 0, 7;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "digital_control_rand_tb.v";
    "digital_control.v";
    "fan_control.v";
    "power_control.v";
