VERILOG_SOURCES += $(SPINALROOT)/ClockDomainConfigTester.v
TOPLEVEL=ClockDomainConfigTester
MODULE=ClockDomainConfigTester

include ../common/Makefile.sim