#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 23 20:13:05 2025
# Process ID: 21951
# Current directory: /home/johncrespo/FPGA/project_1/project_1.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/johncrespo/FPGA/project_1/project_1.runs/synth_1/top.vds
# Journal file: /home/johncrespo/FPGA/project_1/project_1.runs/synth_1/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 995.361 MHz, CPU Physical cores: 4, Host memory: 7951 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1487.363 ; gain = 10.930 ; free physical = 753 ; free virtual = 5355
Command: read_checkpoint -auto_incremental -incremental /home/johncrespo/FPGA/project_1/project_1.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/johncrespo/FPGA/project_1/project_1.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22057
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2238.961 ; gain = 403.715 ; free physical = 183 ; free virtual = 4398
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'pc_plus_4' is used before its declaration [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:184]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/johncrespo/FPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-21951-fedora/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/johncrespo/FPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-21951-fedora/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'receiver' [/home/johncrespo/FPGA/RISC_V_SC/src/UART_RX/uart_rx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/UART_RX/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'buffer_filler' [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_filler' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/johncrespo/FPGA/RISC_V_SC/src/REG_FILE/regfile.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/REG_FILE/regfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Extend' [/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/Extend.v:1]
INFO: [Synth 8-226] default block is never used [/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/Extend.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Extend' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/Extend.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/johncrespo/FPGA/RISC_V_SC/src/ALU/ALU.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/ALU/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/johncrespo/FPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-21951-fedora/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/johncrespo/FPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-21951-fedora/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_0' [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:190]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/johncrespo/FPGA/RISC_V_SC/src/PC_COUNTER/pc_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/PC_COUNTER/pc_counter.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'pc' does not match port width (32) of module 'PC' [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:215]
INFO: [Synth 8-155] case statement is not full and has no default [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:234]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2344.930 ; gain = 509.684 ; free physical = 206 ; free virtual = 4168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.805 ; gain = 521.559 ; free physical = 200 ; free virtual = 4164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.805 ; gain = 521.559 ; free physical = 200 ; free virtual = 4164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2356.805 ; gain = 0.000 ; free physical = 179 ; free virtual = 4154
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/johncrespo/FPGA/project_1/project_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [/home/johncrespo/FPGA/project_1/project_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/home/johncrespo/FPGA/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'MEMORY'
Finished Parsing XDC File [/home/johncrespo/FPGA/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'MEMORY'
Parsing XDC File [/home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc]
CRITICAL WARNING: [Constraints 18-948] create_clock: can't define clock 'sys_clk_pin' with period '10' which is less than or equal to the delta '50' between waveform edges (0,50) [/home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'RxD_IBUF'. [/home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc:332]
Finished Parsing XDC File [/home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.586 ; gain = 0.000 ; free physical = 199 ; free virtual = 4092
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2499.621 ; gain = 0.000 ; free physical = 195 ; free virtual = 4092
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 176 ; free virtual = 4068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 176 ; free virtual = 4068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/johncrespo/FPGA/project_1/project_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/johncrespo/FPGA/project_1/project_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property MARK_DEBUG = true for buffer_ready. (constraint file  /home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc, line 333).
Applied set_property MARK_DEBUG = true for buffer_data[7]. (constraint file  /home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc, line 334).
Applied set_property MARK_DEBUG = true for RX_data[7]. (constraint file  /home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc, line 335).
Applied set_property MARK_DEBUG = true for valid_RX. (constraint file  /home/johncrespo/FPGA/RISC_V_SC/fpga/basys3_Master.xdc, line 343).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MEMORY. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 173 ; free virtual = 4067
---------------------------------------------------------------------------------
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'buffer_filler'. This will prevent further optimization [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instr_mem'. This will prevent further optimization [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RX'. This will prevent further optimization [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 199 ; free virtual = 4085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 292   
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 291   
	   7 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 267 ; free virtual = 4184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:18 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 243 ; free virtual = 4154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 211 ; free virtual = 4159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:04 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 188 ; free virtual = 4150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 184 ; free virtual = 4145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:15 ; elapsed = 00:03:22 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 184 ; free virtual = 4145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:18 ; elapsed = 00:03:24 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 187 ; free virtual = 4152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:18 ; elapsed = 00:03:25 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 187 ; free virtual = 4152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 187 ; free virtual = 4153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 187 ; free virtual = 4153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |CARRY4      |    28|
|4     |LUT1        |    10|
|5     |LUT2        |    52|
|6     |LUT3        |   110|
|7     |LUT4        |   180|
|8     |LUT5        |   162|
|9     |LUT6        |  3274|
|10    |MUXF7       |  1388|
|11    |MUXF8       |   544|
|12    |FDCE        |  9367|
|13    |FDRE        |    26|
|14    |IBUF        |    17|
|15    |OBUF        |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 187 ; free virtual = 4153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 2499.621 ; gain = 521.559 ; free physical = 186 ; free virtual = 4179
Synthesis Optimization Complete : Time (s): cpu = 00:03:19 ; elapsed = 00:03:25 . Memory (MB): peak = 2499.621 ; gain = 664.375 ; free physical = 188 ; free virtual = 4180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2499.621 ; gain = 0.000 ; free physical = 507 ; free virtual = 4427
INFO: [Netlist 29-17] Analyzing 1960 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'instr_mem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2499.621 ; gain = 0.000 ; free physical = 469 ; free virtual = 4404
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 55e9ae83
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:49 ; elapsed = 00:03:45 . Memory (MB): peak = 2499.621 ; gain = 993.445 ; free physical = 438 ; free virtual = 4390
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2031.278; main = 1742.212; forked = 420.244
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4082.887; main = 2499.590; forked = 1615.312
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2523.598 ; gain = 0.000 ; free physical = 436 ; free virtual = 4389
INFO: [Common 17-1381] The checkpoint '/home/johncrespo/FPGA/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 20:17:33 2025...
