From e31aec5414b5a7035d91a9444ca209ac2045f23a Mon Sep 17 00:00:00 2001
From: Sugar Zhang <sugar.zhang@rock-chips.com>
Date: Sun, 8 Apr 2018 11:24:44 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3308: add reset property for
 i2s_8ch_0~3

Change-Id: Ib70a5e31f224916c90f6d51a328164b8995661c7
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3308.dtsi | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3308.dtsi b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
index 6c2cb090658a..0ac6a256a76c 100644
--- a/arch/arm64/boot/dts/rockchip/rk3308.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
@@ -650,6 +650,9 @@
 		clock-names = "mclk_tx", "mclk_rx", "hclk";
 		dmas = <&dmac1 0>, <&dmac1 1>;
 		dma-names = "tx", "rx";
+		resets = <&cru SRST_I2S0_8CH_TX_M>, <&cru SRST_I2S0_8CH_RX_M>;
+		reset-names = "tx-m", "rx-m";
+		rockchip,cru = <&cru>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&i2s_8ch_0_sclktx
 			     &i2s_8ch_0_sclkrx
@@ -675,6 +678,9 @@
 		clock-names = "mclk_tx", "mclk_rx", "hclk";
 		dmas = <&dmac1 2>, <&dmac1 3>;
 		dma-names = "tx", "rx";
+		resets = <&cru SRST_I2S1_8CH_TX_M>, <&cru SRST_I2S1_8CH_RX_M>;
+		reset-names = "tx-m", "rx-m";
+		rockchip,cru = <&cru>;
 		status = "disabled";
 	};
 
@@ -686,6 +692,9 @@
 		clock-names = "mclk_tx", "mclk_rx", "hclk";
 		dmas = <&dmac1 4>, <&dmac1 5>;
 		dma-names = "tx", "rx";
+		resets = <&cru SRST_I2S2_8CH_TX_M>, <&cru SRST_I2S2_8CH_RX_M>;
+		reset-names = "tx-m", "rx-m";
+		rockchip,cru = <&cru>;
 		status = "disabled";
 	};
 
@@ -697,6 +706,9 @@
 		clock-names = "mclk_tx", "mclk_rx", "hclk";
 		dmas = <&dmac1 7>;
 		dma-names = "rx";
+		resets = <&cru SRST_I2S3_8CH_TX_M>, <&cru SRST_I2S3_8CH_RX_M>;
+		reset-names = "tx-m", "rx-m";
+		rockchip,cru = <&cru>;
 		status = "disabled";
 	};
 
-- 
2.35.3

