###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:23:09 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.562
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.403
- Arrival Time                 23.771
= Slack Time                   25.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   25.632 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   25.632 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   26.099 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   26.103 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   26.632 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   26.635 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   28.179 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   28.180 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   28.868 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   28.869 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   29.534 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   29.534 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   30.209 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   30.210 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   31.252 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   31.252 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   32.124 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   32.125 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   33.008 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   33.008 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   33.898 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   33.899 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   34.821 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   34.822 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   35.753 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   35.753 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   36.642 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   36.642 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   37.580 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   37.581 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   38.491 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   38.492 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   39.612 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   39.613 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   40.491 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   40.491 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   41.350 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   41.350 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   42.193 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   42.194 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   43.030 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   43.031 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.234 |   43.866 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.235 |   43.867 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.091 |   44.723 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.092 |   44.723 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  19.933 |   45.565 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.934 |   45.566 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.837 |  20.771 |   46.403 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.772 |   46.403 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.598 |   47.229 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.598 |   47.229 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  22.430 |   48.062 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.431 |   48.062 | 
     | add_123_40/g517/CO                  |   v   | add_123_40/n_40                  | FA_5VX1    | 0.736 |  23.167 |   48.799 | 
     | add_123_40/g516/A                   |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  23.167 |   48.799 | 
     | add_123_40/g516/Q                   |   v   | Out[21]                          | EO3_5VX1   | 0.604 |  23.771 |   49.403 | 
     | Delay2_reg_reg[0][21]/D             |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  23.771 |   49.403 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -25.632 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -25.632 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -25.183 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -25.180 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -24.671 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -24.667 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                 23.566
= Slack Time                   25.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   25.973 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   25.974 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   26.441 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   26.444 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   26.973 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   26.977 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   28.520 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   28.521 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   29.209 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   29.210 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   29.876 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   29.876 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   30.551 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   30.551 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   31.593 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   31.594 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   32.466 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   32.466 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   33.349 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   33.350 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   34.239 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   34.240 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   35.163 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   35.163 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   36.094 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   36.095 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   36.983 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   36.984 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   37.922 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   37.923 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   38.832 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   38.833 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   39.953 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   39.954 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   40.832 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   40.833 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   41.692 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   41.692 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   42.535 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   42.535 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   43.372 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   43.372 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.234 |   44.208 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.235 |   44.208 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.091 |   45.064 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.092 |   45.065 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  19.933 |   45.907 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.934 |   45.907 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.837 |  20.771 |   46.744 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.772 |   46.745 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.598 |   47.571 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.598 |   47.571 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  22.430 |   48.403 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.431 |   48.404 | 
     | add_123_40/g517/S                   |   ^   | Out[20]                          | FA_5VX1    | 1.135 |  23.566 |   49.539 | 
     | Delay2_reg_reg[0][20]/D             |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  23.566 |   49.539 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -25.973 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -25.973 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -25.524 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -25.521 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -25.012 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -25.008 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.541
- Arrival Time                 22.722
= Slack Time                   26.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   26.819 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   26.820 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   27.287 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   27.290 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   27.819 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   27.823 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   29.366 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   29.367 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   30.055 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   30.056 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   30.722 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   30.722 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   31.397 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   31.397 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   32.439 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   32.440 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   33.312 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   33.312 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   34.195 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   34.196 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   35.086 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   35.086 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   36.009 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   36.009 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   36.940 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   36.941 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   37.830 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   37.830 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   38.768 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   38.769 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   39.679 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   39.679 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   40.799 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   40.801 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   41.678 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   41.679 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   42.538 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   42.538 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   43.381 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   43.381 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   44.218 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   44.218 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.234 |   45.054 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.235 |   45.054 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.091 |   45.910 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.092 |   45.911 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  19.933 |   46.753 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.934 |   46.753 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.837 |  20.771 |   47.590 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.772 |   47.591 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.598 |   48.417 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.598 |   48.417 | 
     | add_123_40/g518/S                   |   ^   | Out[19]                          | FA_5VX1    | 1.124 |  22.722 |   49.541 | 
     | Delay2_reg_reg[0][19]/D             |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  22.722 |   49.541 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -26.819 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -26.819 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -26.370 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -26.368 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -25.859 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -25.854 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                 21.935
= Slack Time                   27.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   27.604 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   27.604 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   28.071 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   28.075 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   28.604 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   28.607 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   30.150 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   30.152 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   30.840 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   30.841 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   31.506 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   31.506 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   32.181 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   32.182 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   33.224 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   33.224 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   34.096 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   34.097 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   34.980 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   34.980 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   35.870 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   35.870 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   36.793 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   36.794 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   37.725 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   37.725 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   38.614 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   38.614 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   39.552 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   39.553 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   40.463 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   40.463 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   41.583 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   41.585 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   42.463 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   42.463 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   43.322 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   43.322 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   44.165 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   44.166 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   45.002 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   45.003 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.234 |   45.838 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.235 |   45.839 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.091 |   46.695 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.092 |   46.695 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  19.933 |   47.537 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.934 |   47.538 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.837 |  20.771 |   48.375 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.772 |   48.375 | 
     | add_123_40/g519/S                   |   ^   | Out[18]                          | FA_5VX1    | 1.163 |  21.935 |   49.539 | 
     | Delay2_reg_reg[0][18]/D             |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  21.935 |   49.539 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -27.604 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -27.604 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -27.155 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -27.152 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -26.643 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -26.639 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.544
- Arrival Time                 21.035
= Slack Time                   28.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.509 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   28.509 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   28.976 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   28.980 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   29.509 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.003 |   29.513 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   31.056 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   31.057 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   31.745 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   31.746 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.902 |   32.412 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.902 |   32.412 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.577 |   33.087 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   33.087 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   34.129 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   34.129 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.492 |   35.002 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   35.002 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   35.885 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   35.885 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   36.775 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   36.776 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   37.698 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   37.699 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   38.630 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   38.631 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   39.519 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   39.520 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   40.457 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   40.458 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   41.368 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   41.369 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   42.489 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   42.490 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   43.368 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   43.368 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   44.228 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   44.228 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   45.071 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   45.071 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   45.908 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   45.908 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.234 |   46.743 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.235 |   46.744 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.091 |   47.600 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.092 |   47.601 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  19.933 |   48.442 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  19.934 |   48.443 | 
     | add_123_40/g520/S                   |   ^   | Out[17]                          | FA_5VX1    | 1.101 |  21.035 |   49.544 | 
     | Delay2_reg_reg[0][17]/D             |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  21.035 |   49.544 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -28.509 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -28.509 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -28.060 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -28.057 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -27.548 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -27.545 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 20.208
= Slack Time                   29.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   29.335 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   29.335 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   29.802 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   29.805 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   30.334 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.003 |   30.338 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   31.881 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   31.883 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   32.570 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   32.571 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.902 |   33.237 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.902 |   33.237 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.577 |   33.912 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   33.912 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   34.954 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   34.955 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.492 |   35.827 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   35.827 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   36.710 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   36.711 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   37.601 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   37.601 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   38.524 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   38.524 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   39.455 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   39.456 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   40.345 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   40.345 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   41.283 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   41.284 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   42.194 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   42.194 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   43.314 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   43.316 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   44.193 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   44.194 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   45.053 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   45.053 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   45.896 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   45.896 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   46.733 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   46.733 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.234 |   47.569 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.235 |   47.569 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.091 |   48.426 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.092 |   48.426 | 
     | add_123_40/g521/S                   |   ^   | Out[16]                          | FA_5VX1    | 1.116 |  20.208 |   49.542 | 
     | Delay2_reg_reg[0][16]/D             |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  20.208 |   49.542 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -29.334 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -29.335 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -28.885 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -28.883 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -28.374 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.964 |  -28.371 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 19.339
= Slack Time                   30.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   30.203 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   30.203 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   30.670 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   30.673 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   31.202 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   31.206 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   32.749 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   32.751 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   33.438 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   33.439 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   34.105 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   34.105 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   34.780 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   34.780 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   35.822 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   35.823 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   36.695 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   36.695 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   37.578 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   37.579 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   38.469 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   38.469 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   39.392 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   39.392 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   40.323 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   40.324 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   41.213 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   41.213 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   42.151 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   42.152 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   43.062 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   43.062 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   44.182 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   44.184 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   45.062 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   45.062 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   45.921 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   45.921 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   46.764 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   46.765 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   47.601 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   47.602 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.234 |   48.437 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.235 |   48.437 | 
     | add_123_40/g522/S                   |   ^   | Out[15]                          | FA_5VX1    | 1.104 |  19.339 |   49.541 | 
     | Delay2_reg_reg[0][15]/D             |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  19.339 |   49.542 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -30.202 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -30.203 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -29.753 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -29.751 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -29.242 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.962 |  -29.240 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.962
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 18.500
= Slack Time                   31.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.042 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   31.042 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   31.510 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   31.513 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   32.042 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   32.046 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   33.589 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   33.590 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   34.278 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   34.279 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   34.945 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   34.945 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.577 |   35.620 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   35.620 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   36.662 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   36.663 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   37.535 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   37.535 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   38.418 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   38.418 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   39.308 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   39.309 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   40.231 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   40.232 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   41.163 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   41.164 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   42.052 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   42.053 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   42.991 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   42.992 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   43.901 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   43.902 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   45.022 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   45.023 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   45.901 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   45.902 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   46.761 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   46.761 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   47.604 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   47.604 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.399 |   48.441 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.399 |   48.441 | 
     | add_123_40/g523/S                   |   ^   | Out[14]                          | FA_5VX1    | 1.100 |  18.500 |   49.542 | 
     | Delay2_reg_reg[0][14]/D             |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  18.500 |   49.542 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -31.042 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -31.042 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -30.593 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -30.591 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -30.082 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.962 |  -30.080 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 17.668
= Slack Time                   31.873
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.873 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   31.874 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   32.341 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   32.344 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   32.873 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   32.877 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   34.420 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   34.421 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   35.109 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   35.110 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   35.776 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   35.776 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   36.451 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   36.451 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   37.493 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   37.494 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   38.366 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   38.366 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   39.249 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   39.250 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   40.140 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   40.140 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   41.063 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   41.063 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   41.994 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   41.995 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   42.884 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   42.884 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   43.822 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   43.823 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   44.733 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   44.733 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   45.853 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   45.855 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   46.732 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   46.733 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   47.592 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   47.592 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.562 |   48.435 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.562 |   48.435 | 
     | add_123_40/g524/S                   |   ^   | Out[13]                          | FA_5VX1    | 1.106 |  17.668 |   49.542 | 
     | Delay2_reg_reg[0][13]/D             |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  17.668 |   49.542 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -31.873 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -31.873 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -31.424 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -31.422 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -30.913 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -30.910 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 16.838
= Slack Time                   32.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   32.703 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   32.704 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   33.171 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   33.174 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   33.703 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   33.707 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   35.250 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   35.251 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   35.939 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   35.940 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   36.606 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   36.606 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   37.281 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   37.281 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   38.323 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   38.324 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   39.196 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   39.196 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   40.079 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   40.080 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   40.969 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   40.970 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   41.893 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   41.893 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   42.824 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   42.825 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   43.714 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   43.714 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   44.652 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   44.653 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   45.562 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   45.563 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   46.683 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   46.684 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   47.562 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   47.563 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.719 |   48.422 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.719 |   48.422 | 
     | add_123_40/g525/S                   |   ^   | Out[12]                          | FA_5VX1    | 1.120 |  16.838 |   49.542 | 
     | Delay2_reg_reg[0][12]/D             |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  16.838 |   49.542 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -32.703 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -32.703 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -32.254 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -32.252 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -31.743 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -31.740 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 15.966
= Slack Time                   33.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   33.576 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   33.576 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   34.043 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   34.047 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   34.576 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   34.579 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   36.122 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   36.124 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   36.812 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   36.813 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   37.478 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   37.478 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   38.153 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   38.154 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   39.196 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   39.196 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   40.068 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   40.069 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   40.952 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   40.952 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   41.842 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   41.842 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   42.765 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   42.766 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   43.697 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   43.697 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   44.586 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   44.586 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   45.524 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   45.525 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   46.435 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   46.435 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   47.555 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   47.557 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.859 |   48.435 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.859 |   48.435 | 
     | add_123_40/g526/S                   |   ^   | Out[11]                          | FA_5VX1    | 1.106 |  15.966 |   49.541 | 
     | Delay2_reg_reg[0][11]/D             |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  15.966 |   49.542 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -33.576 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -33.576 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -33.127 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -33.124 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -32.616 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -32.613 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.535
- Arrival Time                 15.192
= Slack Time                   34.343
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   34.343 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   34.343 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   34.810 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   34.814 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   35.343 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   35.346 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   36.890 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   36.891 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   37.579 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   37.580 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   38.245 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   38.245 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   38.920 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   38.921 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   39.963 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   39.963 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   40.835 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   40.836 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   41.719 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   41.719 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   42.609 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   42.610 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   43.532 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   43.533 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   44.464 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   44.465 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   45.353 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   45.354 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   46.291 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   46.292 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   47.202 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   47.203 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  13.980 |   48.323 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  13.981 |   48.324 | 
     | add_123_40/g527/S                   |   ^   | Out[10]                          | FA_5VX1    | 1.211 |  15.192 |   49.535 | 
     | Delay2_reg_reg[0][10]/D             |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  15.192 |   49.535 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -34.343 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -34.343 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -33.894 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -33.891 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -33.383 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -33.380 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.448
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.525
- Arrival Time                 14.213
= Slack Time                   35.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.313 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   35.313 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   35.780 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   35.784 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   36.313 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   36.316 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   37.860 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   37.861 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   38.549 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   38.550 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   39.215 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   39.215 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   39.890 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   39.891 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   40.933 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   40.933 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   41.805 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   41.806 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   42.689 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   42.689 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   43.579 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   43.580 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   44.502 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   44.503 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   45.434 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   45.435 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   46.323 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   46.324 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   47.261 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   47.262 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.859 |   48.172 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.860 |   48.173 | 
     | add_123_40/g528/S                   |   ^   | Out[9]                           | FA_5VX1    | 1.352 |  14.212 |   49.525 | 
     | Delay2_reg_reg[0][9]/D              |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  14.213 |   49.525 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -35.313 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -35.313 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -34.864 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -34.861 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -34.344 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.973 |  -34.340 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.516
- Arrival Time                 13.272
= Slack Time                   36.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   36.244 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   36.244 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   36.711 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   36.714 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   37.243 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   37.247 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   38.790 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   38.792 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   39.479 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   39.480 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   40.146 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   40.146 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   40.821 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   40.821 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   41.863 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   41.864 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   42.736 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   42.736 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   43.619 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   43.620 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   44.510 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   44.510 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   45.433 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   45.433 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   46.364 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   46.365 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   47.254 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   47.254 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  11.948 |   48.192 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  11.949 |   48.193 | 
     | add_123_40/g529/S                   |   ^   | Out[8]                           | FA_5VX1    | 1.322 |  13.272 |   49.515 | 
     | Delay2_reg_reg[0][8]/D              |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.000 |  13.272 |   49.516 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -36.243 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -36.243 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -35.794 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -35.791 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -35.287 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -35.286 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.430
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.527
- Arrival Time                 12.241
= Slack Time                   37.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   37.287 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   37.287 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   37.754 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   37.757 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   38.286 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   38.290 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   39.833 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   39.835 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   40.522 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   40.523 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   41.189 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   41.189 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   41.864 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   41.864 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   42.906 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   42.907 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   43.779 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   43.779 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   44.662 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   44.663 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   45.553 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   45.553 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   46.476 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   46.476 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   47.407 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   47.408 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.010 |   48.297 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.011 |   48.297 | 
     | add_123_40/g530/S                   |   ^   | Out[7]                           | FA_5VX1    | 1.230 |  12.241 |   49.527 | 
     | Delay2_reg_reg[0][7]/D              |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |  12.241 |   49.527 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -37.286 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -37.286 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -36.837 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -36.834 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -36.330 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -36.329 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.431
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.527
- Arrival Time                 11.343
= Slack Time                   38.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   38.184 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   38.185 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   38.652 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   38.655 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   39.184 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   39.188 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   40.731 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   40.732 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   41.420 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   41.421 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   42.087 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   42.087 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.577 |   42.762 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   42.762 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   43.804 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   43.805 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   44.677 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   44.677 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   45.560 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   45.561 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   46.451 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   46.451 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   47.374 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   47.374 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.121 |   48.305 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.122 |   48.306 | 
     | add_123_40/g531/S                   |   ^   | Out[6]                           | FA_5VX1    | 1.221 |  11.342 |   49.527 | 
     | Delay2_reg_reg[0][6]/D              |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |  11.343 |   49.527 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -38.184 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -38.184 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -37.735 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -37.732 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -37.228 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -37.227 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.534
- Arrival Time                 10.374
= Slack Time                   39.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.160 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   39.160 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   39.627 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   39.631 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   40.160 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.004 |   40.163 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   41.707 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   41.708 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   42.396 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   42.397 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.903 |   43.062 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.903 |   43.062 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.578 |   43.737 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   43.738 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.042 |   5.620 |   44.780 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.620 |   44.780 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.872 |   6.493 |   45.652 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   6.493 |   45.653 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.883 |   7.376 |   46.536 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   7.376 |   46.536 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.890 |   8.266 |   47.426 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.267 |   47.427 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.189 |   48.349 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.190 |   48.350 | 
     | add_123_40/g532/S                   |   ^   | Out[5]                           | FA_5VX1    | 1.184 |  10.374 |   49.534 | 
     | Delay2_reg_reg[0][5]/D              |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |  10.374 |   49.534 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -39.160 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -39.160 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -38.711 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -38.707 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -38.203 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -38.202 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.534
- Arrival Time                  9.434
= Slack Time                   40.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.100 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   40.101 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   40.568 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   40.571 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   41.100 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.003 |   41.104 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   42.647 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   42.648 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   43.336 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.237 |   43.337 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.728 |   3.965 |   44.065 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   3.965 |   44.065 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.412 |   44.512 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.412 |   44.513 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.907 |   5.320 |   45.420 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.320 |   45.420 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.199 |   46.299 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.199 |   46.299 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.032 |   47.132 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.032 |   47.132 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.221 |   8.253 |   48.353 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   8.254 |   48.354 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.180 |   9.433 |   49.534 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   9.434 |   49.534 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -40.100 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -40.100 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -39.651 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -39.648 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -39.144 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -39.143 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.534
- Arrival Time                  8.604
= Slack Time                   40.930
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.930 | 
     | clk__L1_I0/A                       |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   40.930 | 
     | clk__L1_I0/Q                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   41.397 | 
     | clk__L2_I1/A                       |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   41.401 | 
     | clk__L2_I1/Q                       |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   41.930 | 
     | Delay_out1_reg[0]/C                |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.003 |   41.933 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   43.476 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   43.478 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   44.165 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.001 |   3.237 |   44.166 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.728 |   3.965 |   44.894 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   3.965 |   44.894 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.447 |   4.412 |   45.342 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.412 |   45.342 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.907 |   5.319 |   46.249 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.320 |   46.250 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.199 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.199 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.217 |   7.415 |   48.345 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.416 |   48.345 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.189 |   8.604 |   49.534 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   8.604 |   49.534 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -40.930 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -40.930 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -40.481 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -40.477 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -39.973 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -39.972 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.552
- Arrival Time                  8.463
= Slack Time                   41.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   41.089 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   41.090 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   41.557 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   41.560 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   42.089 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.003 |   42.093 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   43.636 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   43.637 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   44.325 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   44.326 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.902 |   44.992 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.902 |   44.992 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.577 |   45.667 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   45.667 | 
     | csa_tree_add_110_31_groupi/g505/S   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.265 |   5.843 |   46.932 | 
     | add_123_40/g536/A                   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.843 |   46.932 | 
     | add_123_40/g536/S                   |   ^   | Out[1]                           | FA_5VX1    | 1.187 |   7.030 |   48.119 | 
     | FE_PHC44_Out_1_/A                   |   ^   | Out[1]                           | DLY1_5VX1  | 0.000 |   7.030 |   48.120 | 
     | FE_PHC44_Out_1_/Q                   |   ^   | FE_PHN44_Out_1_                  | DLY1_5VX1  | 1.432 |   8.462 |   49.552 | 
     | Delay2_reg_reg[0][1]/D              |   ^   | FE_PHN44_Out_1_                  | DFRRQ_5VX1 | 0.000 |   8.463 |   49.552 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -41.089 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -41.089 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -40.640 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -40.638 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -40.120 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.973 |  -40.116 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                  7.735
= Slack Time                   41.802
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   41.802 | 
     | clk__L1_I0/A                        |   ^   | clk                              | IN_5VX16   | 0.000 |   0.000 |   41.802 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.467 |   0.467 |   42.269 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0                       | IN_5VX16   | 0.004 |   0.471 |   42.273 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1                       | IN_5VX16   | 0.529 |   1.000 |   42.802 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk__L2_N1                       | DFRRQ_5VX1 | 0.004 |   1.003 |   42.805 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.543 |   2.547 |   44.349 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.001 |   2.548 |   44.350 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.688 |   3.236 |   45.038 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.001 |   3.237 |   45.039 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.666 |   3.902 |   45.704 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   3.902 |   45.704 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.675 |   4.577 |   46.379 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   4.578 |   46.380 | 
     | csa_tree_add_110_31_groupi/g505/CO  |   ^   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.762 |   5.340 |   47.142 | 
     | csa_tree_add_110_31_groupi/g504/A   |   ^   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.341 |   47.143 | 
     | csa_tree_add_110_31_groupi/g504/S   |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.236 |   6.577 |   48.379 | 
     | add_123_40/g535/B                   |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.001 |   6.577 |   48.379 | 
     | add_123_40/g535/S                   |   ^   | Out[2]                           | FA_5VX1    | 1.157 |   7.735 |   49.537 | 
     | Delay2_reg_reg[0][2]/D              |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   7.735 |   49.537 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -41.802 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -41.802 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -41.353 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -41.349 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -40.846 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.958 |  -40.844 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.556
- Arrival Time                  6.088
= Slack Time                   43.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                            |            |       |   0.000 |   43.468 | 
     | clk__L1_I0/A                      |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   43.468 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   43.935 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.471 |   43.939 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                     | IN_5VX16   | 0.529 |   1.000 |   44.468 | 
     | Delay1_out1_reg[0]/C              |   ^   | clk__L2_N1                     | DFRRQ_5VX1 | 0.004 |   1.003 |   44.471 | 
     | Delay1_out1_reg[0]/Q              |   ^   | Delay1_out1[0]                 | DFRRQ_5VX1 | 1.628 |   2.631 |   46.099 | 
     | csa_tree_add_110_31_groupi/g5/A   |   ^   | Delay1_out1[0]                 | IN_5VX1    | 0.000 |   2.632 |   46.100 | 
     | csa_tree_add_110_31_groupi/g5/Q   |   v   | csa_tree_add_110_31_groupi/n_2 | IN_5VX1    | 0.511 |   3.143 |   46.611 | 
     | csa_tree_add_110_31_groupi/g506/A |   v   | csa_tree_add_110_31_groupi/n_2 | HA_5VX1    | 0.000 |   3.143 |   46.611 | 
     | csa_tree_add_110_31_groupi/g506/S |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.828 |   3.971 |   47.439 | 
     | add_123_40/g537/B                 |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   3.971 |   47.439 | 
     | add_123_40/g537/S                 |   ^   | Out[0]                         | HA_5VX1    | 0.732 |   4.703 |   48.171 | 
     | FE_PHC19_Out_0_/A                 |   ^   | Out[0]                         | DLY1_5VX1  | 0.000 |   4.703 |   48.171 | 
     | FE_PHC19_Out_0_/Q                 |   ^   | FE_PHN19_Out_0_                | DLY1_5VX1  | 1.385 |   6.088 |   49.556 | 
     | Delay2_reg_reg[0][0]/D            |   ^   | FE_PHN19_Out_0_                | DFRRQ_5VX1 | 0.000 |   6.088 |   49.556 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -43.468 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -43.468 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -43.019 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -43.016 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -42.499 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.973 |  -42.495 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.541
- Arrival Time                  3.873
= Slack Time                   45.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                          |       |                        |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |            |       |   0.000 |   45.668 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   45.668 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   | 0.467 |   0.467 |   46.135 | 
     | clk__L2_I4/A             |   v   | clk__L1_N0             | IN_5VX16   | 0.004 |   0.471 |   46.139 | 
     | clk__L2_I4/Q             |   ^   | clk__L2_N4             | IN_5VX16   | 0.529 |   1.000 |   46.668 | 
     | Delay_out1_reg[1]/C      |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   1.004 |   46.672 | 
     | Delay_out1_reg[1]/Q      |   ^   | Delay_out1[1]          | DFRRQ_5VX1 | 1.408 |   2.412 |   48.079 | 
     | FE_PHC49_Delay_out1_1_/A |   ^   | Delay_out1[1]          | DLY1_5VX1  | 0.001 |   2.413 |   48.080 | 
     | FE_PHC49_Delay_out1_1_/Q |   ^   | FE_PHN49_Delay_out1_1_ | DLY1_5VX1  | 1.460 |   3.873 |   49.541 | 
     | Delay1_out1_reg[1]/D     |   ^   | FE_PHN49_Delay_out1_1_ | DFRRQ_5VX1 | 0.000 |   3.873 |   49.541 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -45.668 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.668 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.218 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.216 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -44.707 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.964 |  -44.704 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.972
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.554
- Arrival Time                  3.878
= Slack Time                   45.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                          |       |                        |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |            |       |   0.000 |   45.676 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   45.677 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   | 0.467 |   0.467 |   46.144 | 
     | clk__L2_I2/A             |   v   | clk__L1_N0             | IN_5VX16   | 0.005 |   0.472 |   46.149 | 
     | clk__L2_I2/Q             |   ^   | clk__L2_N2             | IN_5VX16   | 0.535 |   1.007 |   46.684 | 
     | Delay_out1_reg[8]/C      |   ^   | clk__L2_N2             | DFRRQ_5VX1 | 0.006 |   1.013 |   46.689 | 
     | Delay_out1_reg[8]/Q      |   ^   | Delay_out1[8]          | DFRRQ_5VX1 | 1.452 |   2.465 |   48.141 | 
     | FE_PHC51_Delay_out1_8_/A |   ^   | Delay_out1[8]          | DLY1_5VX1  | 0.000 |   2.465 |   48.141 | 
     | FE_PHC51_Delay_out1_8_/Q |   ^   | FE_PHN51_Delay_out1_8_ | DLY1_5VX1  | 1.413 |   3.878 |   49.554 | 
     | Delay1_out1_reg[8]/D     |   ^   | FE_PHN51_Delay_out1_8_ | DFRRQ_5VX1 | 0.000 |   3.878 |   49.554 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -45.676 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.676 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.227 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.224 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -44.709 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.972 |  -44.705 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.971
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.551
- Arrival Time                  3.869
= Slack Time                   45.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.681 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.682 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.467 |   0.467 |   46.149 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.472 |   46.153 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.537 |   1.008 |   46.690 | 
     | Delay_out1_reg[16]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.004 |   1.013 |   46.694 | 
     | Delay_out1_reg[16]/Q      |   ^   | Delay_out1[16]          | DFRRQ_5VX1 | 1.417 |   2.430 |   48.111 | 
     | FE_PHC48_Delay_out1_16_/A |   ^   | Delay_out1[16]          | DLY1_5VX1  | 0.000 |   2.430 |   48.111 | 
     | FE_PHC48_Delay_out1_16_/Q |   ^   | FE_PHN48_Delay_out1_16_ | DLY1_5VX1  | 1.439 |   3.869 |   49.551 | 
     | Delay1_out1_reg[16]/D     |   ^   | FE_PHN48_Delay_out1_16_ | DFRRQ_5VX1 | 0.000 |   3.869 |   49.551 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.681 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.682 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.232 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.229 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -44.714 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.971 |  -44.710 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.971
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.553
- Arrival Time                  3.857
= Slack Time                   45.696
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                          |       |                        |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk                    |            |       |   0.000 |   45.696 | 
     | clk__L1_I0/A             |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   45.697 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0             | IN_5VX16   | 0.467 |   0.467 |   46.164 | 
     | clk__L2_I2/A             |   v   | clk__L1_N0             | IN_5VX16   | 0.005 |   0.472 |   46.169 | 
     | clk__L2_I2/Q             |   ^   | clk__L2_N2             | IN_5VX16   | 0.535 |   1.007 |   46.704 | 
     | Delay_out1_reg[9]/C      |   ^   | clk__L2_N2             | DFRRQ_5VX1 | 0.005 |   1.013 |   46.709 | 
     | Delay_out1_reg[9]/Q      |   ^   | Delay_out1[9]          | DFRRQ_5VX1 | 1.419 |   2.431 |   48.128 | 
     | FE_PHC50_Delay_out1_9_/A |   ^   | Delay_out1[9]          | DLY1_5VX1  | 0.000 |   2.432 |   48.128 | 
     | FE_PHC50_Delay_out1_9_/Q |   ^   | FE_PHN50_Delay_out1_9_ | DLY1_5VX1  | 1.425 |   3.857 |   49.553 | 
     | Delay1_out1_reg[9]/D     |   ^   | FE_PHN50_Delay_out1_9_ | DFRRQ_5VX1 | 0.000 |   3.857 |   49.553 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -45.696 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.697 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.247 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.244 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -44.729 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.971 |  -44.726 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.972
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.555
- Arrival Time                  3.772
= Slack Time                   45.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.783 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.783 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.467 |   0.467 |   46.250 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.472 |   46.255 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.537 |   1.008 |   46.791 | 
     | Delay_out1_reg[18]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.006 |   1.014 |   46.797 | 
     | Delay_out1_reg[18]/Q      |   ^   | Delay_out1[18]          | DFRRQ_5VX1 | 1.346 |   2.361 |   48.144 | 
     | FE_PHC46_Delay_out1_18_/A |   ^   | Delay_out1[18]          | DLY1_5VX1  | 0.000 |   2.361 |   48.144 | 
     | FE_PHC46_Delay_out1_18_/Q |   ^   | FE_PHN46_Delay_out1_18_ | DLY1_5VX1  | 1.411 |   3.772 |   49.554 | 
     | Delay1_out1_reg[18]/D     |   ^   | FE_PHN46_Delay_out1_18_ | DFRRQ_5VX1 | 0.000 |   3.772 |   49.555 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.783 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.783 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.334 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.331 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -44.815 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.972 |  -44.811 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.971
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.557
- Arrival Time                  3.749
= Slack Time                   45.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.807 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.808 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.467 |   0.467 |   46.275 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.472 |   46.279 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.537 |   1.008 |   46.816 | 
     | Delay_out1_reg[17]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.005 |   1.014 |   46.821 | 
     | Delay_out1_reg[17]/Q      |   ^   | Delay_out1[17]          | DFRRQ_5VX1 | 1.351 |   2.365 |   48.172 | 
     | FE_PHC47_Delay_out1_17_/A |   ^   | Delay_out1[17]          | DLY1_5VX1  | 0.001 |   2.365 |   48.173 | 
     | FE_PHC47_Delay_out1_17_/Q |   ^   | FE_PHN47_Delay_out1_17_ | DLY1_5VX1  | 1.384 |   3.749 |   49.556 | 
     | Delay1_out1_reg[17]/D     |   ^   | FE_PHN47_Delay_out1_17_ | DFRRQ_5VX1 | 0.000 |   3.749 |   49.557 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.807 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.807 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.358 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.355 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -44.840 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.971 |  -44.836 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.972
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.552
- Arrival Time                  3.736
= Slack Time                   45.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   45.816 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   45.817 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.467 |   0.467 |   46.284 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.472 |   46.288 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.537 |   1.008 |   46.825 | 
     | Delay_out1_reg[19]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.006 |   1.014 |   46.831 | 
     | Delay_out1_reg[19]/Q      |   ^   | Delay_out1[19]          | DFRRQ_5VX1 | 1.296 |   2.310 |   48.126 | 
     | FE_PHC45_Delay_out1_19_/A |   ^   | Delay_out1[19]          | DLY1_5VX1  | 0.000 |   2.311 |   48.127 | 
     | FE_PHC45_Delay_out1_19_/Q |   ^   | FE_PHN45_Delay_out1_19_ | DLY1_5VX1  | 1.425 |   3.736 |   49.552 | 
     | Delay1_out1_reg[19]/D     |   ^   | FE_PHN45_Delay_out1_19_ | DFRRQ_5VX1 | 0.000 |   3.736 |   49.552 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -45.816 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.816 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.367 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.364 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -44.849 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.972 |  -44.844 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.534
- Arrival Time                  3.643
= Slack Time                   45.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   45.890 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   45.891 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.358 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.471 |   46.361 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   | 0.538 |   1.009 |   46.899 | 
     | Delay2_reg_reg[0][0]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 | 0.005 |   1.014 |   46.905 | 
     | Delay2_reg_reg[0][0]/Q           |   ^   | Delay2_reg_next[1][0]          | DFRRQ_5VX1 | 1.175 |   2.189 |   48.080 | 
     | FE_PHC41_Delay2_reg_next_1__0_/A |   ^   | Delay2_reg_next[1][0]          | DLY1_5VX1  | 0.000 |   2.190 |   48.080 | 
     | FE_PHC41_Delay2_reg_next_1__0_/Q |   ^   | FE_PHN41_Delay2_reg_next_1__0_ | DLY1_5VX1  | 1.453 |   3.643 |   49.534 | 
     | Delay2_reg_reg[1][0]/D           |   ^   | FE_PHN41_Delay2_reg_next_1__0_ | DFRRQ_5VX1 | 0.000 |   3.643 |   49.534 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -45.890 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.891 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.441 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.438 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -44.934 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.958 |  -44.932 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.536
- Arrival Time                  3.641
= Slack Time                   45.895
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   45.895 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   45.895 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.362 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.471 |   46.366 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   | 0.538 |   1.009 |   46.904 | 
     | Delay2_reg_reg[0][1]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 | 0.005 |   1.014 |   46.909 | 
     | Delay2_reg_reg[0][1]/Q           |   ^   | Delay2_reg_next[1][1]          | DFRRQ_5VX1 | 1.193 |   2.207 |   48.102 | 
     | FE_PHC40_Delay2_reg_next_1__1_/A |   ^   | Delay2_reg_next[1][1]          | DLY1_5VX1  | 0.000 |   2.207 |   48.102 | 
     | FE_PHC40_Delay2_reg_next_1__1_/Q |   ^   | FE_PHN40_Delay2_reg_next_1__1_ | DLY1_5VX1  | 1.434 |   3.641 |   49.535 | 
     | Delay2_reg_reg[1][1]/D           |   ^   | FE_PHN40_Delay2_reg_next_1__1_ | DFRRQ_5VX1 | 0.000 |   3.641 |   49.536 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -45.895 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.895 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.446 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.442 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -44.938 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.958 |  -44.937 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.419
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.545
- Arrival Time                  3.574
= Slack Time                   45.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   45.971 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   45.971 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.438 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.442 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.529 |   1.000 |   46.971 | 
     | Delay2_reg_reg[0][16]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.004 |   1.005 |   46.976 | 
     | Delay2_reg_reg[0][16]/Q           |   ^   | Delay2_reg_next[1][16]          | DFRRQ_5VX1 | 1.166 |   2.171 |   48.142 | 
     | FE_PHC43_Delay2_reg_next_1__16_/A |   ^   | Delay2_reg_next[1][16]          | DLY1_5VX1  | 0.000 |   2.172 |   48.142 | 
     | FE_PHC43_Delay2_reg_next_1__16_/Q |   ^   | FE_PHN43_Delay2_reg_next_1__16_ | DLY1_5VX1  | 1.403 |   3.574 |   49.545 | 
     | Delay2_reg_reg[1][16]/D           |   ^   | FE_PHN43_Delay2_reg_next_1__16_ | DFRRQ_5VX1 | 0.000 |   3.574 |   49.545 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -45.971 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.971 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.522 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.519 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -45.010 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.964 |  -45.007 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                  3.554
= Slack Time                   45.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   45.988 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   45.988 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.455 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.459 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.529 |   1.000 |   46.988 | 
     | Delay2_reg_reg[0][13]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   1.004 |   46.992 | 
     | Delay2_reg_reg[0][13]/Q           |   ^   | Delay2_reg_next[1][13]          | DFRRQ_5VX1 | 1.136 |   2.139 |   48.127 | 
     | FE_PHC34_Delay2_reg_next_1__13_/A |   ^   | Delay2_reg_next[1][13]          | DLY1_5VX1  | 0.000 |   2.139 |   48.127 | 
     | FE_PHC34_Delay2_reg_next_1__13_/Q |   ^   | FE_PHN34_Delay2_reg_next_1__13_ | DLY1_5VX1  | 1.414 |   3.554 |   49.542 | 
     | Delay2_reg_reg[1][13]/D           |   ^   | FE_PHN34_Delay2_reg_next_1__13_ | DFRRQ_5VX1 | 0.000 |   3.554 |   49.542 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -45.988 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -45.988 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.539 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -45.536 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -45.028 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -45.025 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.962
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                  3.516
= Slack Time                   46.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.027 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.027 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.494 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.498 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.529 |   1.000 |   47.027 | 
     | Delay2_reg_reg[0][14]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.003 |   1.003 |   47.030 | 
     | Delay2_reg_reg[0][14]/Q           |   ^   | Delay2_reg_next[1][14]          | DFRRQ_5VX1 | 1.108 |   2.111 |   48.137 | 
     | FE_PHC31_Delay2_reg_next_1__14_/A |   ^   | Delay2_reg_next[1][14]          | DLY1_5VX1  | 0.000 |   2.111 |   48.138 | 
     | FE_PHC31_Delay2_reg_next_1__14_/Q |   ^   | FE_PHN31_Delay2_reg_next_1__14_ | DLY1_5VX1  | 1.405 |   3.516 |   49.542 | 
     | Delay2_reg_reg[1][14]/D           |   ^   | FE_PHN31_Delay2_reg_next_1__14_ | DFRRQ_5VX1 | 0.000 |   3.516 |   49.542 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.027 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.027 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.577 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -45.575 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -45.067 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.962 |  -45.064 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.550
- Arrival Time                  3.519
= Slack Time                   46.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.031 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.031 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.498 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.502 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.529 |   1.000 |   47.031 | 
     | Delay2_reg_reg[0][18]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.006 |   1.006 |   47.037 | 
     | Delay2_reg_reg[0][18]/Q           |   ^   | Delay2_reg_next[1][18]          | DFRRQ_5VX1 | 1.146 |   2.152 |   48.183 | 
     | FE_PHC32_Delay2_reg_next_1__18_/A |   ^   | Delay2_reg_next[1][18]          | DLY1_5VX1  | 0.000 |   2.152 |   48.183 | 
     | FE_PHC32_Delay2_reg_next_1__18_/Q |   ^   | FE_PHN32_Delay2_reg_next_1__18_ | DLY1_5VX1  | 1.367 |   3.519 |   49.550 | 
     | Delay2_reg_reg[1][18]/D           |   ^   | FE_PHN32_Delay2_reg_next_1__18_ | DFRRQ_5VX1 | 0.000 |   3.519 |   49.550 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.031 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.031 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.582 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.579 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -45.070 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -45.066 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.541
- Arrival Time                  3.505
= Slack Time                   46.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.036 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.036 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.503 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.472 |   46.508 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.526 |   0.998 |   47.034 | 
     | Delay2_reg_reg[0][6]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   1.000 |   47.036 | 
     | Delay2_reg_reg[0][6]/Q           |   ^   | Delay2_reg_next[1][6]          | DFRRQ_5VX1 | 1.121 |   2.121 |   48.157 | 
     | FE_PHC26_Delay2_reg_next_1__6_/A |   ^   | Delay2_reg_next[1][6]          | DLY1_5VX1  | 0.000 |   2.121 |   48.157 | 
     | FE_PHC26_Delay2_reg_next_1__6_/Q |   ^   | FE_PHN26_Delay2_reg_next_1__6_ | DLY1_5VX1  | 1.383 |   3.504 |   49.540 | 
     | Delay2_reg_reg[1][6]/D           |   ^   | FE_PHN26_Delay2_reg_next_1__6_ | DFRRQ_5VX1 | 0.000 |   3.505 |   49.541 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.036 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.036 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.587 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.583 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -45.080 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -45.078 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                  3.498
= Slack Time                   46.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.041 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.041 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.508 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.472 |   46.513 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.526 |   0.998 |   47.039 | 
     | Delay2_reg_reg[0][5]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   1.000 |   47.041 | 
     | Delay2_reg_reg[0][5]/Q           |   ^   | Delay2_reg_next[1][5]          | DFRRQ_5VX1 | 1.105 |   2.105 |   48.146 | 
     | FE_PHC25_Delay2_reg_next_1__5_/A |   ^   | Delay2_reg_next[1][5]          | DLY1_5VX1  | 0.000 |   2.105 |   48.146 | 
     | FE_PHC25_Delay2_reg_next_1__5_/Q |   ^   | FE_PHN25_Delay2_reg_next_1__5_ | DLY1_5VX1  | 1.393 |   3.498 |   49.539 | 
     | Delay2_reg_reg[1][5]/D           |   ^   | FE_PHN25_Delay2_reg_next_1__5_ | DFRRQ_5VX1 | 0.000 |   3.498 |   49.539 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.041 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.041 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.592 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.588 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -45.085 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -45.083 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                  3.500
= Slack Time                   46.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.041 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.042 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.509 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.472 |   46.514 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.526 |   0.998 |   47.040 | 
     | Delay2_reg_reg[0][7]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   1.000 |   47.041 | 
     | Delay2_reg_reg[0][7]/Q           |   ^   | Delay2_reg_next[1][7]          | DFRRQ_5VX1 | 1.125 |   2.125 |   48.166 | 
     | FE_PHC37_Delay2_reg_next_1__7_/A |   ^   | Delay2_reg_next[1][7]          | DLY1_5VX1  | 0.000 |   2.125 |   48.167 | 
     | FE_PHC37_Delay2_reg_next_1__7_/Q |   ^   | FE_PHN37_Delay2_reg_next_1__7_ | DLY1_5VX1  | 1.375 |   3.500 |   49.541 | 
     | Delay2_reg_reg[1][7]/D           |   ^   | FE_PHN37_Delay2_reg_next_1__7_ | DFRRQ_5VX1 | 0.000 |   3.500 |   49.542 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.041 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.042 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.592 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.589 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -45.085 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -45.084 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.545
- Arrival Time                  3.501
= Slack Time                   46.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.044 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.044 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.511 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.515 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.529 |   1.000 |   47.044 | 
     | Delay2_reg_reg[0][10]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   1.004 |   47.048 | 
     | Delay2_reg_reg[0][10]/Q           |   ^   | Delay2_reg_next[1][10]          | DFRRQ_5VX1 | 1.109 |   2.113 |   48.157 | 
     | FE_PHC39_Delay2_reg_next_1__10_/A |   ^   | Delay2_reg_next[1][10]          | DLY1_5VX1  | 0.000 |   2.114 |   48.158 | 
     | FE_PHC39_Delay2_reg_next_1__10_/Q |   ^   | FE_PHN39_Delay2_reg_next_1__10_ | DLY1_5VX1  | 1.388 |   3.501 |   49.545 | 
     | Delay2_reg_reg[1][10]/D           |   ^   | FE_PHN39_Delay2_reg_next_1__10_ | DFRRQ_5VX1 | 0.000 |   3.501 |   49.545 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.044 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.044 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.595 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -45.592 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -45.084 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -45.081 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.419
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.544
- Arrival Time                  3.499
= Slack Time                   46.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.045 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.045 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.512 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.516 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.529 |   1.000 |   47.045 | 
     | Delay2_reg_reg[0][12]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   1.004 |   47.049 | 
     | Delay2_reg_reg[0][12]/Q           |   ^   | Delay2_reg_next[1][12]          | DFRRQ_5VX1 | 1.099 |   2.103 |   48.148 | 
     | FE_PHC29_Delay2_reg_next_1__12_/A |   ^   | Delay2_reg_next[1][12]          | DLY1_5VX1  | 0.000 |   2.103 |   48.148 | 
     | FE_PHC29_Delay2_reg_next_1__12_/Q |   ^   | FE_PHN29_Delay2_reg_next_1__12_ | DLY1_5VX1  | 1.396 |   3.499 |   49.544 | 
     | Delay2_reg_reg[1][12]/D           |   ^   | FE_PHN29_Delay2_reg_next_1__12_ | DFRRQ_5VX1 | 0.000 |   3.499 |   49.544 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.045 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.045 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.596 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -45.593 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -45.085 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -45.082 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.549
- Arrival Time                  3.492
= Slack Time                   46.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.057 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.058 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.525 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.529 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.529 |   1.000 |   47.058 | 
     | Delay2_reg_reg[0][21]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.006 |   1.006 |   47.064 | 
     | Delay2_reg_reg[0][21]/Q           |   ^   | Delay2_reg_next[1][21]          | DFRRQ_5VX1 | 1.111 |   2.118 |   48.175 | 
     | FE_PHC28_Delay2_reg_next_1__21_/A |   ^   | Delay2_reg_next[1][21]          | DLY1_5VX1  | 0.000 |   2.118 |   48.175 | 
     | FE_PHC28_Delay2_reg_next_1__21_/Q |   ^   | FE_PHN28_Delay2_reg_next_1__21_ | DLY1_5VX1  | 1.374 |   3.491 |   49.549 | 
     | Delay2_reg_reg[1][21]/D           |   ^   | FE_PHN28_Delay2_reg_next_1__21_ | DFRRQ_5VX1 | 0.000 |   3.492 |   49.549 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.057 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.057 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.608 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.606 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -45.097 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -45.092 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.549
- Arrival Time                  3.487
= Slack Time                   46.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.061 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.061 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.528 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.532 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.529 |   1.000 |   47.062 | 
     | Delay2_reg_reg[0][17]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.005 |   1.006 |   47.067 | 
     | Delay2_reg_reg[0][17]/Q           |   ^   | Delay2_reg_next[1][17]          | DFRRQ_5VX1 | 1.109 |   2.114 |   48.175 | 
     | FE_PHC36_Delay2_reg_next_1__17_/A |   ^   | Delay2_reg_next[1][17]          | DLY1_5VX1  | 0.000 |   2.114 |   48.175 | 
     | FE_PHC36_Delay2_reg_next_1__17_/Q |   ^   | FE_PHN36_Delay2_reg_next_1__17_ | DLY1_5VX1  | 1.373 |   3.487 |   49.549 | 
     | Delay2_reg_reg[1][17]/D           |   ^   | FE_PHN36_Delay2_reg_next_1__17_ | DFRRQ_5VX1 | 0.000 |   3.487 |   49.549 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.061 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.061 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.612 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.609 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -45.100 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -45.097 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.548
- Arrival Time                  3.487
= Slack Time                   46.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.061 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.062 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.529 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.532 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.529 |   1.000 |   47.062 | 
     | Delay2_reg_reg[0][20]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.006 |   1.006 |   47.068 | 
     | Delay2_reg_reg[0][20]/Q           |   ^   | Delay2_reg_next[1][20]          | DFRRQ_5VX1 | 1.099 |   2.105 |   48.167 | 
     | FE_PHC23_Delay2_reg_next_1__20_/A |   ^   | Delay2_reg_next[1][20]          | DLY1_5VX1  | 0.000 |   2.105 |   48.167 | 
     | FE_PHC23_Delay2_reg_next_1__20_/Q |   ^   | FE_PHN23_Delay2_reg_next_1__20_ | DLY1_5VX1  | 1.381 |   3.486 |   49.548 | 
     | Delay2_reg_reg[1][20]/D           |   ^   | FE_PHN23_Delay2_reg_next_1__20_ | DFRRQ_5VX1 | 0.000 |   3.487 |   49.548 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.061 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.061 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.612 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.610 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -45.101 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -45.096 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                  3.480
= Slack Time                   46.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.062 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.062 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.529 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.472 |   46.534 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.526 |   0.998 |   47.060 | 
     | Delay2_reg_reg[0][4]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   1.000 |   47.062 | 
     | Delay2_reg_reg[0][4]/Q           |   ^   | Delay2_reg_next[1][4]          | DFRRQ_5VX1 | 1.106 |   2.106 |   48.168 | 
     | FE_PHC33_Delay2_reg_next_1__4_/A |   ^   | Delay2_reg_next[1][4]          | DLY1_5VX1  | 0.000 |   2.106 |   48.168 | 
     | FE_PHC33_Delay2_reg_next_1__4_/Q |   ^   | FE_PHN33_Delay2_reg_next_1__4_ | DLY1_5VX1  | 1.373 |   3.480 |   49.541 | 
     | Delay2_reg_reg[1][4]/D           |   ^   | FE_PHN33_Delay2_reg_next_1__4_ | DFRRQ_5VX1 | 0.000 |   3.480 |   49.542 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.062 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.062 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.613 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.609 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -45.105 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -45.104 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.549
- Arrival Time                  3.486
= Slack Time                   46.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.063 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.063 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.530 | 
     | clk__L2_I4/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.534 | 
     | clk__L2_I4/Q                      |   ^   | clk__L2_N4                      | IN_5VX16   | 0.529 |   1.000 |   47.063 | 
     | Delay2_reg_reg[0][19]/C           |   ^   | clk__L2_N4                      | DFRRQ_5VX1 | 0.006 |   1.006 |   47.069 | 
     | Delay2_reg_reg[0][19]/Q           |   ^   | Delay2_reg_next[1][19]          | DFRRQ_5VX1 | 1.110 |   2.116 |   48.179 | 
     | FE_PHC35_Delay2_reg_next_1__19_/A |   ^   | Delay2_reg_next[1][19]          | DLY1_5VX1  | 0.000 |   2.117 |   48.179 | 
     | FE_PHC35_Delay2_reg_next_1__19_/Q |   ^   | FE_PHN35_Delay2_reg_next_1__19_ | DLY1_5VX1  | 1.370 |   3.486 |   49.549 | 
     | Delay2_reg_reg[1][19]/D           |   ^   | FE_PHN35_Delay2_reg_next_1__19_ | DFRRQ_5VX1 | 0.000 |   3.486 |   49.549 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.063 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.063 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.614 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.611 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -45.102 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -45.098 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.548
- Arrival Time                  3.484
= Slack Time                   46.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.064 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.064 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.531 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.535 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.529 |   1.000 |   47.064 | 
     | Delay2_reg_reg[0][11]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.004 |   1.004 |   47.068 | 
     | Delay2_reg_reg[0][11]/Q           |   ^   | Delay2_reg_next[1][11]          | DFRRQ_5VX1 | 1.104 |   2.108 |   48.172 | 
     | FE_PHC38_Delay2_reg_next_1__11_/A |   ^   | Delay2_reg_next[1][11]          | DLY1_5VX1  | 0.000 |   2.108 |   48.172 | 
     | FE_PHC38_Delay2_reg_next_1__11_/Q |   ^   | FE_PHN38_Delay2_reg_next_1__11_ | DLY1_5VX1  | 1.375 |   3.484 |   49.548 | 
     | Delay2_reg_reg[1][11]/D           |   ^   | FE_PHN38_Delay2_reg_next_1__11_ | DFRRQ_5VX1 | 0.000 |   3.484 |   49.548 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.064 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.064 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.615 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -45.612 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -45.104 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -45.101 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.418
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.545
- Arrival Time                  3.479
= Slack Time                   46.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                             |            |       |   0.000 |   46.066 | 
     | clk__L1_I0/A                      |   ^   | clk                             | IN_5VX16   | 0.000 |   0.000 |   46.066 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.467 |   0.467 |   46.533 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0                      | IN_5VX16   | 0.004 |   0.471 |   46.537 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1                      | IN_5VX16   | 0.529 |   1.000 |   47.066 | 
     | Delay2_reg_reg[0][15]/C           |   ^   | clk__L2_N1                      | DFRRQ_5VX1 | 0.003 |   1.003 |   47.069 | 
     | Delay2_reg_reg[0][15]/Q           |   ^   | Delay2_reg_next[1][15]          | DFRRQ_5VX1 | 1.091 |   2.095 |   48.160 | 
     | FE_PHC30_Delay2_reg_next_1__15_/A |   ^   | Delay2_reg_next[1][15]          | DLY1_5VX1  | 0.000 |   2.095 |   48.160 | 
     | FE_PHC30_Delay2_reg_next_1__15_/Q |   ^   | FE_PHN30_Delay2_reg_next_1__15_ | DLY1_5VX1  | 1.384 |   3.479 |   49.545 | 
     | Delay2_reg_reg[1][15]/D           |   ^   | FE_PHN30_Delay2_reg_next_1__15_ | DFRRQ_5VX1 | 0.000 |   3.479 |   49.545 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -46.066 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.066 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.617 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -45.614 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -45.106 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -45.103 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.557
- Arrival Time                  3.484
= Slack Time                   46.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.073 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.073 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.540 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.004 |   0.471 |   46.544 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0                     | IN_5VX16   | 0.538 |   1.009 |   47.082 | 
     | Delay2_reg_reg[0][9]/C           |   ^   | clk__L2_N0                     | DFRRQ_5VX1 | 0.005 |   1.014 |   47.087 | 
     | Delay2_reg_reg[0][9]/Q           |   ^   | Delay2_reg_next[1][9]          | DFRRQ_5VX1 | 1.097 |   2.111 |   48.183 | 
     | FE_PHC27_Delay2_reg_next_1__9_/A |   ^   | Delay2_reg_next[1][9]          | DLY1_5VX1  | 0.000 |   2.111 |   48.184 | 
     | FE_PHC27_Delay2_reg_next_1__9_/Q |   ^   | FE_PHN27_Delay2_reg_next_1__9_ | DLY1_5VX1  | 1.373 |   3.484 |   49.557 | 
     | Delay2_reg_reg[1][9]/D           |   ^   | FE_PHN27_Delay2_reg_next_1__9_ | DFRRQ_5VX1 | 0.000 |   3.484 |   49.557 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.073 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.073 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.624 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -45.621 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -45.103 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.973 |  -45.100 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.541
- Arrival Time                  3.462
= Slack Time                   46.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                                |            |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                              |   ^   | clk                            |            |       |   0.000 |   46.080 | 
     | clk__L1_I0/A                     |   ^   | clk                            | IN_5VX16   | 0.000 |   0.000 |   46.080 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.467 |   0.467 |   46.547 | 
     | clk__L2_I3/A                     |   v   | clk__L1_N0                     | IN_5VX16   | 0.005 |   0.472 |   46.552 | 
     | clk__L2_I3/Q                     |   ^   | clk__L2_N3                     | IN_5VX16   | 0.526 |   0.998 |   47.078 | 
     | Delay2_reg_reg[0][2]/C           |   ^   | clk__L2_N3                     | DFRRQ_5VX1 | 0.002 |   1.001 |   47.080 | 
     | Delay2_reg_reg[0][2]/Q           |   ^   | Delay2_reg_next[1][2]          | DFRRQ_5VX1 | 1.087 |   2.088 |   48.168 | 
     | FE_PHC24_Delay2_reg_next_1__2_/A |   ^   | Delay2_reg_next[1][2]          | DLY1_5VX1  | 0.000 |   2.088 |   48.168 | 
     | FE_PHC24_Delay2_reg_next_1__2_/Q |   ^   | FE_PHN24_Delay2_reg_next_1__2_ | DLY1_5VX1  | 1.374 |   3.462 |   49.541 | 
     | Delay2_reg_reg[1][2]/D           |   ^   | FE_PHN24_Delay2_reg_next_1__2_ | DFRRQ_5VX1 | 0.000 |   3.462 |   49.541 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -46.080 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.080 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.631 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -45.627 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -45.123 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.958 |  -45.122 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.972
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.556
- Arrival Time                  3.472
= Slack Time                   46.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |    Cell    | Delay | Arrival | Required | 
     |                           |       |                         |            |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+------------+-------+---------+----------| 
     | clk                       |   ^   | clk                     |            |       |   0.000 |   46.085 | 
     | clk__L1_I0/A              |   ^   | clk                     | IN_5VX16   | 0.000 |   0.000 |   46.085 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0              | IN_5VX16   | 0.467 |   0.467 |   46.552 | 
     | clk__L2_I5/A              |   v   | clk__L1_N0              | IN_5VX16   | 0.004 |   0.472 |   46.556 | 
     | clk__L2_I5/Q              |   ^   | clk__L2_N5              | IN_5VX16   | 0.537 |   1.008 |   47.093 | 
     | Delay_out1_reg[20]/C      |   ^   | clk__L2_N5              | DFRRQ_5VX1 | 0.006 |   1.014 |   47.099 | 
     | Delay_out1_reg[20]/Q      |   ^   | Delay_out1[20]          | DFRRQ_5VX1 | 1.092 |   2.106 |   48.191 | 
     | FE_PHC42_Delay_out1_20_/A |   ^   | Delay_out1[20]          | DLY1_5VX1  | 0.000 |   2.106 |   48.191 | 
     | FE_PHC42_Delay_out1_20_/Q |   ^   | FE_PHN42_Delay_out1_20_ | DLY1_5VX1  | 1.365 |   3.472 |   49.556 | 
     | Delay1_out1_reg[20]/D     |   ^   | FE_PHN42_Delay_out1_20_ | DFRRQ_5VX1 | 0.000 |   3.472 |   49.556 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -46.085 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -46.085 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -45.636 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -45.633 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -45.117 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.004 |   0.972 |  -45.113 | 
     +---------------------------------------------------------------------------------------+ 

