<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>FPGA学习（二） | 侯同学</title><meta name="keywords" content="FPGA"><meta name="author" content="侯同学"><meta name="copyright" content="侯同学"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Verilog HDL基础知识">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA学习（二）">
<meta property="og:url" content="http://houshixiong.github.io/2022/10/13/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%BA%8C%EF%BC%89/index.html">
<meta property="og:site_name" content="侯同学">
<meta property="og:description" content="Verilog HDL基础知识">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://houshixiong.github.io/img/FPGA.jpg">
<meta property="article:published_time" content="2022-10-13T02:31:38.000Z">
<meta property="article:modified_time" content="2022-10-13T04:30:04.874Z">
<meta property="article:author" content="侯同学">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://houshixiong.github.io/img/FPGA.jpg"><link rel="shortcut icon" href="/./img/%E6%A0%91%E6%A1%A9.png"><link rel="canonical" href="http://houshixiong.github.io/2022/10/13/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%BA%8C%EF%BC%89/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":"fales","highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA学习（二）',
  isPost: true,
  isHome: false,
  isHighlightShrink: true,
  isToc: true,
  postUpdate: '2022-10-13 12:30:04'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/./img/hututu.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">9</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">5</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/./img/FPGA.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">侯同学</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA学习（二）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="fa-fw post-meta-icon far fa-calendar-alt"></i><span class="post-meta-label">发表于</span><time datetime="2022-10-13T02:31:38.000Z" title="发表于 2022-10-13 10:31:38">2022-10-13</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%88%91%E4%BB%AC%E9%83%BD%E6%9C%89%E5%85%89%E6%98%8E%E7%9A%84%E6%9C%AA%E6%9D%A5/">我们都有光明的未来</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA学习（二）"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Verilog-HDL基础知识"><a href="#Verilog-HDL基础知识" class="headerlink" title="Verilog HDL基础知识"></a>Verilog HDL基础知识</h1><h2 id="Verilog-HDL-的语言要素"><a href="#Verilog-HDL-的语言要素" class="headerlink" title="Verilog HDL 的语言要素"></a>Verilog HDL 的语言要素</h2><ol>
<li><p><em>注释符</em></p>
<ul>
<li>单行注释：以 “ &#x2F;&#x2F; “ 开头，Verilog HDL 忽略从此处到行尾的内容</li>
<li>多行注释：以 “ &#x2F;* “ 开始，到 “  *&#x2F; “ 结束，Verilog HDL 忽略其中的内容</li>
</ul>
</li>
<li><p><em>标识符和转义标识符</em> </p>
<ul>
<li>标识符(Identifier)被用来命名信号，模块，参数等，它可以是任意的一组<strong>字母</strong>，<strong>数字</strong>，<strong>￥符号</strong>，<strong>下划线</strong>的组合。</li>
<li>注意：标识符的字母区分大小写，<strong>并且第一个字符必须是字母或者下划线</strong></li>
</ul>
</li>
<li><p><em>关键字</em></p>
<ul>
<li>Verilog HDL 内部已经使用的词叫做关键字或保留字，它是Verilog HDL 内部的专用词，是事先定义好的确认符号，用来组织语言结构，用户不能随意使用。</li>
<li>注意：所有的关键字都是小写</li>
</ul>
</li>
<li><p><em>数值</em></p>
<ul>
<li><p>形式为：+&#x2F;- &lt;位宽&gt; ‘ &lt;进制&gt;&lt;数字&gt;</p>
</li>
<li><table>
<thead>
<tr>
<th align="center">数制</th>
<th align="center">基数符号</th>
<th align="center">字符集</th>
</tr>
</thead>
<tbody><tr>
<td align="center">二进制（Binary）</td>
<td align="center">b&#x2F;B</td>
<td align="center">0,1,x,X,z,Z,?</td>
</tr>
<tr>
<td align="center">八进制（Octal）</td>
<td align="center">o&#x2F;O</td>
<td align="center">0~7，x,X,z,Z,?</td>
</tr>
<tr>
<td align="center">十进制（Decimal）</td>
<td align="center">d&#x2F;D</td>
<td align="center">0~9</td>
</tr>
<tr>
<td align="center">十六进制（Hexadecimal）</td>
<td align="center">h&#x2F;H</td>
<td align="center">0<del>9,a</del>f,A~F,x,X,z,Z,?</td>
</tr>
</tbody></table>
<p>注意：未定义位宽时，默认32位</p>
</li>
</ul>
</li>
</ol>
<h2 id="数据类型"><a href="#数据类型" class="headerlink" title="数据类型"></a>数据类型</h2><p>Verilog HDL 主要包含两种数据类型，<strong>net</strong>和<strong>variable</strong>型。（在Verilog_1995标准中，variable型变量被成为register型；在Verilog_2001标准中，register一词被改为variable，以避免初学者将register和硬件中的寄存器混淆起来）</p>
<ul>
<li><p><strong>wire</strong>是最常用的net型数据变量，Verilog模块中的输入&#x2F;输出信号在没有明确指定的时候都默认为wire。wire型信号可以做任何表达式的输入，也可作为assign语句和实例元件的输出</p>
</li>
<li><p><strong>reg</strong>是最常用的variable型数据变量，reg型变量并不意味着一定对应硬件上的寄存器或触发器，在综合时，综合器根据具体情况确定将其映射为寄存器还是连线</p>
<blockquote>
<p>reg [7:0] sum;    &#x2F;&#x2F;定义八位宽的reg型变量</p>
<p>wire [3:0] cout;  &#x2F;&#x2F;定义四位宽的wire型变量</p>
</blockquote>
<h2 id="参数"><a href="#参数" class="headerlink" title="参数"></a>参数</h2></li>
</ul>
<p>在Verilog HDL 中，用参数<strong>parameter</strong>来定义符号常量，即用 parameter 定义一个参数名来代表一个常量。参数常用来定义时延和变量的宽度。使用参数说明的常量只能被赋值一次。</p>
<blockquote>
<p>参数声明如下，参数名通常用大写</p>
<blockquote>
<p>parameter   参数名 &#x3D; 表达式 ；</p>
<p>parameter SEL &#x3D; 8 , CODE &#x3D; 8’ha3 ;</p>
<p>parameter DATAWIDTH &#x3D; 8 , ADDERWIDTH &#x3D; DATAWIDTH * 2 ;</p>
</blockquote>
</blockquote>
<h2 id="运算符"><a href="#运算符" class="headerlink" title="运算符"></a>运算符</h2><ol>
<li><p>算术运算符_Arithmetic Operator（<em>双目</em>）</p>
<blockquote>
<p>  +        加</p>
<p>  -        减</p>
<p>  *        乘</p>
<p>  &#x2F;         除</p>
<p>%       求模&#x2F;余</p>
</blockquote>
</li>
<li><p>逻辑运算符_Logical Operator</p>
<blockquote>
<p>&amp;&amp;        逻辑与</p>
<p> ||          逻辑或</p>
<p> ！        逻辑非</p>
</blockquote>
</li>
<li><p>位运算符_Bitwise Operator</p>
<blockquote>
<p>~          按位取反</p>
<p>&amp;         按位与</p>
<p>|           按位或</p>
<p>^          按位异或</p>
<p>^<del>(</del>^)  按位同或           </p>
<p><em>注意：两个不同长度的数据位运算时，自动将两个操作数按右端对齐，位数少的高位用0补齐</em>   </p>
</blockquote>
</li>
<li><p>关系运算符_Relational Operator</p>
<blockquote>
<p>&lt;          小于</p>
<p>&lt;&#x3D;        小于等于</p>
<p>&gt;           大于</p>
<p>&gt;&#x3D;         大于等于</p>
<p>在关系运算时，若声明的关系为假，则返回值是0；若声明的关系为真，则返回的值是1；若某个操作数的值不定，则关系的结果是模糊的，返回值是不定值</p>
</blockquote>
</li>
<li><p>缩减运算符_Reduction Operator</p>
<blockquote>
<p>&amp;         与</p>
<p>~&amp;       与非</p>
<p>|           或</p>
<p>~ |        或非</p>
<p>^          异或</p>
<p>~^        同或</p>
</blockquote>
</li>
<li><p>移位运算符_Shift Operator</p>
<blockquote>
<p>&gt;&gt;       右移</p>
<p>&lt;&lt;        左移</p>
<p>&gt;&gt;&gt;      算术右移</p>
<p>&lt;&lt;&lt;       算术左移</p>
</blockquote>
</li>
<li><p>条件运算符_Conditional Operator</p>
<blockquote>
<p>? :       (定义与C语言相同)</p>
<blockquote>
<p>out &#x3D; sel ? in1 : in2 ;     二选一数据选择器</p>
</blockquote>
</blockquote>
</li>
<li><p>位拼接运算符_Concatenation Operator</p>
<blockquote>
<p>{  }          将两个或多个信号的某些位拼接起来</p>
<blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ina,inb;</span><br><span class="line"><span class="keyword">input</span> cin;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>]  sum;</span><br><span class="line"><span class="keyword">output</span> cout;</span><br><span class="line"><span class="keyword">assign</span> &#123;cout,sum&#125; = ina+inb+cin;</span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&#123;<span class="number">3</span>&#123;a,b&#125;&#125;         <span class="comment">//复制三次，等价于 &#123;&#123;a,b&#125;,&#123;a,b&#125;,&#123;a,b&#125;&#125;</span></span><br></pre></td></tr></table></figure></blockquote>
</blockquote>
</li>
</ol>
</article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"><div class="social-share" data-image="/./img/FPGA.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/10/19/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%89%EF%BC%89/"><img class="prev-cover" src="/./img/FPGA.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">FPGA学习（三）</div></div></a></div><div class="next-post pull-right"><a href="/2022/10/11/%E8%AF%BB%E3%80%8A%E5%9F%8E%E5%8D%97%E6%97%A7%E4%BA%8B%E3%80%8B%E6%9C%89%E6%84%9F/"><img class="next-cover" src="/./img/%E5%9F%8E%E5%8D%97%E6%97%A7%E4%BA%8B.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">纯真的童年</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-28</div><div class="title">FPGA学习（五）</div></div></a></div><div><a href="/2022/10/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%80%EF%BC%89/" title="FPGA学习（一）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-11</div><div class="title">FPGA学习（一）</div></div></a></div><div><a href="/2022/10/19/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%89%EF%BC%89/" title="FPGA学习（三）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-19</div><div class="title">FPGA学习（三）</div></div></a></div><div><a href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）"><img class="cover" src="/./img/FPGA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-10-20</div><div class="title">FPGA学习（四）</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/./img/hututu.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">侯同学</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">9</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">5</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/HouShiXiong"><i class="fab fa-github"></i><span>关注我</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/HouShiXiong" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:3197141986@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog-HDL%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86"><span class="toc-number">1.</span> <span class="toc-text">Verilog HDL基础知识</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-HDL-%E7%9A%84%E8%AF%AD%E8%A8%80%E8%A6%81%E7%B4%A0"><span class="toc-number">1.1.</span> <span class="toc-text">Verilog HDL 的语言要素</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">1.2.</span> <span class="toc-text">数据类型</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E6%95%B0"><span class="toc-number">1.3.</span> <span class="toc-text">参数</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">1.4.</span> <span class="toc-text">运算符</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（五）"/></a><div class="content"><a class="title" href="/2022/10/28/DDS%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="FPGA学习（五）">FPGA学习（五）</a><time datetime="2022-10-28T03:07:16.000Z" title="发表于 2022-10-28 11:07:16">2022-10-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀"><img src="/./img/XiaoFeng.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="暮秋有怀"/></a><div class="content"><a class="title" href="/2022/10/26/%E4%B8%89%E5%8F%B7%E6%A5%BC%E5%B0%8F%E8%AF%97/" title="暮秋有怀">暮秋有怀</a><time datetime="2022-10-26T00:30:38.000Z" title="发表于 2022-10-26 08:30:38">2022-10-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己"><img src="/./img/%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="埋藏另一半自己"/></a><div class="content"><a class="title" href="/2022/10/22/%E8%AF%BB%E3%80%8A%E5%AF%82%E5%AF%9E%E7%9A%84%E6%B8%B8%E6%88%8F%E3%80%8B%E6%9C%89%E6%84%9F/" title="埋藏另一半自己">埋藏另一半自己</a><time datetime="2022-10-22T02:22:38.000Z" title="发表于 2022-10-22 10:22:38">2022-10-22</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（四）"/></a><div class="content"><a class="title" href="/2022/10/20/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E5%9B%9B%EF%BC%89/" title="FPGA学习（四）">FPGA学习（四）</a><time datetime="2022-10-20T13:07:16.000Z" title="发表于 2022-10-20 21:07:16">2022-10-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/10/19/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%89%EF%BC%89/" title="FPGA学习（三）"><img src="/./img/FPGA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA学习（三）"/></a><div class="content"><a class="title" href="/2022/10/19/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%88%E4%B8%89%EF%BC%89/" title="FPGA学习（三）">FPGA学习（三）</a><time datetime="2022-10-19T09:56:16.000Z" title="发表于 2022-10-19 17:56:16">2022-10-19</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/./img/FPGA.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By 侯同学</div><div class="footer_custom_text">浮云游子意,落日古人情</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="true" data-text="富强,民主,文明,和谐,公正,平等,自由,法治,爱国,敬业,诚信,友善" data-fontsize="15px" data-random="true" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>