

================================================================
== Vivado HLS Report for 'bigint_math_bigint_add_1'
================================================================
* Date:           Sun Mar 19 09:53:21 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|      6.50|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3591|  3591|  3591|  3591|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                    |                         |  Latency  |  Interval | Pipeline|
        |              Instance              |          Module         | min | max | min | max |   Type  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_bigint_math_bigint_zero_fu_176  |bigint_math_bigint_zero  |  258|  258|  258|  258|   none  |
        |grp_bigint_math_bigint_zero_fu_182  |bigint_math_bigint_zero  |  258|  258|  258|  258|   none  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 2  |   512|   512|         2|          -|          -|   256|    no    |
        |- Loop 3  |  2048|  2048|         8|          -|          -|   256|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    112|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      22|     46|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     99|
|Register         |        -|      -|     157|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     179|    257|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+-------+----+----+
    |              Instance              |          Module         | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------------+-------------------------+---------+-------+----+----+
    |grp_bigint_math_bigint_zero_fu_176  |bigint_math_bigint_zero  |        0|      0|  11|  23|
    |grp_bigint_math_bigint_zero_fu_182  |bigint_math_bigint_zero  |        0|      0|  11|  23|
    +------------------------------------+-------------------------+---------+-------+----+----+
    |Total                               |                         |        0|      0|  22|  46|
    +------------------------------------+-------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |tempA_U  |bigint_math_bigint_add_tempA  |        1|  0|   0|   256|    8|     1|         2048|
    |tempB_U  |bigint_math_bigint_add_tempA  |        1|  0|   0|   256|    8|     1|         2048|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                              |        2|  0|   0|   512|   16|     2|         4096|
    +---------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_189_p2          |     +    |      0|  0|   8|           1|           8|
    |i_13_fu_206_p2         |     +    |      0|  0|   9|           9|           1|
    |i_14_fu_323_p2         |     +    |      0|  0|   9|           9|           2|
    |i_3_fu_223_p2          |     +    |      0|  0|   9|           9|           1|
    |sum_fu_253_p2          |     +    |      0|  0|   8|           8|           8|
    |tmp_100_fu_341_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_101_fu_355_p2      |     +    |      0|  0|   9|           3|           9|
    |tmp_104_fu_366_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_93_fu_267_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_94_fu_293_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_95_fu_307_p2       |     +    |      0|  0|   9|           2|           9|
    |tmp_98_fu_318_p2       |     +    |      0|  0|   8|           8|           8|
    |exitcond_i2_fu_217_p2  |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_i_fu_200_p2   |   icmp   |      0|  0|   4|           9|          10|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 112|         102|         101|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  10|         16|    1|         16|
    |i_i1_reg_153    |   9|          2|    9|         18|
    |i_i_reg_142     |   9|          2|    9|         18|
    |i_reg_164       |   9|          2|    9|         18|
    |out_r_address0  |  16|         11|    8|         88|
    |out_r_ce0       |   1|          3|    1|          3|
    |out_r_d0        |   8|          5|    8|         40|
    |out_r_we0       |   1|          3|    1|          3|
    |tempA_address0  |   8|          4|    8|         32|
    |tempA_ce0       |   1|          3|    1|          3|
    |tempA_d0        |   8|          3|    8|         24|
    |tempA_we0       |   1|          3|    1|          3|
    |tempB_address0  |   8|          4|    8|         32|
    |tempB_ce0       |   1|          3|    1|          3|
    |tempB_d0        |   8|          3|    8|         24|
    |tempB_we0       |   1|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |  99|         70|   82|        328|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |a_addr_1_reg_444                                    |   8|   0|    8|          0|
    |a_addr_2_reg_459                                    |   8|   0|    8|          0|
    |a_addr_3_reg_468                                    |   8|   0|    8|          0|
    |a_addr_reg_420                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                           |  15|   0|   15|          0|
    |ap_reg_grp_bigint_math_bigint_zero_fu_176_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_bigint_math_bigint_zero_fu_182_ap_start  |   1|   0|    1|          0|
    |carry_reg_435                                       |   1|   0|    8|          7|
    |i_13_reg_374                                        |   9|   0|    9|          0|
    |i_14_reg_454                                        |   9|   0|    9|          0|
    |i_3_reg_392                                         |   9|   0|    9|          0|
    |i_i1_reg_153                                        |   9|   0|    9|          0|
    |i_i_reg_142                                         |   9|   0|    9|          0|
    |i_reg_164                                           |   9|   0|    9|          0|
    |reg_196                                             |   8|   0|    8|          0|
    |sum_reg_425                                         |   8|   0|    8|          0|
    |tmp_104_reg_473                                     |   8|   0|    8|          0|
    |tmp_22_reg_430                                      |   1|   0|    1|          0|
    |tmp_23_reg_440                                      |   1|   0|    1|          0|
    |tmp_24_reg_464                                      |   1|   0|    1|          0|
    |tmp_98_reg_449                                      |   8|   0|    8|          0|
    |tmp_i3_reg_397                                      |   9|   0|   64|         55|
    |tmp_i_reg_379                                       |   9|   0|   64|         55|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 157|   0|  274|        117|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | bigint_math_bigint_add.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | bigint_math_bigint_add.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | bigint_math_bigint_add.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | bigint_math_bigint_add.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | bigint_math_bigint_add.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | bigint_math_bigint_add.1 | return value |
|out_r_address0  | out |    8|  ap_memory |           out_r          |     array    |
|out_r_ce0       | out |    1|  ap_memory |           out_r          |     array    |
|out_r_we0       | out |    1|  ap_memory |           out_r          |     array    |
|out_r_d0        | out |    8|  ap_memory |           out_r          |     array    |
|out_r_q0        |  in |    8|  ap_memory |           out_r          |     array    |
|b_address0      | out |    8|  ap_memory |             b            |     array    |
|b_ce0           | out |    1|  ap_memory |             b            |     array    |
|b_q0            |  in |    8|  ap_memory |             b            |     array    |
+----------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond_i2)
	7  / (exitcond_i2)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tempA [1/1] 2.39ns
:2  %tempA = alloca [256 x i8], align 16

ST_1: tempB [1/1] 2.39ns
:3  %tempB = alloca [256 x i8], align 16

ST_1: stg_18 [2/2] 0.00ns
:4  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_1: stg_19 [2/2] 0.00ns
:5  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)


 <State 2>: 1.57ns
ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_79 [1/1] 0.00ns
:1  %empty_79 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_22 [1/2] 0.00ns
:4  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempA)

ST_2: stg_23 [1/2] 0.00ns
:5  call fastcc void @bigint_math_bigint_zero([256 x i8]* %tempB)

ST_2: empty_80 [1/1] 0.00ns
:6  %empty_80 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempB, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: empty_81 [1/1] 0.00ns
:7  %empty_81 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %tempA, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_2: stg_26 [1/1] 1.57ns
:8  br label %1


 <State 3>: 3.60ns
ST_3: i_i [1/1] 0.00ns
:0  %i_i = phi i9 [ 0, %0 ], [ %i_13, %2 ]

ST_3: exitcond_i [1/1] 2.03ns
:1  %exitcond_i = icmp eq i9 %i_i, -256

ST_3: empty_82 [1/1] 0.00ns
:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_3: i_13 [1/1] 1.84ns
:3  %i_13 = add i9 %i_i, 1

ST_3: stg_31 [1/1] 1.57ns
:4  br i1 %exitcond_i, label %bigint_copy.exit, label %2

ST_3: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i9 %i_i to i64

ST_3: a_addr_4 [1/1] 0.00ns
:1  %a_addr_4 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_i

ST_3: a_load_4 [2/2] 2.39ns
:2  %a_load_4 = load i8* %a_addr_4, align 1


 <State 4>: 4.78ns
ST_4: a_load_4 [1/2] 2.39ns
:2  %a_load_4 = load i8* %a_addr_4, align 1

ST_4: tempA_addr [1/1] 0.00ns
:3  %tempA_addr = getelementptr [256 x i8]* %tempA, i64 0, i64 %tmp_i

ST_4: stg_37 [1/1] 2.39ns
:4  store i8 %a_load_4, i8* %tempA_addr, align 1

ST_4: stg_38 [1/1] 0.00ns
:5  br label %1


 <State 5>: 2.39ns
ST_5: i_i1 [1/1] 0.00ns
bigint_copy.exit:0  %i_i1 = phi i9 [ %i_3, %3 ], [ 0, %1 ]

ST_5: exitcond_i2 [1/1] 2.03ns
bigint_copy.exit:1  %exitcond_i2 = icmp eq i9 %i_i1, -256

ST_5: empty_83 [1/1] 0.00ns
bigint_copy.exit:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_5: i_3 [1/1] 1.84ns
bigint_copy.exit:3  %i_3 = add i9 %i_i1, 1

ST_5: stg_43 [1/1] 0.00ns
bigint_copy.exit:4  br i1 %exitcond_i2, label %bigint_copy.exit8, label %3

ST_5: tmp_i3 [1/1] 0.00ns
:0  %tmp_i3 = zext i9 %i_i1 to i64

ST_5: b_addr [1/1] 0.00ns
:1  %b_addr = getelementptr [256 x i8]* %b, i64 0, i64 %tmp_i3

ST_5: b_load [2/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_5: stg_47 [2/2] 0.00ns
bigint_copy.exit8:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)


 <State 6>: 4.78ns
ST_6: b_load [1/2] 2.39ns
:2  %b_load = load i8* %b_addr, align 1

ST_6: tempB_addr_4 [1/1] 0.00ns
:3  %tempB_addr_4 = getelementptr [256 x i8]* %tempB, i64 0, i64 %tmp_i3

ST_6: stg_50 [1/1] 2.39ns
:4  store i8 %b_load, i8* %tempB_addr_4, align 1

ST_6: stg_51 [1/1] 0.00ns
:5  br label %bigint_copy.exit


 <State 7>: 1.57ns
ST_7: stg_52 [1/2] 0.00ns
bigint_copy.exit8:0  call fastcc void @bigint_math_bigint_zero([256 x i8]* %out_r)

ST_7: stg_53 [1/1] 1.57ns
bigint_copy.exit8:1  br label %4


 <State 8>: 2.39ns
ST_8: i [1/1] 0.00ns
:0  %i = phi i9 [ 255, %bigint_copy.exit8 ], [ %i_14, %._crit_edge1 ]

ST_8: i_cast [1/1] 0.00ns
:1  %i_cast = sext i9 %i to i32

ST_8: tmp [1/1] 0.00ns
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)

ST_8: empty_84 [1/1] 0.00ns
:3  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_8: stg_58 [1/1] 0.00ns
:4  br i1 %tmp, label %8, label %5

ST_8: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i32 %i_cast to i64

ST_8: tempA_addr_7 [1/1] 0.00ns
:1  %tempA_addr_7 = getelementptr inbounds [256 x i8]* %tempA, i64 0, i64 %tmp_s

ST_8: tempA_load [2/2] 2.39ns
:2  %tempA_load = load i8* %tempA_addr_7, align 1

ST_8: tempB_addr [1/1] 0.00ns
:3  %tempB_addr = getelementptr inbounds [256 x i8]* %tempB, i64 0, i64 %tmp_s

ST_8: tempB_load [2/2] 2.39ns
:4  %tempB_load = load i8* %tempB_addr, align 1

ST_8: a_addr [1/1] 0.00ns
:11  %a_addr = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_s

ST_8: a_load [2/2] 2.39ns
:12  %a_load = load i8* %a_addr, align 1

ST_8: stg_66 [1/1] 0.00ns
:0  ret void


 <State 9>: 5.83ns
ST_9: tempA_load [1/2] 2.39ns
:2  %tempA_load = load i8* %tempA_addr_7, align 1

ST_9: tempB_load [1/2] 2.39ns
:4  %tempB_load = load i8* %tempB_addr, align 1

ST_9: sum [1/1] 1.72ns
:5  %sum = add i8 %tempA_load, %tempB_load

ST_9: tmp_115_cast [1/1] 0.00ns
:6  %tmp_115_cast = zext i8 %tempA_load to i9

ST_9: tmp_116_cast [1/1] 0.00ns
:7  %tmp_116_cast = zext i8 %tempB_load to i9

ST_9: tmp_93 [1/1] 1.72ns
:8  %tmp_93 = add i9 %tmp_115_cast, %tmp_116_cast

ST_9: tmp_22 [1/1] 0.00ns
:9  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_93, i32 8)

ST_9: carry [1/1] 0.00ns
:10  %carry = zext i1 %tmp_22 to i8

ST_9: a_load [1/2] 2.39ns
:12  %a_load = load i8* %a_addr, align 1

ST_9: tmp_119_cast [1/1] 0.00ns
:13  %tmp_119_cast = zext i8 %a_load to i9

ST_9: tmp_120_cast [1/1] 0.00ns
:14  %tmp_120_cast = zext i8 %sum to i9

ST_9: tmp_94 [1/1] 1.72ns
:15  %tmp_94 = add i9 %tmp_120_cast, %tmp_119_cast

ST_9: tmp_23 [1/1] 0.00ns
:16  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_94, i32 8)

ST_9: stg_80 [1/1] 0.00ns
:17  br i1 %tmp_23, label %6, label %._crit_edge

ST_9: tmp_95 [1/1] 1.84ns
:0  %tmp_95 = add i9 -1, %i

ST_9: tmp_96 [1/1] 0.00ns
:1  %tmp_96 = sext i9 %tmp_95 to i64

ST_9: a_addr_1 [1/1] 0.00ns
:2  %a_addr_1 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_96

ST_9: a_load_1 [2/2] 2.39ns
:3  %a_load_1 = load i8* %a_addr_1, align 1


 <State 10>: 6.50ns
ST_10: a_load_1 [1/2] 2.39ns
:3  %a_load_1 = load i8* %a_addr_1, align 1

ST_10: tmp_97 [1/1] 1.72ns
:4  %tmp_97 = add i8 1, %a_load_1

ST_10: stg_87 [1/1] 2.39ns
:5  store i8 %tmp_97, i8* %a_addr_1, align 1

ST_10: stg_88 [1/1] 0.00ns
:6  br label %._crit_edge

ST_10: tmp_98 [1/1] 1.72ns
._crit_edge:0  %tmp_98 = add i8 %sum, %a_load


 <State 11>: 2.39ns
ST_11: stg_90 [1/1] 2.39ns
._crit_edge:1  store i8 %tmp_98, i8* %a_addr, align 1


 <State 12>: 4.23ns
ST_12: i_14 [1/1] 1.84ns
._crit_edge:2  %i_14 = add i9 %i, -1

ST_12: tmp_99 [1/1] 0.00ns
._crit_edge:3  %tmp_99 = sext i9 %i_14 to i64

ST_12: a_addr_2 [1/1] 0.00ns
._crit_edge:4  %a_addr_2 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_99

ST_12: a_load_2 [2/2] 2.39ns
._crit_edge:5  %a_load_2 = load i8* %a_addr_2, align 1


 <State 13>: 4.23ns
ST_13: a_load_2 [1/2] 2.39ns
._crit_edge:5  %a_load_2 = load i8* %a_addr_2, align 1

ST_13: tmp_130_cast [1/1] 0.00ns
._crit_edge:6  %tmp_130_cast = zext i8 %a_load_2 to i9

ST_13: tmp_131_cast [1/1] 0.00ns
._crit_edge:7  %tmp_131_cast = zext i1 %tmp_22 to i9

ST_13: tmp_100 [1/1] 1.72ns
._crit_edge:8  %tmp_100 = add i9 %tmp_131_cast, %tmp_130_cast

ST_13: tmp_24 [1/1] 0.00ns
._crit_edge:9  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_100, i32 8)

ST_13: stg_100 [1/1] 0.00ns
._crit_edge:10  br i1 %tmp_24, label %7, label %._crit_edge1

ST_13: tmp_101 [1/1] 1.84ns
:0  %tmp_101 = add i9 -2, %i

ST_13: tmp_102 [1/1] 0.00ns
:1  %tmp_102 = sext i9 %tmp_101 to i64

ST_13: a_addr_3 [1/1] 0.00ns
:2  %a_addr_3 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_102

ST_13: a_load_3 [2/2] 2.39ns
:3  %a_load_3 = load i8* %a_addr_3, align 1


 <State 14>: 6.50ns
ST_14: a_load_3 [1/2] 2.39ns
:3  %a_load_3 = load i8* %a_addr_3, align 1

ST_14: tmp_103 [1/1] 1.72ns
:4  %tmp_103 = add i8 1, %a_load_3

ST_14: stg_107 [1/1] 2.39ns
:5  store i8 %tmp_103, i8* %a_addr_3, align 1

ST_14: stg_108 [1/1] 0.00ns
:6  br label %._crit_edge1

ST_14: tmp_104 [1/1] 1.72ns
._crit_edge1:0  %tmp_104 = add i8 %a_load_2, %carry


 <State 15>: 2.39ns
ST_15: stg_110 [1/1] 2.39ns
._crit_edge1:1  store i8 %tmp_104, i8* %a_addr_2, align 1

ST_15: stg_111 [1/1] 0.00ns
._crit_edge1:2  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tempA        (alloca           ) [ 0011111111111111]
tempB        (alloca           ) [ 0011111111111111]
empty        (specmemcore      ) [ 0000000000000000]
empty_79     (specmemcore      ) [ 0000000000000000]
stg_22       (call             ) [ 0000000000000000]
stg_23       (call             ) [ 0000000000000000]
empty_80     (specmemcore      ) [ 0000000000000000]
empty_81     (specmemcore      ) [ 0000000000000000]
stg_26       (br               ) [ 0011100000000000]
i_i          (phi              ) [ 0001000000000000]
exitcond_i   (icmp             ) [ 0001100000000000]
empty_82     (speclooptripcount) [ 0000000000000000]
i_13         (add              ) [ 0011100000000000]
stg_31       (br               ) [ 0001111000000000]
tmp_i        (zext             ) [ 0000100000000000]
a_addr_4     (getelementptr    ) [ 0000100000000000]
a_load_4     (load             ) [ 0000000000000000]
tempA_addr   (getelementptr    ) [ 0000000000000000]
stg_37       (store            ) [ 0000000000000000]
stg_38       (br               ) [ 0011100000000000]
i_i1         (phi              ) [ 0000010000000000]
exitcond_i2  (icmp             ) [ 0000011000000000]
empty_83     (speclooptripcount) [ 0000000000000000]
i_3          (add              ) [ 0001011000000000]
stg_43       (br               ) [ 0000000000000000]
tmp_i3       (zext             ) [ 0000001000000000]
b_addr       (getelementptr    ) [ 0000001000000000]
b_load       (load             ) [ 0000000000000000]
tempB_addr_4 (getelementptr    ) [ 0000000000000000]
stg_50       (store            ) [ 0000000000000000]
stg_51       (br               ) [ 0001011000000000]
stg_52       (call             ) [ 0000000000000000]
stg_53       (br               ) [ 0000000111111111]
i            (phi              ) [ 0000000011111100]
i_cast       (sext             ) [ 0000000000000000]
tmp          (bitselect        ) [ 0000000011111111]
empty_84     (speclooptripcount) [ 0000000000000000]
stg_58       (br               ) [ 0000000000000000]
tmp_s        (zext             ) [ 0000000000000000]
tempA_addr_7 (getelementptr    ) [ 0000000001000000]
tempB_addr   (getelementptr    ) [ 0000000001000000]
a_addr       (getelementptr    ) [ 0000000001110000]
stg_66       (ret              ) [ 0000000000000000]
tempA_load   (load             ) [ 0000000000000000]
tempB_load   (load             ) [ 0000000000000000]
sum          (add              ) [ 0000000000100000]
tmp_115_cast (zext             ) [ 0000000000000000]
tmp_116_cast (zext             ) [ 0000000000000000]
tmp_93       (add              ) [ 0000000000000000]
tmp_22       (bitselect        ) [ 0000000000111100]
carry        (zext             ) [ 0000000000111110]
a_load       (load             ) [ 0000000000100000]
tmp_119_cast (zext             ) [ 0000000000000000]
tmp_120_cast (zext             ) [ 0000000000000000]
tmp_94       (add              ) [ 0000000000000000]
tmp_23       (bitselect        ) [ 0000000011111111]
stg_80       (br               ) [ 0000000000000000]
tmp_95       (add              ) [ 0000000000000000]
tmp_96       (sext             ) [ 0000000000000000]
a_addr_1     (getelementptr    ) [ 0000000000100000]
a_load_1     (load             ) [ 0000000000000000]
tmp_97       (add              ) [ 0000000000000000]
stg_87       (store            ) [ 0000000000000000]
stg_88       (br               ) [ 0000000000000000]
tmp_98       (add              ) [ 0000000000010000]
stg_90       (store            ) [ 0000000000000000]
i_14         (add              ) [ 0000000110000111]
tmp_99       (sext             ) [ 0000000000000000]
a_addr_2     (getelementptr    ) [ 0000000000000111]
a_load_2     (load             ) [ 0000000000000010]
tmp_130_cast (zext             ) [ 0000000000000000]
tmp_131_cast (zext             ) [ 0000000000000000]
tmp_100      (add              ) [ 0000000000000000]
tmp_24       (bitselect        ) [ 0000000011111111]
stg_100      (br               ) [ 0000000000000000]
tmp_101      (add              ) [ 0000000000000000]
tmp_102      (sext             ) [ 0000000000000000]
a_addr_3     (getelementptr    ) [ 0000000000000010]
a_load_3     (load             ) [ 0000000000000000]
tmp_103      (add              ) [ 0000000000000000]
stg_107      (store            ) [ 0000000000000000]
stg_108      (br               ) [ 0000000000000000]
tmp_104      (add              ) [ 0000000000000001]
stg_110      (store            ) [ 0000000000000000]
stg_111      (br               ) [ 0000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_bigint_zero"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="tempA_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tempB_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempB/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="a_addr_4_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="9" slack="0"/>
<pin id="52" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="0"/>
<pin id="58" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load_4/3 a_load/8 a_load_1/9 stg_87/10 stg_90/11 a_load_2/12 a_load_3/13 stg_107/14 stg_110/15 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tempA_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="1"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_37/4 tempA_load/8 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="9" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tempB_addr_4_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="1"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr_4/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_50/6 tempB_load/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tempA_addr_7_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_7/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tempB_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempB_addr/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="a_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="a_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="a_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/13 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="1"/>
<pin id="144" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_i1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="1"/>
<pin id="155" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_i1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="1"/>
<pin id="166" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="9" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_bigint_math_bigint_zero_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/1 stg_47/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_bigint_math_bigint_zero_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_19/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97/10 tmp_103/14 "/>
</bind>
</comp>

<comp id="196" class="1005" name="reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load a_load_2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond_i_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_13_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="exitcond_i2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_i3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sum_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_115_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115_cast/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_116_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_116_cast/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_93_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_22_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="carry_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_119_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_119_cast/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_120_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120_cast/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_94_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_23_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="9" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_95_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="9" slack="1"/>
<pin id="310" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_96_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_96/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_98_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="0" index="1" bw="8" slack="1"/>
<pin id="321" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_14_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="4"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/12 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_99_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_130_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_130_cast/13 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_131_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="4"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_cast/13 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_100_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_24_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_101_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="5"/>
<pin id="358" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_102_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_102/13 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_104_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="0" index="1" bw="1" slack="5"/>
<pin id="369" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/14 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_13_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="384" class="1005" name="a_addr_4_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="i_3_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_i3_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="b_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="tempA_addr_7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tempB_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempB_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="a_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="sum_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_22_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="4"/>
<pin id="432" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="435" class="1005" name="carry_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="5"/>
<pin id="437" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_23_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="444" class="1005" name="a_addr_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_98_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_14_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="1"/>
<pin id="456" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="459" class="1005" name="a_addr_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_24_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="468" class="1005" name="a_addr_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_104_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="55" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="79" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="44" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="55" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="199"><net_src comp="55" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="146" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="146" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="146" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="221"><net_src comp="157" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="157" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="157" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="237"><net_src comp="168" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="168" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="234" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="257"><net_src comp="66" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="90" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="66" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="90" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="259" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="55" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="253" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="285" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="164" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="322"><net_src comp="196" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="164" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="337"><net_src comp="55" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="30" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="164" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="370"><net_src comp="196" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="206" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="382"><net_src comp="212" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="387"><net_src comp="48" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="395"><net_src comp="223" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="400"><net_src comp="229" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="405"><net_src comp="72" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="413"><net_src comp="96" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="418"><net_src comp="103" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="423"><net_src comp="110" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="428"><net_src comp="253" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="433"><net_src comp="273" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="438"><net_src comp="281" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="443"><net_src comp="299" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="118" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="452"><net_src comp="318" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="457"><net_src comp="323" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="462"><net_src comp="126" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="467"><net_src comp="347" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="134" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="476"><net_src comp="366" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="55" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 7 10 11 14 15 }
 - Input state : 
	Port: bigint_math_bigint_add.1 : out_r | {3 4 8 9 10 12 13 14 }
	Port: bigint_math_bigint_add.1 : b | {5 6 }
  - Chain level:
	State 1
		stg_18 : 1
		stg_19 : 1
	State 2
	State 3
		exitcond_i : 1
		i_13 : 1
		stg_31 : 2
		tmp_i : 1
		a_addr_4 : 2
		a_load_4 : 3
	State 4
		stg_37 : 1
	State 5
		exitcond_i2 : 1
		i_3 : 1
		stg_43 : 2
		tmp_i3 : 1
		b_addr : 2
		b_load : 3
	State 6
		stg_50 : 1
	State 7
	State 8
		i_cast : 1
		tmp : 1
		stg_58 : 2
		tmp_s : 2
		tempA_addr_7 : 3
		tempA_load : 4
		tempB_addr : 3
		tempB_load : 4
		a_addr : 3
		a_load : 4
	State 9
		sum : 1
		tmp_115_cast : 1
		tmp_116_cast : 1
		tmp_93 : 2
		tmp_22 : 3
		carry : 4
		tmp_119_cast : 1
		tmp_120_cast : 2
		tmp_94 : 3
		tmp_23 : 4
		stg_80 : 5
		tmp_96 : 1
		a_addr_1 : 2
		a_load_1 : 3
	State 10
		tmp_97 : 1
		stg_87 : 2
	State 11
	State 12
		tmp_99 : 1
		a_addr_2 : 2
		a_load_2 : 3
	State 13
		tmp_130_cast : 1
		tmp_100 : 2
		tmp_24 : 3
		stg_100 : 4
		tmp_102 : 1
		a_addr_3 : 2
		a_load_3 : 3
	State 14
		tmp_103 : 1
		stg_107 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_189             |    0    |    8    |
|          |             i_13_fu_206            |    0    |    9    |
|          |             i_3_fu_223             |    0    |    9    |
|          |             sum_fu_253             |    0    |    8    |
|          |            tmp_93_fu_267           |    0    |    8    |
|    add   |            tmp_94_fu_293           |    0    |    8    |
|          |            tmp_95_fu_307           |    0    |    9    |
|          |            tmp_98_fu_318           |    0    |    8    |
|          |             i_14_fu_323            |    0    |    9    |
|          |           tmp_100_fu_341           |    0    |    8    |
|          |           tmp_101_fu_355           |    0    |    9    |
|          |           tmp_104_fu_366           |    0    |    8    |
|----------|------------------------------------|---------|---------|
|   call   | grp_bigint_math_bigint_zero_fu_176 |    18   |    12   |
|          | grp_bigint_math_bigint_zero_fu_182 |    18   |    12   |
|----------|------------------------------------|---------|---------|
|   icmp   |          exitcond_i_fu_200         |    0    |    3    |
|          |         exitcond_i2_fu_217         |    0    |    3    |
|----------|------------------------------------|---------|---------|
|          |            tmp_i_fu_212            |    0    |    0    |
|          |            tmp_i3_fu_229           |    0    |    0    |
|          |            tmp_s_fu_246            |    0    |    0    |
|          |         tmp_115_cast_fu_259        |    0    |    0    |
|   zext   |         tmp_116_cast_fu_263        |    0    |    0    |
|          |            carry_fu_281            |    0    |    0    |
|          |         tmp_119_cast_fu_285        |    0    |    0    |
|          |         tmp_120_cast_fu_289        |    0    |    0    |
|          |         tmp_130_cast_fu_334        |    0    |    0    |
|          |         tmp_131_cast_fu_338        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            i_cast_fu_234           |    0    |    0    |
|   sext   |            tmp_96_fu_313           |    0    |    0    |
|          |            tmp_99_fu_329           |    0    |    0    |
|          |           tmp_102_fu_361           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_238             |    0    |    0    |
| bitselect|            tmp_22_fu_273           |    0    |    0    |
|          |            tmp_23_fu_299           |    0    |    0    |
|          |            tmp_24_fu_347           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    36   |   131   |
|----------|------------------------------------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|tempA|    1   |    0   |    0   |
|tempB|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_1_reg_444  |    8   |
|  a_addr_2_reg_459  |    8   |
|  a_addr_3_reg_468  |    8   |
|  a_addr_4_reg_384  |    8   |
|   a_addr_reg_420   |    8   |
|   b_addr_reg_402   |    8   |
|    carry_reg_435   |    8   |
|    i_13_reg_374    |    9   |
|    i_14_reg_454    |    9   |
|     i_3_reg_392    |    9   |
|    i_i1_reg_153    |    9   |
|     i_i_reg_142    |    9   |
|      i_reg_164     |    9   |
|       reg_196      |    8   |
|     sum_reg_425    |    8   |
|tempA_addr_7_reg_410|    8   |
| tempB_addr_reg_415 |    8   |
|   tmp_104_reg_473  |    8   |
|   tmp_22_reg_430   |    1   |
|   tmp_23_reg_440   |    1   |
|   tmp_24_reg_464   |    1   |
|   tmp_98_reg_449   |    8   |
|   tmp_i3_reg_397   |   64   |
|    tmp_i_reg_379   |   64   |
+--------------------+--------+
|        Total       |   289  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_55          |  p0  |  10  |   8  |   80   ||    16   |
|          grp_access_fu_55          |  p1  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_66          |  p0  |   3  |   8  |   24   ||    8    |
|          grp_access_fu_79          |  p0  |   2  |   8  |   16   ||    8    |
|          grp_access_fu_90          |  p0  |   3  |   8  |   24   ||    8    |
|              i_reg_164             |  p0  |   2  |   9  |   18   ||    9    |
| grp_bigint_math_bigint_zero_fu_176 |  p1  |   2  |   8  |   16   ||    8    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   202  ||  11.661 ||    65   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   36   |   131  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   65   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   325  |   196  |
+-----------+--------+--------+--------+--------+
