$date
	Thu Jul 15 22:06:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FDPE_t $end
$var wire 1 ! output_q $end
$var reg 1 " clock $end
$var reg 1 # input_clock_enable $end
$var reg 1 $ input_d $end
$var reg 1 % input_preset $end
$scope module fdpe $end
$var wire 1 " clock $end
$var wire 1 # clock_enable $end
$var wire 1 $ d $end
$var wire 1 % preset $end
$var reg 1 ! q $end
$upscope $end
$scope task test $end
$var reg 1 & CE $end
$var reg 1 ' D $end
$var reg 1 ( PRE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
1&
0%
1$
1#
0"
x!
$end
#25
1!
1"
#50
0"
#75
1"
#100
0"
0$
0'
#125
0!
1"
#150
0"
#175
1"
#200
1!
0"
1%
1(
#225
1"
#250
0"
#275
1"
#300
0"
1$
1'
#325
1"
#350
0"
#375
1"
#400
0"
0%
0#
0(
0&
#425
1"
#450
0"
#475
1"
#500
0"
1#
1&
#525
1"
#550
0"
#575
1"
#600
0"
0#
0$
0&
0'
#625
1"
#650
0"
#675
1"
#700
0"
