regmap	,	V_7
parent	,	V_12
ENOMEM	,	V_39
of_clk_add_provider	,	F_30
clk_register	,	F_18
css_mask	,	V_25
PROG_MAX_RM9200_CSS	,	V_28
shift	,	V_16
best_parent_hw	,	V_21
num	,	V_47
of_at91sam9g45_clk_prog_setup	,	F_32
best_rate	,	V_13
clk_programmable_recalc_rate	,	F_1
clk_init_data	,	V_35
hw	,	V_2
at91_clk_register_programmable	,	F_15
clk_programmable_get_parent	,	F_12
u32	,	T_3
of_clk_src_simple_get	,	V_50
tmp_rate	,	V_15
clk_rate_request	,	V_10
id	,	V_8
of_at91_clk_prog_setup	,	F_21
req	,	V_11
ret	,	V_29
init	,	V_36
clk	,	V_31
"reg"	,	L_1
programmable_ops	,	V_41
at91sam9g45_programmable_layout	,	V_52
regmap_read	,	F_3
index	,	V_22
best_parent_rate	,	V_20
at91sam9x5_programmable_layout	,	V_53
clk_programmable	,	V_4
pckr	,	V_6
PROG_PRES_MASK	,	V_18
CLK_SET_RATE_GATE	,	V_43
clk_hw_get_parent_by_index	,	F_8
CLK_SET_PARENT_GATE	,	V_44
pres_shift	,	V_30
ops	,	V_40
name	,	V_32
progclknp	,	V_49
of_clk_get_parent_count	,	F_22
syscon_node_to_regmap	,	F_25
of_property_read_string	,	F_29
GFP_KERNEL	,	V_38
"clock-output-names"	,	L_2
AT91_PMC_CSSMCK_MCK	,	V_27
of_get_parent	,	F_26
clk_hw_get_num_parents	,	F_7
np	,	V_46
kfree	,	F_20
AT91_PMC_PCKR	,	F_4
flags	,	V_42
PROG_SOURCE_MAX	,	V_48
device_node	,	V_45
of_property_read_u32	,	F_28
have_slck_mck	,	V_26
parent_rate	,	V_3
rate	,	V_19
kzalloc	,	F_17
clk_programmable_set_rate	,	F_13
PROG_ID_MAX	,	V_37
for_each_child_of_node	,	F_27
clk_programmable_determine_rate	,	F_6
of_clk_parent_fill	,	F_23
clk_hw	,	V_1
mask	,	V_24
clk_hw_get_rate	,	F_9
PROG_PRES	,	F_5
u8	,	T_1
i	,	V_17
clk_programmable_layout	,	V_23
fls	,	F_14
prog	,	V_5
num_parents	,	V_34
to_clk_programmable	,	F_2
regmap_update_bits	,	F_11
at91rm9200_programmable_layout	,	V_51
layout	,	V_9
EINVAL	,	V_14
parent_names	,	V_33
of_get_child_count	,	F_24
__init	,	T_2
of_at91sam9x5_clk_prog_setup	,	F_33
of_at91rm9200_clk_prog_setup	,	F_31
clk_programmable_set_parent	,	F_10
ERR_PTR	,	F_16
IS_ERR	,	F_19
