$date
	Sat Oct 22 22:28:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#939910
b1100 &
b1100 %
1$
b1100 !
1"
#939911
0"
#939914
b110 &
b110 %
#939918
b11 &
b11 %
#939922
b1010 &
b1010 %
#939926
b101 &
b101 %
#939930
b10000 &
b10000 %
#939934
b1000 &
b1000 %
#939938
b100 &
b100 %
#939942
b10 &
b10 %
#939946
b1 &
b1 %
1#
#939950
b0 &
0#
b0 %
0$
#1932375
b10111 !
1"
#1932378
b10111 &
b10111 %
1$
#1932379
0"
#1932382
b1000110 &
b1000110 %
#1932386
b100011 &
b100011 %
#1932390
b1101010 &
b1101010 %
#1932394
b110101 &
b110101 %
#1932398
b10100000 &
b10100000 %
#1932402
b1010000 &
b1010000 %
#1932406
b101000 &
b101000 %
#1932410
b10100 &
b10100 %
#1932414
b1010 &
b1010 %
#1932418
b101 &
b101 %
#1932422
b10000 &
b10000 %
#1932426
b1000 &
b1000 %
#1932430
b100 &
b100 %
#1932434
b10 &
b10 %
#1932438
b1 &
1#
b1 %
#1932442
b0 &
b0 %
0#
0$
#2970050
b1010 &
b1010 %
1$
b1010 !
1"
#2970051
0"
#2970054
b101 &
b101 %
#2970058
b10000 &
b10000 %
#2970062
b1000 &
b1000 %
#2970066
b100 &
b100 %
#2970070
b10 &
b10 %
#2970074
b1 &
b1 %
1#
#2970078
b0 &
0#
b0 %
0$
#4500012
