Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 21:29:10 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #1                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                              19.327 |              0.964 |
| Logic Delay               | 0.098(12%)               | 6.215(33%)                                                                                                                                                                                                                                                          | 0.097(11%)         |
| Net Delay                 | 0.791(88%)               | 13.112(67%)                                                                                                                                                                                                                                                         | 0.867(89%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                              -0.017 |             -0.215 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                              -6.852 |             11.313 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 1%                  | 11% x 3%                                                                                                                                                                                                                                                            | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                 337 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                  31 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[241]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #2                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                              19.331 |              0.397 |
| Logic Delay               | 0.098(12%)               | 6.101(32%)                                                                                                                                                                                                                                                          | 0.096(25%)         |
| Net Delay                 | 0.791(88%)               | 13.230(68%)                                                                                                                                                                                                                                                         | 0.301(75%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                              -0.010 |             -0.251 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                              -6.849 |             11.844 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 1%                  | 11% x 3%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                 337 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                  31 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[248]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #3                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                    19.307 |              0.338 |
| Logic Delay               | 0.098(12%)               | 6.154(32%)                                                                                                                                                                                                                                                | 0.096(29%)         |
| Net Delay                 | 0.791(88%)               | 13.153(68%)                                                                                                                                                                                                                                               | 0.242(71%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                    -0.032 |             -0.043 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                    -6.847 |             12.110 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 2% x 1%                  | 10% x 3%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                       398 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                        45 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                          | sr_p.sr_2[254]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #4                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                              19.350 |              0.445 |
| Logic Delay               | 0.098(12%)               | 6.031(32%)                                                                                                                                                                                                                                                          | 0.094(22%)         |
| Net Delay                 | 0.791(88%)               | 13.319(68%)                                                                                                                                                                                                                                                         | 0.351(78%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                               0.016 |             -0.237 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                              -6.843 |             11.809 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 1%                  | 11% x 3%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                 378 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                  34 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[240]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #5                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                              19.292 |              0.511 |
| Logic Delay               | 0.098(12%)               | 5.818(31%)                                                                                                                                                                                                                                                          | 0.096(19%)         |
| Net Delay                 | 0.791(88%)               | 13.474(69%)                                                                                                                                                                                                                                                         | 0.415(81%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                              -0.041 |             -0.110 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                              -6.841 |             11.871 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 1%                  | 11% x 3%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                 368 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                  34 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[243]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                  Path #6                                                                                                                                 | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                                   12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                                   19.206 |              0.776 |
| Logic Delay               | 0.098(12%)               | 5.927(31%)                                                                                                                                                                                                                                                               | 0.096(13%)         |
| Net Delay                 | 0.791(88%)               | 13.279(69%)                                                                                                                                                                                                                                                              | 0.680(87%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                                   -0.120 |             -0.070 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                                   -6.835 |             11.646 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 2% x 1%                  | 11% x 3%                                                                                                                                                                                                                                                                 | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                      379 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                       34 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[244]/D   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #7                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                              19.192 |              0.838 |
| Logic Delay               | 0.098(12%)               | 5.902(31%)                                                                                                                                                                                                                                                          | 0.096(12%)         |
| Net Delay                 | 0.791(88%)               | 13.290(69%)                                                                                                                                                                                                                                                         | 0.742(88%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                              -0.133 |             -0.061 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                              -6.834 |             11.592 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 1%                  | 11% x 3%                                                                                                                                                                                                                                                            | 1% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                 338 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                  31 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[255]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #8                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                    19.224 |              0.586 |
| Logic Delay               | 0.098(12%)               | 5.742(30%)                                                                                                                                                                                                                                                | 0.093(16%)         |
| Net Delay                 | 0.791(88%)               | 13.482(70%)                                                                                                                                                                                                                                               | 0.493(84%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                    -0.098 |             -0.108 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                    -6.830 |             11.798 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 2% x 1%                  | 10% x 3%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                       400 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                        39 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                          | sr_p.sr_2[242]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #9                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                    0.889 |                                                                                                                                                                                                                                                              19.236 |              0.626 |
| Logic Delay               | 0.098(12%)               | 5.851(31%)                                                                                                                                                                                                                                                          | 0.093(15%)         |
| Net Delay                 | 0.791(88%)               | 13.385(69%)                                                                                                                                                                                                                                                         | 0.533(85%)         |
| Clock Skew                |                   -0.075 |                                                                                                                                                                                                                                                              -0.082 |             -0.125 |
| Slack                     |                   11.527 |                                                                                                                                                                                                                                                              -6.826 |             11.741 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 1%                  | 11% x 3%                                                                                                                                                                                                                                                            | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                 338 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                  31 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[5]/C          | muon_cand_0.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_0.pt_fast[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[247]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                            Path #10                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |                     0.981 |                                                                                                                                                                                                                                                         19.230 |              0.577 |
| Logic Delay               | 0.095(10%)                | 5.717(30%)                                                                                                                                                                                                                                                     | 0.096(17%)         |
| Net Delay                 | 0.886(90%)                | 13.513(70%)                                                                                                                                                                                                                                                    | 0.481(83%)         |
| Clock Skew                |                    -0.080 |                                                                                                                                                                                                                                                         -0.087 |             -0.037 |
| Slack                     |                    11.430 |                                                                                                                                                                                                                                                         -6.826 |             11.878 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 4% x 1%                   | 10% x 3%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                         3 |                                                                                                                                                                                                                                                            358 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                         3 |                                                                                                                                                                                                                                                             43 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[165]/C         | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                      | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                               | sr_p.sr_2[253]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  8 | 9 | 10 | 11 | 12 | 14 | 16 | 17 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 31 | 32 | 34 | 36 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 48 | 49 | 50 | 51 |
+-----------------+-------------+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 744 | 19 | 7 |  6 | 14 |  2 | 14 |  4 | 14 |  2 | 12 |  2 |  1 | 17 |  4 | 12 | 11 |  2 |  1 |  1 | 15 | 16 |  5 | 11 |  7 |  7 |  3 |  1 |  6 |  8 |  2 |  1 | 16 |  3 |  9 |  1 |
+-----------------+-------------+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.47 |           2.80 |           14913 | 0(0.0%) | 160(2.6%) | 208(3.4%) | 833(13.4%) | 1290(20.8%) | 3711(59.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000-freq80retfan10000_rev_1 | 0.72 |           4.51 |            6112 | 0(0.0%) | 159(2.6%) | 208(3.4%) | 748(12.2%) | 1290(21.1%) | 3711(60.7%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_256_4 | 0.00 |           1.05 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       113% | (CLEL_R_X55Y375,CLEL_R_X58Y382) | wrapper(100%) |            0% |       5.30208 | 97%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                1 |       123% | (CLEL_R_X55Y352,CLEM_X56Y353)   | wrapper(100%) |            0% |        5.5625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       109% | (CLEM_X60Y374,CLEM_X64Y381)     | wrapper(100%) |            0% |       4.62277 | 90%          | 0%         |  14% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                2 |       102% | (CLEM_X54Y378,CLEL_R_X55Y381)   | wrapper(100%) |            0% |       5.52083 | 98%          | 0%         |   1% |   0% | 0%   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.095% | (CLEM_X52Y356,CLEL_R_X55Y379) | wrapper(100%) |            0% |       5.45747 | 99%          | 0%         |   0% |   0% | 0%   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.104% | (CLEM_X56Y372,CLEM_X63Y379)   | wrapper(100%) |            0% |       5.23864 | 98%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.110% | (CLEM_X52Y352,CLEM_X63Y367)   | wrapper(100%) |            0% |       4.74148 | 88%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.108% | (CLEM_X52Y372,CLEM_X63Y383)   | wrapper(100%) |            0% |       5.14522 | 96%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X60Y380,CLEM_X60Y380)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                2 |           0.032% | (CLEM_X60Y372,CLEM_X63Y375)   | wrapper(100%) |            0% |       5.18125 | 99%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.202% | (CLEM_X48Y356,CLEM_X63Y387)   | wrapper(100%) |            0% |        3.4699 | 64%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.186% | (CLEM_X56Y354,CLEM_X63Y385)   | wrapper(100%) |            0% |       4.49133 | 85%          | 0%         |  11% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.245% | (CLEM_X48Y352,CLEM_X63Y375)   | wrapper(100%) |            0% |       3.55045 | 66%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.247% | (CLEM_X50Y360,CLEM_X65Y391)   | wrapper(100%) |            0% |       3.53533 | 65%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X58Y378   | 354             | 540          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X58Y379   | 354             | 539          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X58Y377   | 354             | 541          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X58Y375   | 354             | 543          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X58Y380   | 354             | 538          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y379 | 352             | 539          | 50%                  | wrapper(100%) | Y                   |
| CLEM_X58Y376   | 354             | 542          | 50%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y377 | 352             | 541          | 50%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y376 | 352             | 542          | 49%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y375 | 352             | 543          | 49%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y381   | 368             | 537          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X61Y382   | 368             | 536          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y381 | 352             | 537          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y380 | 365             | 538          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X57Y381   | 350             | 537          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X59Y377   | 359             | 541          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X56Y383   | 346             | 535          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X60Y384   | 363             | 534          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X59Y378   | 359             | 540          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y381 | 365             | 537          | 31%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


