#BLIF generated by VPR  from post-place-and-route implementation
.model fabric_MDCT
.inputs $auto$clkbufmap.cc:294:execute$130101 $iopadmap$dcti[0] $iopadmap$dcti[1] $iopadmap$dcti[2] $iopadmap$dcti[3] $iopadmap$dcti[4] $iopadmap$dcti[5] $iopadmap$dcti[6] $iopadmap$dcti[7] $iopadmap$idv $iopadmap$rst 
.outputs $iopadmap$dcto[0] $iopadmap$dcto[1] $iopadmap$dcto[2] $iopadmap$dcto[3] $iopadmap$dcto[4] $iopadmap$dcto[5] $iopadmap$dcto[6] $iopadmap$dcto[7] $iopadmap$dcto[8] $iopadmap$dcto[9] $iopadmap$dcto[10] $iopadmap$dcto[11] $iopadmap$odv 

#IO assignments
.names $iopadmap$dcto[0]_input_0_0 $iopadmap$dcto[0]
1 1
.names $iopadmap$dcto[1]_input_0_0 $iopadmap$dcto[1]
1 1
.names $iopadmap$dcto[2]_input_0_0 $iopadmap$dcto[2]
1 1
.names $iopadmap$dcto[3]_input_0_0 $iopadmap$dcto[3]
1 1
.names $iopadmap$dcto[4]_input_0_0 $iopadmap$dcto[4]
1 1
.names $iopadmap$dcto[5]_input_0_0 $iopadmap$dcto[5]
1 1
.names $iopadmap$dcto[6]_input_0_0 $iopadmap$dcto[6]
1 1
.names $iopadmap$dcto[7]_input_0_0 $iopadmap$dcto[7]
1 1
.names $iopadmap$dcto[8]_input_0_0 $iopadmap$dcto[8]
1 1
.names $iopadmap$dcto[9]_input_0_0 $iopadmap$dcto[9]
1 1
.names $iopadmap$dcto[10]_input_0_0 $iopadmap$dcto[10]
1 1
.names $iopadmap$dcto[11]_input_0_0 $iopadmap$dcto[11]
1 1
.names $iopadmap$odv_input_0_0 $iopadmap$odv
1 1
.names $auto$clkbufmap.cc:294:execute$130101 $auto$clkbufmap.cc:294:execute$130101_output_0_0
1 1
.names $iopadmap$dcti[0] $iopadmap$dcti[0]_output_0_0
1 1
.names $iopadmap$dcti[1] $iopadmap$dcti[1]_output_0_0
1 1
.names $iopadmap$dcti[2] $iopadmap$dcti[2]_output_0_0
1 1
.names $iopadmap$dcti[3] $iopadmap$dcti[3]_output_0_0
1 1
.names $iopadmap$dcti[4] $iopadmap$dcti[4]_output_0_0
1 1
.names $iopadmap$dcti[5] $iopadmap$dcti[5]_output_0_0
1 1
.names $iopadmap$dcti[6] $iopadmap$dcti[6]_output_0_0
1 1
.names $iopadmap$dcti[7] $iopadmap$dcti[7]_output_0_0
1 1
.names $iopadmap$idv $iopadmap$idv_output_0_0
1 1
.names $iopadmap$rst $iopadmap$rst_output_0_0
1 1

#Interconnect
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.even_not_odd_d1_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.even_not_odd_d1_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.even_not_odd_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[75]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.even_not_odd_d3_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.even_not_odd_d2_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[110]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.even_not_odd_d4_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.rmemsel_reg_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.even_not_odd_d2_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[75]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.even_not_odd_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwe_d3_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwe_d2_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[104]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[89]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[102]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[87]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[105]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[108]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[93]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[106]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[91]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[92]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[107]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[110]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[95]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[96]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[109]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[111]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[94]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[95]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d1[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d2[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[86]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[87]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.even_not_odd_d3_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[85]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[70]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[84]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[85]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[84]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[75]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[106]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[103]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[91]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[105]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[104]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[90]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[103]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[88]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[75]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[102]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[87]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[87]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[70]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[70]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_4[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[86]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[101]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_3[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[70]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[70]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[100]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[86]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[101]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$dcto[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_4[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[75]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[99]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[85]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[100]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[98]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[84]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dcto_3[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.dcto_2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.inpcnt_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.inpcnt_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.inpcnt_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.colr_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.colr_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.colram_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.colr_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dataready_2_reg_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.dataready_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dbufctl.wmemsel_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dbufctl.memswitchwr_reg_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.col_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$abc$22838$lo08_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.col_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.col_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$abc$22901$lo5_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.col_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.col_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.col_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.wmemsel_reg_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.row_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.row_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.wmemsel_d3_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.row_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.wmemsel_d1_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.wmemsel_d2_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_ramwe_s_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwe_d1_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.latchbuf_reg[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.col_2_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.col_2_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.col_2_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_s[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d1[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_s[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.stage2_reg_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_s[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwe_s_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_s[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d2[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.colram_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.colram_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u1_ram.waddr[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d3[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d1[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d2[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d3[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u1_ram.waddr[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.odv_d0_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.odv_d1_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.odv_d3_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.odv_d2_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.odv_d4_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_$iopadmap$odv_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.rowram_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.rowram_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.rowram_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.latchbuf_reg[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.stage1_reg_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.rowr_reg[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.rowr_reg[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.rowr_reg[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d2[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d3[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u1_ram.waddr[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u1_ram.waddr[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d3[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[88]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[90]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[107]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[92]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[94]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[108]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[93]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[97]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[109]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[77]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[75]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[89]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[60]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[75]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[63]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.databuf_reg[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[111]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[96]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[97]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[73]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[72]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[83]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[58]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[78]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[76]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d4[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.databuf_reg[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d3[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[51]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d1[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d2[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romeaddro[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romodatao_d2[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[40]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[41]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[55]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[49]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[53]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[42]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[54]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[52]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[47]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[50]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[46]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[43]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[45]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[44]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[57]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romeaddro[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.stage2_reg_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d3[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u1_ram.waddr[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u1_ram.waddr[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d2[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d3[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_d1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[61]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[62]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[56]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romoaddro[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[74]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[59]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[70]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[81]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[82]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[79]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[80]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_s[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.ramwaddro_s[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dbufctl.datareadyack_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d1[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d1[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d3[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romedatao_d3[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d3[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[48]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romodatao_d2[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d2[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct2d.romedatao_d4[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$130101_output_0_0 dffre_u_dct1d.romoaddro[6]_clock_0_0
1 1
.names $iopadmap$dcti[0]_output_0_0 lut_$abc$128901$new_new_n2112___input_0_1
1 1
.names $iopadmap$dcti[0]_output_0_0 dffre_u_dct1d.latchbuf_reg[63]_input_0_0
1 1
.names $iopadmap$dcti[0]_output_0_0 lut_$abc$128901$new_new_n2156___input_0_1
1 1
.names $iopadmap$dcti[0]_output_0_0 lut_$abc$128901$abc$45996$li02_li02_input_0_3
1 1
.names $iopadmap$dcti[0]_output_0_0 lut_$abc$128901$abc$45996$li37_li37_input_0_3
1 1
.names $iopadmap$dcti[0]_output_0_0 lut_$abc$128901$abc$45996$li36_li36_input_0_4
1 1
.names $iopadmap$dcti[0]_output_0_0 lut_$abc$128901$abc$45996$li01_li01_input_0_1
1 1
.names $iopadmap$dcti[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$512.X[0]_input_0_4
1 1
.names $iopadmap$dcti[1]_output_0_0 lut_$abc$128901$new_new_n2112___input_0_4
1 1
.names $iopadmap$dcti[1]_output_0_0 lut_$abc$128901$new_new_n2156___input_0_0
1 1
.names $iopadmap$dcti[1]_output_0_0 dffre_u_dct1d.latchbuf_reg[64]_input_0_0
1 1
.names $iopadmap$dcti[1]_output_0_0 lut_$abc$128901$abc$45996$li02_li02_input_0_5
1 1
.names $iopadmap$dcti[1]_output_0_0 lut_$abc$128901$abc$45996$li37_li37_input_0_5
1 1
.names $iopadmap$dcti[1]_output_0_0 lut_$abc$128901$abc$45996$li36_li36_input_0_0
1 1
.names $iopadmap$dcti[1]_output_0_0 lut_$abc$128901$abc$45996$li01_li01_input_0_0
1 1
.names $iopadmap$dcti[2]_output_0_0 lut_$abc$128901$new_new_n2112___input_0_2
1 1
.names $iopadmap$dcti[2]_output_0_0 lut_$abc$128901$new_new_n2156___input_0_2
1 1
.names $iopadmap$dcti[2]_output_0_0 dffre_u_dct1d.latchbuf_reg[65]_input_0_0
1 1
.names $iopadmap$dcti[2]_output_0_0 lut_$abc$128901$abc$45996$li02_li02_input_0_0
1 1
.names $iopadmap$dcti[2]_output_0_0 lut_$abc$128901$abc$45996$li37_li37_input_0_0
1 1
.names $iopadmap$dcti[3]_output_0_0 lut_$abc$128901$abc$45996$li03_li03_input_0_1
1 1
.names $iopadmap$dcti[3]_output_0_0 lut_$abc$128901$abc$45996$li04_li04_input_0_1
1 1
.names $iopadmap$dcti[3]_output_0_0 lut_$abc$128901$new_new_n2159___input_0_4
1 1
.names $iopadmap$dcti[3]_output_0_0 lut_$abc$128901$abc$45996$li38_li38_input_0_4
1 1
.names $iopadmap$dcti[3]_output_0_0 dffre_u_dct1d.latchbuf_reg[66]_input_0_0
1 1
.names $iopadmap$dcti[3]_output_0_0 lut_$abc$128901$abc$45996$li39_li39_input_0_2
1 1
.names $iopadmap$dcti[4]_output_0_0 lut_$abc$128901$abc$45996$li05_li05_input_0_4
1 1
.names $iopadmap$dcti[4]_output_0_0 lut_$abc$128901$new_new_n2116___input_0_4
1 1
.names $iopadmap$dcti[4]_output_0_0 lut_$abc$128901$abc$45996$li04_li04_input_0_2
1 1
.names $iopadmap$dcti[4]_output_0_0 lut_$abc$128901$new_new_n2159___input_0_0
1 1
.names $iopadmap$dcti[4]_output_0_0 dffre_u_dct1d.latchbuf_reg[67]_input_0_0
1 1
.names $iopadmap$dcti[4]_output_0_0 lut_$abc$128901$abc$45996$li39_li39_input_0_1
1 1
.names $iopadmap$dcti[5]_output_0_0 lut_$abc$128901$abc$45996$li05_li05_input_0_2
1 1
.names $iopadmap$dcti[5]_output_0_0 lut_$abc$128901$new_new_n2116___input_0_2
1 1
.names $iopadmap$dcti[5]_output_0_0 lut_$abc$128901$abc$45996$li40_li40_input_0_0
1 1
.names $iopadmap$dcti[5]_output_0_0 lut_$abc$128901$abc$45996$li41_li41_input_0_0
1 1
.names $iopadmap$dcti[5]_output_0_0 dffre_u_dct1d.latchbuf_reg[68]_input_0_0
1 1
.names $iopadmap$dcti[6]_output_0_0 lut_$abc$128901$abc$45996$li08_li08_input_0_3
1 1
.names $iopadmap$dcti[6]_output_0_0 lut_$abc$128901$abc$45996$li06_li06_input_0_3
1 1
.names $iopadmap$dcti[6]_output_0_0 lut_$abc$128901$abc$45996$li07_li07_input_0_3
1 1
.names $iopadmap$dcti[6]_output_0_0 lut_$abc$128901$abc$45996$li43_li43_input_0_3
1 1
.names $iopadmap$dcti[6]_output_0_0 lut_$abc$128901$abc$45996$li42_li42_input_0_3
1 1
.names $iopadmap$dcti[6]_output_0_0 lut_$abc$128901$abc$45996$li41_li41_input_0_3
1 1
.names $iopadmap$dcti[6]_output_0_0 dffre_u_dct1d.latchbuf_reg[69]_input_0_0
1 1
.names $iopadmap$dcti[7]_output_0_0 lut_$abc$128901$abc$45996$li08_li08_input_0_2
1 1
.names $iopadmap$dcti[7]_output_0_0 lut_$abc$128901$abc$45996$li07_li07_input_0_4
1 1
.names $iopadmap$dcti[7]_output_0_0 lut_$abc$128901$abc$45996$li43_li43_input_0_4
1 1
.names $iopadmap$dcti[7]_output_0_0 lut_$abc$128901$abc$45996$li42_li42_input_0_4
1 1
.names $iopadmap$dcti[7]_output_0_0 lut_$abc$128901$abc$46691$li58_li58_input_0_3
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[27]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[36]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[54]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[45]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[9]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[18]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[63]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[56]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[41]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[40]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[38]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[37]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[46]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[28]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[19]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[29]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[10]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[20]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[11]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[44]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[62]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[53]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[71]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[67]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[31]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[58]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[49]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[17]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[47]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[26]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[35]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[60]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[23]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[59]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[68]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[32]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[69]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[50]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[15]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[33]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[24]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[51]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[42]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[57]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[39]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[48]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[13]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[66]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[30]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[12]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[22]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[21]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.inpcnt_reg[2]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_2
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[64]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[65]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.inpcnt_reg[1]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.inpcnt_reg[0]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[14]_input_2_0
1 1
.names $iopadmap$idv_output_0_0 dffre_u_dct1d.latchbuf_reg[55]_input_2_0
1 1
.names $iopadmap$rst_output_0_0 lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_input_0_2
1 1
.names dffre_$iopadmap$dcto[0]_output_0_0 $iopadmap$dcto[0]_input_0_0
1 1
.names dffre_$iopadmap$dcto[1]_output_0_0 $iopadmap$dcto[1]_input_0_0
1 1
.names dffre_$iopadmap$dcto[2]_output_0_0 $iopadmap$dcto[2]_input_0_0
1 1
.names dffre_$iopadmap$dcto[3]_output_0_0 $iopadmap$dcto[3]_input_0_0
1 1
.names dffre_$iopadmap$dcto[4]_output_0_0 $iopadmap$dcto[4]_input_0_0
1 1
.names dffre_$iopadmap$dcto[5]_output_0_0 $iopadmap$dcto[5]_input_0_0
1 1
.names dffre_$iopadmap$dcto[6]_output_0_0 $iopadmap$dcto[6]_input_0_0
1 1
.names dffre_$iopadmap$dcto[7]_output_0_0 $iopadmap$dcto[7]_input_0_0
1 1
.names dffre_$iopadmap$dcto[8]_output_0_0 $iopadmap$dcto[8]_input_0_0
1 1
.names dffre_$iopadmap$dcto[9]_output_0_0 $iopadmap$dcto[9]_input_0_0
1 1
.names dffre_$iopadmap$dcto[10]_output_0_0 $iopadmap$dcto[10]_input_0_0
1 1
.names dffre_$iopadmap$dcto[11]_output_0_0 $iopadmap$dcto[11]_input_0_0
1 1
.names dffre_$iopadmap$odv_output_0_0 $iopadmap$odv_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.even_not_odd_d1_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.even_not_odd_d1_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.even_not_odd_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.even_not_odd_d3_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.even_not_odd_d2_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[110]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.even_not_odd_d4_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.even_not_odd_d2_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[73]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.even_not_odd_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwe_d3_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwe_d2_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[104]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[89]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[102]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[87]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[105]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[108]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[93]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[106]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[91]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[92]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[107]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[110]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[95]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[96]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[109]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[111]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[94]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[95]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d2[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.even_not_odd_d3_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[106]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[103]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[91]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[105]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[104]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[90]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[103]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[88]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[102]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[87]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[73]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[57]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[70]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[57]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[73]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[57]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[73]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_4[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[86]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[101]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_3[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[56]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[71]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[70]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[100]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[86]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[101]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$dcto[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_4[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[56]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[56]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[99]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[85]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[100]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[98]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[84]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[71]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[56]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dcto_3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.dcto_2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.dataready_2_reg_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dbufctl.wmemsel_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dbufctl.memswitchwr_reg_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.wmemsel_d3_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.wmemsel_d1_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.wmemsel_d2_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ramwe_s_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwe_d1_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.stage2_reg_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwe_s_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u1_ram.waddr[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d3[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d2[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d3[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u1_ram.waddr[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.odv_d0_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.odv_d1_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.odv_d3_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.odv_d2_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.odv_d4_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$iopadmap$odv_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d3[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u1_ram.waddr[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u1_ram.waddr[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d3[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[88]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[90]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[107]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[92]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[94]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[108]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[93]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[97]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[109]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[89]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[111]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[96]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[97]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[73]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[73]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[57]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[71]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d4[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d3[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d1[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romeaddro[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romodatao_d2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[41]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[47]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[57]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romeaddro[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.stage2_reg_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d3[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u1_ram.waddr[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u1_ram.waddr[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d3[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.ramwaddro_d1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[61]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[56]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romoaddro[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[70]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dbufctl.datareadyack_input_1_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d1[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d3[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romedatao_d3[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romodatao_d2[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct2d.romedatao_d4[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_u_dct1d.romoaddro[6]_input_2_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12
1 1
.names lut_$undef_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13
1 1
.names dffre_u_dct1d.romodatao_d3[11]_output_0_0 lut_$abc$128901$new_new_n1511___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[11]_output_0_0 lut_$abc$128901$new_new_n1513___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[11]_output_0_0 lut_$abc$128901$new_new_n1539___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[27]_output_0_0 lut_$abc$128901$new_new_n1511___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[27]_output_0_0 lut_$abc$128901$new_new_n1512___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[27]_output_0_0 lut_$abc$128901$new_new_n2529___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[12]_output_0_0 lut_$abc$128901$new_new_n1511___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[12]_output_0_0 lut_$abc$128901$new_new_n1512___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[12]_output_0_0 lut_$abc$128901$new_new_n2529___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[26]_output_0_0 lut_$abc$128901$new_new_n1511___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[26]_output_0_0 lut_$abc$128901$new_new_n1513___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[26]_output_0_0 lut_$abc$128901$new_new_n1539___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1556___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1555___input_0_1
1 1
.names dffre_u_dct1d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1557___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1511___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1513___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1539___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[21]_output_0_0 lut_$abc$128901$new_new_n1557___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[21]_output_0_0 lut_$abc$128901$new_new_n1511___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[21]_output_0_0 lut_$abc$128901$new_new_n1512___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[21]_output_0_0 lut_$abc$128901$new_new_n2529___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[21]_output_0_0 lut_$abc$128901$new_new_n1558___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[21]_output_0_0 lut_$abc$128901$new_new_n1559___input_0_2
1 1
.names lut_$abc$128901$new_new_n1511___output_0_0 lut_$abc$128901$new_new_n1540___input_0_4
1 1
.names lut_$abc$128901$new_new_n1512___output_0_0 lut_$abc$128901$new_new_n1540___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[10]_output_0_0 lut_$abc$128901$new_new_n1536___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[10]_output_0_0 lut_$abc$128901$new_new_n1513___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[10]_output_0_0 lut_$abc$128901$new_new_n1539___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[25]_output_0_0 lut_$abc$128901$new_new_n1536___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[25]_output_0_0 lut_$abc$128901$new_new_n1513___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[25]_output_0_0 lut_$abc$128901$new_new_n1539___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1536___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1553___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1556___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1513___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1539___input_0_4
1 1
.names lut_$abc$128901$new_new_n1513___output_0_0 lut_$abc$128901$abc$39355$li0100_li0100_input_0_2
1 1
.names lut_$abc$128901$new_new_n1513___output_0_0 lut_$abc$128901$new_new_n1540___input_0_1
1 1
.names lut_$abc$128901$new_new_n1513___output_0_0 lut_$abc$128901$new_new_n2529___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n1526___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n1523___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n1514___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n2511___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n1526___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n1523___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n1514___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n2511___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1526___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1523___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1546___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1514___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n2511___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1543___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n2512___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1547___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[3]_output_0_0 lut_$abc$128901$new_new_n1524___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[3]_output_0_0 lut_$abc$128901$new_new_n2508___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[3]_output_0_0 lut_$abc$128901$new_new_n1520___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[3]_output_0_0 lut_$abc$128901$new_new_n1514___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[18]_output_0_0 lut_$abc$128901$new_new_n1524___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[18]_output_0_0 lut_$abc$128901$new_new_n2508___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[18]_output_0_0 lut_$abc$128901$new_new_n1520___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[18]_output_0_0 lut_$abc$128901$new_new_n1514___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1524___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1545___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n2508___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1520___input_0_1
1 1
.names dffre_u_dct1d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1514___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1547___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1544___input_0_3
1 1
.names lut_$abc$128901$new_new_n1514___output_0_0 lut_$abc$128901$new_new_n1535___input_0_1
1 1
.names lut_$abc$128901$new_new_n1514___output_0_0 lut_$abc$128901$new_new_n2510___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[1]_output_0_0 lut_$abc$128901$new_new_n1518___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[1]_output_0_0 lut_$abc$128901$new_new_n1519___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[1]_output_0_0 lut_$abc$128901$new_new_n1515___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[16]_output_0_0 lut_$abc$128901$new_new_n1518___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[16]_output_0_0 lut_$abc$128901$new_new_n1519___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[16]_output_0_0 lut_$abc$128901$new_new_n1515___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1548___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1518___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1519___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1515___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n2507___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[15]_output_0_0 lut_$abc$128901$new_new_n1519___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[15]_output_0_0 lut_$abc$128901$new_new_n1515___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[0]_output_0_0 lut_$abc$128901$new_new_n1519___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[0]_output_0_0 lut_$abc$128901$new_new_n1515___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[8]_output_0_0 lut_$abc$128901$new_new_n1519___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[8]_output_0_0 lut_$abc$128901$new_new_n1515___input_0_1
1 1
.names lut_$abc$128901$new_new_n1515___output_0_0 lut_$abc$128901$new_new_n1521___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[14]_output_0_0 lut_$abc$128901$new_new_n1516___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[7]_output_0_0 lut_$abc$128901$new_new_n1516___input_0_0
1 1
.names lut_$abc$128901$new_new_n1516___output_0_0 lut_$abc$128901$new_new_n1521___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[17]_output_0_0 lut_$abc$128901$new_new_n1522___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[17]_output_0_0 lut_$abc$128901$new_new_n1520___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[17]_output_0_0 lut_$abc$128901$new_new_n1517___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[2]_output_0_0 lut_$abc$128901$new_new_n1522___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[2]_output_0_0 lut_$abc$128901$new_new_n1520___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[2]_output_0_0 lut_$abc$128901$new_new_n1517___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1522___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1545___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1520___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1517___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1544___input_0_0
1 1
.names lut_$abc$128901$new_new_n1517___output_0_0 lut_$abc$128901$new_new_n1521___input_0_2
1 1
.names lut_$abc$128901$new_new_n1518___output_0_0 lut_$abc$128901$new_new_n1521___input_0_3
1 1
.names lut_$abc$128901$new_new_n1519___output_0_0 lut_$abc$128901$new_new_n1521___input_0_5
1 1
.names lut_$abc$128901$new_new_n1520___output_0_0 lut_$abc$128901$new_new_n1521___input_0_0
1 1
.names lut_$abc$128901$new_new_n1521___output_0_0 lut_$abc$128901$new_new_n1535___input_0_2
1 1
.names lut_$abc$128901$new_new_n1521___output_0_0 lut_$abc$128901$new_new_n2510___input_0_4
1 1
.names lut_$abc$128901$new_new_n1521___output_0_0 lut_$abc$128901$new_new_n2508___input_0_4
1 1
.names lut_$abc$128901$new_new_n1522___output_0_0 lut_$abc$128901$new_new_n1524___input_0_4
1 1
.names lut_$abc$128901$new_new_n1522___output_0_0 lut_$abc$128901$new_new_n2508___input_0_1
1 1
.names lut_$abc$128901$new_new_n1523___output_0_0 lut_$abc$128901$new_new_n1524___input_0_2
1 1
.names lut_$abc$128901$new_new_n1523___output_0_0 lut_$abc$128901$new_new_n2508___input_0_5
1 1
.names lut_$abc$128901$new_new_n1524___output_0_0 lut_$abc$128901$new_new_n1535___input_0_5
1 1
.names lut_$abc$128901$new_new_n1524___output_0_0 lut_$abc$128901$new_new_n2510___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n1527___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n1525___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n1529___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n1528___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n1532___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n2518___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n1527___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n1525___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n1529___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n1528___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n1532___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n2518___input_0_1
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1527___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1525___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1529___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1528___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1532___input_0_1
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1549___input_0_1
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n2518___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1542___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n2519___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n1533___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n1527___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n1525___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n2517___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n2515___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n2511___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n1533___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n1527___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n1525___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n2517___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n2515___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n2511___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1550___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1533___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1527___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1525___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n2517___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n2515___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n2511___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n2512___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n2514___input_0_4
1 1
.names lut_$abc$128901$new_new_n1525___output_0_0 lut_$abc$128901$new_new_n1531___input_0_5
1 1
.names lut_$abc$128901$new_new_n1526___output_0_0 lut_$abc$128901$new_new_n1531___input_0_1
1 1
.names lut_$abc$128901$new_new_n1526___output_0_0 lut_$abc$128901$new_new_n1533___input_0_1
1 1
.names lut_$abc$128901$new_new_n1526___output_0_0 lut_$abc$128901$new_new_n2517___input_0_1
1 1
.names lut_$abc$128901$new_new_n1526___output_0_0 lut_$abc$128901$new_new_n2515___input_0_2
1 1
.names lut_$abc$128901$new_new_n1527___output_0_0 lut_$abc$128901$new_new_n1531___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n1530___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n1529___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n1528___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n1534___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n2518___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n1530___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n1529___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n1528___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n1534___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n2518___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1552___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1530___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1529___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1528___input_0_4
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1534___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n2518___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n2521___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n2519___input_0_5
1 1
.names lut_$abc$128901$new_new_n1528___output_0_0 lut_$abc$128901$new_new_n1531___input_0_2
1 1
.names lut_$abc$128901$new_new_n1528___output_0_0 lut_$abc$128901$new_new_n1533___input_0_2
1 1
.names lut_$abc$128901$new_new_n1528___output_0_0 lut_$abc$128901$abc$39355$li0097_li0097_input_0_2
1 1
.names lut_$abc$128901$new_new_n1529___output_0_0 lut_$abc$128901$new_new_n1531___input_0_4
1 1
.names lut_$abc$128901$new_new_n1529___output_0_0 lut_$abc$128901$abc$39355$li0097_li0097_input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[8]_output_0_0 lut_$abc$128901$new_new_n1530___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[8]_output_0_0 lut_$abc$128901$new_new_n1537___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[8]_output_0_0 lut_$abc$128901$new_new_n1534___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[23]_output_0_0 lut_$abc$128901$new_new_n1530___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[23]_output_0_0 lut_$abc$128901$new_new_n1537___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[23]_output_0_0 lut_$abc$128901$new_new_n1534___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1530___input_0_1
1 1
.names dffre_u_dct1d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1537___input_0_1
1 1
.names dffre_u_dct1d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1534___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1551___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n2523___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1541___input_0_3
1 1
.names lut_$abc$128901$new_new_n1530___output_0_0 lut_$abc$128901$new_new_n1531___input_0_0
1 1
.names lut_$abc$128901$new_new_n1530___output_0_0 lut_$abc$128901$abc$39355$li0097_li0097_input_0_1
1 1
.names lut_$abc$128901$new_new_n1531___output_0_0 lut_$abc$128901$new_new_n1535___input_0_3
1 1
.names lut_$abc$128901$new_new_n1532___output_0_0 lut_$abc$128901$new_new_n1533___input_0_3
1 1
.names lut_$abc$128901$new_new_n1532___output_0_0 lut_$abc$128901$new_new_n2517___input_0_3
1 1
.names lut_$abc$128901$new_new_n1532___output_0_0 lut_$abc$128901$new_new_n2515___input_0_1
1 1
.names lut_$abc$128901$new_new_n1533___output_0_0 lut_$abc$128901$new_new_n1535___input_0_4
1 1
.names lut_$abc$128901$new_new_n1534___output_0_0 lut_$abc$128901$new_new_n1535___input_0_0
1 1
.names lut_$abc$128901$new_new_n1535___output_0_0 lut_$abc$128901$new_new_n1538___input_0_2
1 1
.names lut_$abc$128901$new_new_n1535___output_0_0 lut_$abc$128901$abc$39355$li0098_li0098_input_0_4
1 1
.names lut_$abc$128901$new_new_n1535___output_0_0 lut_$abc$128901$new_new_n2526___input_0_4
1 1
.names lut_$abc$128901$new_new_n1536___output_0_0 lut_$abc$128901$new_new_n1538___input_0_1
1 1
.names lut_$abc$128901$new_new_n1536___output_0_0 lut_$abc$128901$new_new_n2526___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d3[9]_output_0_0 lut_$abc$128901$new_new_n1538___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d3[9]_output_0_0 lut_$abc$128901$new_new_n1537___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d3[9]_output_0_0 lut_$abc$128901$new_new_n2526___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d3[24]_output_0_0 lut_$abc$128901$new_new_n1538___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[24]_output_0_0 lut_$abc$128901$new_new_n1537___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d3[24]_output_0_0 lut_$abc$128901$new_new_n2526___input_0_0
1 1
.names dffre_u_dct1d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1554___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n2525___input_0_5
1 1
.names dffre_u_dct1d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1538___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1537___input_0_2
1 1
.names dffre_u_dct1d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n2526___input_0_3
1 1
.names dffre_u_dct1d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n2523___input_0_0
1 1
.names lut_$abc$128901$new_new_n1537___output_0_0 lut_$abc$128901$new_new_n1538___input_0_4
1 1
.names lut_$abc$128901$new_new_n1537___output_0_0 lut_$abc$128901$abc$39355$li0098_li0098_input_0_1
1 1
.names lut_$abc$128901$new_new_n1537___output_0_0 lut_$abc$128901$new_new_n2526___input_0_5
1 1
.names lut_$abc$128901$new_new_n1538___output_0_0 lut_$abc$128901$abc$39355$li0100_li0100_input_0_3
1 1
.names lut_$abc$128901$new_new_n1538___output_0_0 lut_$abc$128901$new_new_n1540___input_0_2
1 1
.names lut_$abc$128901$new_new_n1538___output_0_0 lut_$abc$128901$new_new_n2529___input_0_1
1 1
.names lut_$abc$128901$new_new_n1539___output_0_0 lut_$abc$128901$new_new_n1540___input_0_5
1 1
.names lut_$abc$128901$new_new_n1539___output_0_0 lut_$abc$128901$new_new_n2529___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d3[13]_output_0_0 lut_$abc$128901$new_new_n1540___input_0_0
1 1
.names lut_$abc$128901$new_new_n1540___output_0_0 lut_$abc$128901$abc$39355$li0102_li0102_input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[8]_output_0_0 lut_$abc$128901$new_new_n1551___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[8]_output_0_0 lut_$abc$128901$new_new_n2523___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d3[8]_output_0_0 lut_$abc$128901$new_new_n1541___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d3[23]_output_0_0 lut_$abc$128901$new_new_n1551___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[23]_output_0_0 lut_$abc$128901$new_new_n2523___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[23]_output_0_0 lut_$abc$128901$new_new_n1541___input_0_1
1 1
.names lut_$abc$128901$new_new_n1541___output_0_0 lut_$abc$128901$new_new_n1554___input_0_0
1 1
.names lut_$abc$128901$new_new_n1541___output_0_0 lut_$abc$128901$new_new_n2525___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n1549___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n1542___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[6]_output_0_0 lut_$abc$128901$new_new_n2519___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n1549___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n1542___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[21]_output_0_0 lut_$abc$128901$new_new_n2519___input_0_0
1 1
.names lut_$abc$128901$new_new_n1542___output_0_0 lut_$abc$128901$new_new_n1552___input_0_2
1 1
.names lut_$abc$128901$new_new_n1542___output_0_0 lut_$abc$128901$new_new_n2521___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n1546___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n1543___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n2512___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[4]_output_0_0 lut_$abc$128901$new_new_n1547___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n1546___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n1543___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n2512___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[19]_output_0_0 lut_$abc$128901$new_new_n1547___input_0_0
1 1
.names lut_$abc$128901$new_new_n1543___output_0_0 lut_$abc$128901$new_new_n1550___input_0_0
1 1
.names lut_$abc$128901$new_new_n1543___output_0_0 lut_$abc$128901$new_new_n2514___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[17]_output_0_0 lut_$abc$128901$new_new_n1545___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[17]_output_0_0 lut_$abc$128901$new_new_n1544___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[3]_output_0_0 lut_$abc$128901$new_new_n1545___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d3[3]_output_0_0 lut_$abc$128901$new_new_n1547___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[3]_output_0_0 lut_$abc$128901$new_new_n1544___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d3[18]_output_0_0 lut_$abc$128901$new_new_n1545___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d3[18]_output_0_0 lut_$abc$128901$new_new_n1547___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d3[18]_output_0_0 lut_$abc$128901$new_new_n1544___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d3[2]_output_0_0 lut_$abc$128901$new_new_n1545___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[2]_output_0_0 lut_$abc$128901$new_new_n1544___input_0_1
1 1
.names lut_$abc$128901$new_new_n1544___output_0_0 lut_$abc$128901$new_new_n1548___input_0_1
1 1
.names lut_$abc$128901$new_new_n1544___output_0_0 lut_$abc$128901$new_new_n2507___input_0_2
1 1
.names lut_$abc$128901$new_new_n1545___output_0_0 lut_$abc$128901$new_new_n1548___input_0_5
1 1
.names lut_$abc$128901$new_new_n1545___output_0_0 lut_$abc$128901$new_new_n2507___input_0_3
1 1
.names lut_$abc$128901$new_new_n1546___output_0_0 lut_$abc$128901$new_new_n1548___input_0_4
1 1
.names lut_$abc$128901$new_new_n1547___output_0_0 lut_$abc$128901$new_new_n1548___input_0_0
1 1
.names lut_$abc$128901$new_new_n1547___output_0_0 lut_$abc$128901$new_new_n2507___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[16]_output_0_0 lut_$abc$128901$new_new_n1548___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[16]_output_0_0 lut_$abc$128901$new_new_n2507___input_0_1
1 1
.names lut_$abc$128901$new_new_n1548___output_0_0 lut_$abc$128901$new_new_n1550___input_0_5
1 1
.names lut_$abc$128901$new_new_n1548___output_0_0 lut_$abc$128901$abc$39355$li0094_li0094_input_0_2
1 1
.names lut_$abc$128901$new_new_n1548___output_0_0 lut_$abc$128901$new_new_n2514___input_0_0
1 1
.names lut_$abc$128901$new_new_n1549___output_0_0 lut_$abc$128901$new_new_n1550___input_0_3
1 1
.names lut_$abc$128901$new_new_n1549___output_0_0 lut_$abc$128901$new_new_n2514___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n1550___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n2512___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d3[20]_output_0_0 lut_$abc$128901$new_new_n2514___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n1550___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n2512___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[5]_output_0_0 lut_$abc$128901$new_new_n2514___input_0_2
1 1
.names lut_$abc$128901$new_new_n1550___output_0_0 lut_$abc$128901$new_new_n1552___input_0_5
1 1
.names lut_$abc$128901$new_new_n1550___output_0_0 lut_$abc$128901$abc$39355$li0096_li0096_input_0_0
1 1
.names lut_$abc$128901$new_new_n1550___output_0_0 lut_$abc$128901$new_new_n2521___input_0_0
1 1
.names lut_$abc$128901$new_new_n1551___output_0_0 lut_$abc$128901$new_new_n1552___input_0_4
1 1
.names lut_$abc$128901$new_new_n1551___output_0_0 lut_$abc$128901$new_new_n2521___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n1552___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n2521___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[22]_output_0_0 lut_$abc$128901$new_new_n2519___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n1552___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n2521___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d3[7]_output_0_0 lut_$abc$128901$new_new_n2519___input_0_3
1 1
.names lut_$abc$128901$new_new_n1552___output_0_0 lut_$abc$128901$new_new_n1554___input_0_2
1 1
.names lut_$abc$128901$new_new_n1552___output_0_0 lut_$abc$128901$new_new_n2525___input_0_2
1 1
.names lut_$abc$128901$new_new_n1552___output_0_0 lut_$abc$128901$abc$39355$li0098_li0098_input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[10]_output_0_0 lut_$abc$128901$new_new_n1553___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d3[10]_output_0_0 lut_$abc$128901$new_new_n1556___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[25]_output_0_0 lut_$abc$128901$new_new_n1553___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[25]_output_0_0 lut_$abc$128901$new_new_n1556___input_0_2
1 1
.names lut_$abc$128901$new_new_n1553___output_0_0 lut_$abc$128901$new_new_n1554___input_0_3
1 1
.names lut_$abc$128901$new_new_n1553___output_0_0 lut_$abc$128901$new_new_n2525___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[24]_output_0_0 lut_$abc$128901$new_new_n1554___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[24]_output_0_0 lut_$abc$128901$new_new_n2525___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[24]_output_0_0 lut_$abc$128901$new_new_n2523___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[9]_output_0_0 lut_$abc$128901$new_new_n1554___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[9]_output_0_0 lut_$abc$128901$new_new_n2525___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[9]_output_0_0 lut_$abc$128901$new_new_n2523___input_0_4
1 1
.names lut_$abc$128901$new_new_n1554___output_0_0 lut_$abc$128901$abc$39355$li0101_li0101_input_0_1
1 1
.names lut_$abc$128901$new_new_n1554___output_0_0 lut_$abc$128901$abc$39355$li0100_li0100_input_0_1
1 1
.names lut_$abc$128901$new_new_n1554___output_0_0 lut_$abc$128901$abc$39355$li0102_li0102_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[26]_output_0_0 lut_$abc$128901$new_new_n1556___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[26]_output_0_0 lut_$abc$128901$new_new_n1555___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[26]_output_0_0 lut_$abc$128901$new_new_n1557___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d3[11]_output_0_0 lut_$abc$128901$new_new_n1556___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[11]_output_0_0 lut_$abc$128901$new_new_n1555___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[11]_output_0_0 lut_$abc$128901$new_new_n1557___input_0_4
1 1
.names lut_$abc$128901$new_new_n1555___output_0_0 lut_$abc$128901$abc$39355$li0101_li0101_input_0_0
1 1
.names lut_$abc$128901$new_new_n1555___output_0_0 lut_$abc$128901$new_new_n1558___input_0_5
1 1
.names lut_$abc$128901$new_new_n1556___output_0_0 lut_$abc$128901$abc$39355$li0101_li0101_input_0_5
1 1
.names lut_$abc$128901$new_new_n1556___output_0_0 lut_$abc$128901$abc$39355$li0100_li0100_input_0_4
1 1
.names lut_$abc$128901$new_new_n1556___output_0_0 lut_$abc$128901$new_new_n1560___input_0_3
1 1
.names lut_$abc$128901$new_new_n1556___output_0_0 lut_$abc$128901$new_new_n1558___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d3[27]_output_0_0 lut_$abc$128901$new_new_n1557___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[27]_output_0_0 lut_$abc$128901$new_new_n1558___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[27]_output_0_0 lut_$abc$128901$new_new_n1559___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[12]_output_0_0 lut_$abc$128901$new_new_n1557___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d3[12]_output_0_0 lut_$abc$128901$new_new_n1558___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d3[12]_output_0_0 lut_$abc$128901$new_new_n1559___input_0_1
1 1
.names lut_$abc$128901$new_new_n1557___output_0_0 lut_$abc$128901$abc$39355$li0101_li0101_input_0_2
1 1
.names lut_$abc$128901$new_new_n1557___output_0_0 lut_$abc$128901$new_new_n1560___input_0_4
1 1
.names lut_$abc$128901$new_new_n1557___output_0_0 lut_$abc$128901$new_new_n1558___input_0_3
1 1
.names lut_$abc$128901$new_new_n1558___output_0_0 lut_$abc$128901$abc$39355$li0102_li0102_input_0_4
1 1
.names dffre_u_dct1d.romedatao_d3[13]_output_0_0 lut_$abc$128901$new_new_n1559___input_0_3
1 1
.names lut_$abc$128901$new_new_n1559___output_0_0 lut_$abc$128901$abc$39355$li0102_li0102_input_0_5
1 1
.names lut_$abc$128901$new_new_n1560___output_0_0 lut_$abc$128901$abc$39355$li0102_li0102_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0101_li0101_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0100_li0100_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0099_li0099_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0102_li0102_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0097_li0097_input_0_5
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0096_li0096_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0098_li0098_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0095_li0095_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0094_li0094_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0093_li0093_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0102_li0102_output_0_0 dffre_u_dct1d.dcto_4[21]_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 dffre_u_dct2d.even_not_odd_d1_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0506_li0506_input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0505_li0505_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0504_li0504_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0502_li0502_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0499_li0499_input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0503_li0503_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0501_li0501_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0500_li0500_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0498_li0498_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0495_li0495_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0497_li0497_input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0496_li0496_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0494_li0494_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0493_li0493_input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n1565___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$abc$128901$new_new_n1565___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n1566___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n1565___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n1566___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n1565___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$abc$128901$new_new_n1566___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$abc$128901$new_new_n1565___input_0_0
1 1
.names lut_$abc$128901$new_new_n1565___output_0_0 lut_$abc$128901$new_new_n1574___input_0_4
1 1
.names lut_$abc$128901$new_new_n1565___output_0_0 lut_$abc$128901$abc$39355$li0493_li0493_input_0_1
1 1
.names lut_$abc$128901$new_new_n1565___output_0_0 lut_$abc$128901$new_new_n1570___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1574___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1566___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1570___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n1574___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n1566___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n1570___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n1574___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n1566___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n1570___input_0_0
1 1
.names lut_$abc$128901$new_new_n1566___output_0_0 lut_$abc$128901$new_new_n1574___input_0_2
1 1
.names lut_$abc$128901$new_new_n1566___output_0_0 lut_$abc$128901$abc$39355$li0493_li0493_input_0_4
1 1
.names lut_$abc$128901$new_new_n1566___output_0_0 lut_$abc$128901$new_new_n1570___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$abc$39355$li0493_li0493_input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1578___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1572___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1568___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$abc$39355$li0493_li0493_input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n1578___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n1572___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n1568___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0493_li0493_output_0_0 dffre_u_dct2d.dcto_1[3]_input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1578___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1572___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1568___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1578___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1572___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1568___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n1578___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n1572___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n1568___input_0_3
1 1
.names lut_$abc$128901$new_new_n1568___output_0_0 lut_$abc$128901$abc$39355$li0494_li0494_input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1569___input_0_4
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1575___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1569___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1575___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n1569___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n1575___input_0_2
1 1
.names lut_$abc$128901$new_new_n1569___output_0_0 lut_$abc$128901$new_new_n1574___input_0_1
1 1
.names lut_$abc$128901$new_new_n1569___output_0_0 lut_$abc$128901$new_new_n1570___input_0_5
1 1
.names lut_$abc$128901$new_new_n1570___output_0_0 lut_$abc$128901$abc$39355$li0494_li0494_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0494_li0494_output_0_0 dffre_u_dct2d.dcto_1[4]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1572___output_0_0 lut_$abc$128901$new_new_n1588___input_0_0
1 1
.names lut_$abc$128901$new_new_n1572___output_0_0 lut_$abc$128901$new_new_n1573___input_0_4
1 1
.names lut_$abc$128901$new_new_n1572___output_0_0 lut_$abc$128901$new_new_n1580___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1588___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1573___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1580___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1588___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1573___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1580___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1588___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1573___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n1580___input_0_4
1 1
.names lut_$abc$128901$new_new_n1573___output_0_0 lut_$abc$128901$abc$39355$li0495_li0495_input_0_1
1 1
.names lut_$abc$128901$new_new_n1574___output_0_0 lut_$abc$128901$new_new_n1610___input_0_2
1 1
.names lut_$abc$128901$new_new_n1574___output_0_0 lut_$abc$128901$abc$39355$li0495_li0495_input_0_2
1 1
.names lut_$abc$128901$new_new_n1574___output_0_0 lut_$abc$128901$new_new_n1583___input_0_2
1 1
.names lut_$abc$128901$new_new_n1574___output_0_0 lut_$abc$128901$abc$39355$li0496_li0496_input_0_1
1 1
.names lut_$abc$128901$new_new_n1575___output_0_0 lut_$abc$128901$new_new_n1610___input_0_0
1 1
.names lut_$abc$128901$new_new_n1575___output_0_0 lut_$abc$128901$abc$39355$li0495_li0495_input_0_0
1 1
.names lut_$abc$128901$new_new_n1575___output_0_0 lut_$abc$128901$new_new_n1583___input_0_0
1 1
.names lut_$abc$128901$new_new_n1575___output_0_0 lut_$abc$128901$abc$39355$li0496_li0496_input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1576___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1584___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1581___input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1576___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1584___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1581___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1576___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1584___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n1581___input_0_1
1 1
.names lut_$abc$128901$new_new_n1576___output_0_0 lut_$abc$128901$new_new_n1610___input_0_1
1 1
.names lut_$abc$128901$new_new_n1576___output_0_0 lut_$abc$128901$abc$39355$li0495_li0495_input_0_3
1 1
.names lut_$abc$128901$new_new_n1576___output_0_0 lut_$abc$128901$new_new_n1583___input_0_3
1 1
.names lut_$abc$128901$new_new_n1576___output_0_0 lut_$abc$128901$abc$39355$li0496_li0496_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0495_li0495_output_0_0 dffre_u_dct2d.dcto_1[5]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1578___output_0_0 lut_$abc$128901$new_new_n1588___input_0_4
1 1
.names lut_$abc$128901$new_new_n1578___output_0_0 lut_$abc$128901$new_new_n1580___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1579___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1587___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1579___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1587___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1579___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n1587___input_0_1
1 1
.names lut_$abc$128901$new_new_n1579___output_0_0 lut_$abc$128901$new_new_n1588___input_0_1
1 1
.names lut_$abc$128901$new_new_n1579___output_0_0 lut_$abc$128901$new_new_n1580___input_0_3
1 1
.names lut_$abc$128901$new_new_n1580___output_0_0 lut_$abc$128901$abc$39355$li0496_li0496_input_0_5
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1608___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1592___input_0_5
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1606___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1604___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1586___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1581___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1608___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1592___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1606___input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1604___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1586___input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1581___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1608___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1592___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1606___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1604___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1586___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1581___input_0_0
1 1
.names lut_$abc$128901$new_new_n1581___output_0_0 lut_$abc$128901$abc$39355$li0496_li0496_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0496_li0496_output_0_0 dffre_u_dct2d.dcto_1[6]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1583___output_0_0 lut_$abc$128901$new_new_n1592___input_0_2
1 1
.names lut_$abc$128901$new_new_n1583___output_0_0 lut_$abc$128901$new_new_n1586___input_0_4
1 1
.names lut_$abc$128901$new_new_n1584___output_0_0 lut_$abc$128901$new_new_n1608___input_0_4
1 1
.names lut_$abc$128901$new_new_n1584___output_0_0 lut_$abc$128901$new_new_n1607___input_0_0
1 1
.names lut_$abc$128901$new_new_n1584___output_0_0 lut_$abc$128901$new_new_n1592___input_0_4
1 1
.names lut_$abc$128901$new_new_n1584___output_0_0 lut_$abc$128901$new_new_n1586___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1585___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1593___input_0_5
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1606___input_0_4
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1604___input_0_4
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1595___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1585___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1593___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1606___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1604___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1595___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1585___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1593___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1606___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1604___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n1595___input_0_4
1 1
.names lut_$abc$128901$new_new_n1585___output_0_0 lut_$abc$128901$new_new_n1608___input_0_0
1 1
.names lut_$abc$128901$new_new_n1585___output_0_0 lut_$abc$128901$new_new_n1592___input_0_1
1 1
.names lut_$abc$128901$new_new_n1585___output_0_0 lut_$abc$128901$new_new_n1586___input_0_5
1 1
.names lut_$abc$128901$new_new_n1586___output_0_0 lut_$abc$128901$abc$39355$li0497_li0497_input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1598___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1587___input_0_4
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1591___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1598___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1587___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1591___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1598___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1587___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n1591___input_0_1
1 1
.names lut_$abc$128901$new_new_n1587___output_0_0 lut_$abc$128901$new_new_n1598___input_0_0
1 1
.names lut_$abc$128901$new_new_n1587___output_0_0 lut_$abc$128901$abc$39355$li0497_li0497_input_0_3
1 1
.names lut_$abc$128901$new_new_n1587___output_0_0 lut_$abc$128901$new_new_n1591___input_0_3
1 1
.names lut_$abc$128901$new_new_n1588___output_0_0 lut_$abc$128901$new_new_n1598___input_0_5
1 1
.names lut_$abc$128901$new_new_n1588___output_0_0 lut_$abc$128901$abc$39355$li0497_li0497_input_0_2
1 1
.names lut_$abc$128901$new_new_n1588___output_0_0 lut_$abc$128901$new_new_n1591___input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0497_li0497_output_0_0 dffre_u_dct2d.dcto_1[7]_input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1590___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1601___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1599___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1590___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1601___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1599___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1590___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1601___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1599___input_0_0
1 1
.names lut_$abc$128901$new_new_n1590___output_0_0 lut_$abc$128901$new_new_n1598___input_0_4
1 1
.names lut_$abc$128901$new_new_n1590___output_0_0 lut_$abc$128901$new_new_n1591___input_0_4
1 1
.names lut_$abc$128901$new_new_n1591___output_0_0 lut_$abc$128901$abc$39355$li0498_li0498_input_0_4
1 1
.names lut_$abc$128901$new_new_n1592___output_0_0 lut_$abc$128901$new_new_n1597___input_0_5
1 1
.names lut_$abc$128901$new_new_n1592___output_0_0 lut_$abc$128901$abc$39355$li0498_li0498_input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1609___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1597___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1593___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1605___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1609___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1597___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1593___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1605___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1609___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1597___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1593___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n1605___input_0_3
1 1
.names lut_$abc$128901$new_new_n1593___output_0_0 lut_$abc$128901$new_new_n1607___input_0_1
1 1
.names lut_$abc$128901$new_new_n1593___output_0_0 lut_$abc$128901$abc$39355$li0498_li0498_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0498_li0498_output_0_0 dffre_u_dct2d.dcto_1[8]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1595___output_0_0 lut_$abc$128901$new_new_n1609___input_0_0
1 1
.names lut_$abc$128901$new_new_n1595___output_0_0 lut_$abc$128901$new_new_n1597___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1596___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1613___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1611___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1605___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1596___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1613___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1611___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1605___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1596___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1613___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1611___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n1605___input_0_4
1 1
.names lut_$abc$128901$new_new_n1596___output_0_0 lut_$abc$128901$new_new_n1609___input_0_3
1 1
.names lut_$abc$128901$new_new_n1596___output_0_0 lut_$abc$128901$new_new_n1597___input_0_4
1 1
.names lut_$abc$128901$new_new_n1597___output_0_0 lut_$abc$128901$abc$39355$li0499_li0499_input_0_1
1 1
.names lut_$abc$128901$new_new_n1598___output_0_0 lut_$abc$128901$new_new_n1638___input_0_0
1 1
.names lut_$abc$128901$new_new_n1598___output_0_0 lut_$abc$128901$new_new_n1618___input_0_3
1 1
.names lut_$abc$128901$new_new_n1598___output_0_0 lut_$abc$128901$abc$39355$li0499_li0499_input_0_3
1 1
.names lut_$abc$128901$new_new_n1598___output_0_0 lut_$abc$128901$new_new_n1631___input_0_0
1 1
.names lut_$abc$128901$new_new_n1598___output_0_0 lut_$abc$128901$new_new_n1603___input_0_5
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1617___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1616___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1599___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1603___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1617___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1616___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1599___input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1603___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1617___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1616___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1599___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n1603___input_0_2
1 1
.names lut_$abc$128901$new_new_n1599___output_0_0 lut_$abc$128901$abc$39355$li0499_li0499_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0499_li0499_output_0_0 dffre_u_dct2d.dcto_1[9]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1601___output_0_0 lut_$abc$128901$new_new_n1617___input_0_4
1 1
.names lut_$abc$128901$new_new_n1601___output_0_0 lut_$abc$128901$new_new_n1616___input_0_4
1 1
.names lut_$abc$128901$new_new_n1601___output_0_0 lut_$abc$128901$new_new_n1603___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1602___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1621___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1619___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1602___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1621___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1619___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1602___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1621___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n1619___input_0_5
1 1
.names lut_$abc$128901$new_new_n1602___output_0_0 lut_$abc$128901$new_new_n1617___input_0_3
1 1
.names lut_$abc$128901$new_new_n1602___output_0_0 lut_$abc$128901$new_new_n1616___input_0_3
1 1
.names lut_$abc$128901$new_new_n1602___output_0_0 lut_$abc$128901$new_new_n1603___input_0_4
1 1
.names lut_$abc$128901$new_new_n1603___output_0_0 lut_$abc$128901$abc$39355$li0500_li0500_input_0_4
1 1
.names lut_$abc$128901$new_new_n1604___output_0_0 lut_$abc$128901$new_new_n1607___input_0_4
1 1
.names lut_$abc$128901$new_new_n1605___output_0_0 lut_$abc$128901$new_new_n1607___input_0_3
1 1
.names lut_$abc$128901$new_new_n1606___output_0_0 lut_$abc$128901$new_new_n1607___input_0_2
1 1
.names lut_$abc$128901$new_new_n1607___output_0_0 lut_$abc$128901$new_new_n1610___input_0_5
1 1
.names lut_$abc$128901$new_new_n1608___output_0_0 lut_$abc$128901$new_new_n1610___input_0_3
1 1
.names lut_$abc$128901$new_new_n1609___output_0_0 lut_$abc$128901$new_new_n1610___input_0_4
1 1
.names lut_$abc$128901$new_new_n1610___output_0_0 lut_$abc$128901$new_new_n1624___input_0_2
1 1
.names lut_$abc$128901$new_new_n1610___output_0_0 lut_$abc$128901$new_new_n1615___input_0_0
1 1
.names lut_$abc$128901$new_new_n1610___output_0_0 lut_$abc$128901$abc$39355$li0500_li0500_input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1624___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1615___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1611___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1624___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1615___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1611___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1624___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1615___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n1611___input_0_0
1 1
.names lut_$abc$128901$new_new_n1611___output_0_0 lut_$abc$128901$abc$39355$li0500_li0500_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0500_li0500_output_0_0 dffre_u_dct2d.dcto_1[10]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1613___output_0_0 lut_$abc$128901$new_new_n1624___input_0_3
1 1
.names lut_$abc$128901$new_new_n1613___output_0_0 lut_$abc$128901$new_new_n1615___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1614___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1632___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1625___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1614___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1632___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1625___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1614___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1632___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n1625___input_0_3
1 1
.names lut_$abc$128901$new_new_n1614___output_0_0 lut_$abc$128901$new_new_n1624___input_0_4
1 1
.names lut_$abc$128901$new_new_n1614___output_0_0 lut_$abc$128901$new_new_n1615___input_0_1
1 1
.names lut_$abc$128901$new_new_n1615___output_0_0 lut_$abc$128901$abc$39355$li0501_li0501_input_0_1
1 1
.names lut_$abc$128901$new_new_n1616___output_0_0 lut_$abc$128901$new_new_n1638___input_0_2
1 1
.names lut_$abc$128901$new_new_n1616___output_0_0 lut_$abc$128901$new_new_n1618___input_0_0
1 1
.names lut_$abc$128901$new_new_n1616___output_0_0 lut_$abc$128901$new_new_n1631___input_0_5
1 1
.names lut_$abc$128901$new_new_n1617___output_0_0 lut_$abc$128901$new_new_n1630___input_0_3
1 1
.names lut_$abc$128901$new_new_n1617___output_0_0 lut_$abc$128901$new_new_n1618___input_0_2
1 1
.names lut_$abc$128901$new_new_n1618___output_0_0 lut_$abc$128901$new_new_n1623___input_0_1
1 1
.names lut_$abc$128901$new_new_n1618___output_0_0 lut_$abc$128901$abc$39355$li0501_li0501_input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1630___input_0_4
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1623___input_0_5
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1627___input_0_4
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1619___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1630___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1623___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1627___input_0_2
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1619___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1630___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1623___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1627___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n1619___input_0_0
1 1
.names lut_$abc$128901$new_new_n1619___output_0_0 lut_$abc$128901$abc$39355$li0501_li0501_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0501_li0501_output_0_0 dffre_u_dct2d.dcto_1[11]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1621___output_0_0 lut_$abc$128901$new_new_n1630___input_0_0
1 1
.names lut_$abc$128901$new_new_n1621___output_0_0 lut_$abc$128901$new_new_n1623___input_0_4
1 1
.names lut_$abc$128901$new_new_n1621___output_0_0 lut_$abc$128901$new_new_n1627___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n1622___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n1628___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1622___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1628___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1622___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n1628___input_0_2
1 1
.names lut_$abc$128901$new_new_n1622___output_0_0 lut_$abc$128901$new_new_n1630___input_0_5
1 1
.names lut_$abc$128901$new_new_n1622___output_0_0 lut_$abc$128901$new_new_n1623___input_0_3
1 1
.names lut_$abc$128901$new_new_n1622___output_0_0 lut_$abc$128901$new_new_n1627___input_0_3
1 1
.names lut_$abc$128901$new_new_n1623___output_0_0 lut_$abc$128901$abc$39355$li0502_li0502_input_0_1
1 1
.names lut_$abc$128901$new_new_n1624___output_0_0 lut_$abc$128901$new_new_n1647___input_0_4
1 1
.names lut_$abc$128901$new_new_n1624___output_0_0 lut_$abc$128901$new_new_n1644___input_0_2
1 1
.names lut_$abc$128901$new_new_n1624___output_0_0 lut_$abc$128901$new_new_n1637___input_0_2
1 1
.names lut_$abc$128901$new_new_n1624___output_0_0 lut_$abc$128901$abc$39355$li0502_li0502_input_0_0
1 1
.names lut_$abc$128901$new_new_n1624___output_0_0 lut_$abc$128901$abc$39355$li0503_li0503_input_0_4
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1635___input_0_5
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1625___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1633___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1635___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1625___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1633___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1635___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1625___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n1633___input_0_5
1 1
.names lut_$abc$128901$new_new_n1625___output_0_0 lut_$abc$128901$abc$39355$li0502_li0502_input_0_4
1 1
.names lut_$abc$128901$new_new_n1625___output_0_0 lut_$abc$128901$abc$39355$li0503_li0503_input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0502_li0502_output_0_0 dffre_u_dct2d.dcto_1[12]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1627___output_0_0 lut_$abc$128901$new_new_n1638___input_0_1
1 1
.names lut_$abc$128901$new_new_n1627___output_0_0 lut_$abc$128901$new_new_n1631___input_0_1
1 1
.names lut_$abc$128901$new_new_n1628___output_0_0 lut_$abc$128901$new_new_n1638___input_0_3
1 1
.names lut_$abc$128901$new_new_n1628___output_0_0 lut_$abc$128901$new_new_n1631___input_0_2
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n1642___input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n1639___input_0_3
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n1629___input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n1639___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n1629___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1646___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1639___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n1629___input_0_0
1 1
.names lut_$abc$128901$new_new_n1629___output_0_0 lut_$abc$128901$new_new_n1638___input_0_4
1 1
.names lut_$abc$128901$new_new_n1629___output_0_0 lut_$abc$128901$new_new_n1631___input_0_3
1 1
.names lut_$abc$128901$new_new_n1630___output_0_0 lut_$abc$128901$new_new_n1638___input_0_5
1 1
.names lut_$abc$128901$new_new_n1630___output_0_0 lut_$abc$128901$new_new_n1631___input_0_4
1 1
.names lut_$abc$128901$new_new_n1631___output_0_0 lut_$abc$128901$abc$39355$li0503_li0503_input_0_1
1 1
.names lut_$abc$128901$new_new_n1632___output_0_0 lut_$abc$128901$new_new_n1647___input_0_1
1 1
.names lut_$abc$128901$new_new_n1632___output_0_0 lut_$abc$128901$new_new_n1644___input_0_3
1 1
.names lut_$abc$128901$new_new_n1632___output_0_0 lut_$abc$128901$new_new_n1637___input_0_3
1 1
.names lut_$abc$128901$new_new_n1632___output_0_0 lut_$abc$128901$abc$39355$li0503_li0503_input_0_0
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1643___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1641___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1635___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1636___input_0_1
1 1
.names RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1633___input_0_1
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1641___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1635___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1636___input_0_4
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1633___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1641___input_0_5
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1635___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1636___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n1633___input_0_3
1 1
.names lut_$abc$128901$new_new_n1633___output_0_0 lut_$abc$128901$new_new_n1647___input_0_5
1 1
.names lut_$abc$128901$new_new_n1633___output_0_0 lut_$abc$128901$new_new_n1644___input_0_1
1 1
.names lut_$abc$128901$new_new_n1633___output_0_0 lut_$abc$128901$new_new_n1637___input_0_1
1 1
.names lut_$abc$128901$new_new_n1633___output_0_0 lut_$abc$128901$abc$39355$li0503_li0503_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0503_li0503_output_0_0 dffre_u_dct2d.dcto_1[13]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1635___output_0_0 lut_$abc$128901$new_new_n1647___input_0_3
1 1
.names lut_$abc$128901$new_new_n1635___output_0_0 lut_$abc$128901$new_new_n1644___input_0_4
1 1
.names lut_$abc$128901$new_new_n1635___output_0_0 lut_$abc$128901$new_new_n1637___input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1643___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1641___input_0_2
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n1636___input_0_0
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1643___input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1641___input_0_3
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1636___input_0_3
1 1
.names lut_$abc$128901$new_new_n1636___output_0_0 lut_$abc$128901$abc$39355$li0505_li0505_input_0_4
1 1
.names lut_$abc$128901$new_new_n1636___output_0_0 lut_$abc$128901$new_new_n1647___input_0_2
1 1
.names lut_$abc$128901$new_new_n1636___output_0_0 lut_$abc$128901$new_new_n1637___input_0_0
1 1
.names lut_$abc$128901$new_new_n1637___output_0_0 lut_$abc$128901$abc$39355$li0504_li0504_input_0_0
1 1
.names lut_$abc$128901$new_new_n1638___output_0_0 lut_$abc$128901$new_new_n1642___input_0_2
1 1
.names lut_$abc$128901$new_new_n1638___output_0_0 lut_$abc$128901$new_new_n1646___input_0_2
1 1
.names lut_$abc$128901$new_new_n1638___output_0_0 lut_$abc$128901$abc$39355$li0504_li0504_input_0_1
1 1
.names lut_$abc$128901$new_new_n1639___output_0_0 lut_$abc$128901$new_new_n1642___input_0_4
1 1
.names lut_$abc$128901$new_new_n1639___output_0_0 lut_$abc$128901$new_new_n1646___input_0_4
1 1
.names lut_$abc$128901$new_new_n1639___output_0_0 lut_$abc$128901$abc$39355$li0504_li0504_input_0_4
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n1642___input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n1646___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$abc$39355$li0504_li0504_input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n1642___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n1646___input_0_5
1 1
.names RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$abc$39355$li0504_li0504_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0504_li0504_output_0_0 dffre_u_dct2d.dcto_1[14]_input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$abc$39355$li0506_li0506_input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$abc$39355$li0505_li0505_input_0_3
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n1641___input_0_4
1 1
.names lut_$abc$128901$new_new_n1641___output_0_0 lut_$abc$128901$abc$39355$li0505_li0505_input_0_2
1 1
.names lut_$abc$128901$new_new_n1641___output_0_0 lut_$abc$128901$new_new_n1647___input_0_0
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n1642___input_0_1
1 1
.names RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n1646___input_0_1
1 1
.names lut_$abc$128901$new_new_n1642___output_0_0 lut_$abc$128901$abc$39355$li0505_li0505_input_0_1
1 1
.names lut_$abc$128901$new_new_n1643___output_0_0 lut_$abc$128901$abc$39355$li0506_li0506_input_0_1
1 1
.names lut_$abc$128901$new_new_n1643___output_0_0 lut_$abc$128901$new_new_n1644___input_0_0
1 1
.names lut_$abc$128901$new_new_n1644___output_0_0 lut_$abc$128901$abc$39355$li0505_li0505_input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0505_li0505_output_0_0 dffre_u_dct2d.dcto_1[15]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1646___output_0_0 lut_$abc$128901$abc$39355$li0506_li0506_input_0_3
1 1
.names lut_$abc$128901$new_new_n1647___output_0_0 lut_$abc$128901$abc$39355$li0506_li0506_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0506_li0506_output_0_0 dffre_u_dct2d.dcto_1[23]_input_0_0
1 1
.names dffre_u_dct2d.dcto_1[3]_output_0_0 lut_$abc$128901$new_new_n1651___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[98]_output_0_0 lut_$abc$128901$new_new_n1651___input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0524_li0524_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 dffre_u_dct2d.even_not_odd_d2_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0523_li0523_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0522_li0522_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0520_li0520_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0521_li0521_input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0519_li0519_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0518_li0518_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0517_li0517_input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0516_li0516_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0515_li0515_input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0514_li0514_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0513_li0513_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0512_li0512_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0511_li0511_input_0_4
1 1
.names dffre_u_dct2d.dcto_1[4]_output_0_0 lut_$abc$128901$new_new_n1652___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[4]_output_0_0 lut_$abc$128901$new_new_n1651___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[99]_output_0_0 lut_$abc$128901$new_new_n1652___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[99]_output_0_0 lut_$abc$128901$new_new_n1651___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[84]_output_0_0 lut_$abc$128901$new_new_n1652___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[84]_output_0_0 lut_$abc$128901$new_new_n1651___input_0_4
1 1
.names lut_$abc$128901$new_new_n1651___output_0_0 lut_$abc$128901$new_new_n1660___input_0_1
1 1
.names lut_$abc$128901$new_new_n1651___output_0_0 lut_$abc$128901$abc$39355$li0511_li0511_input_0_0
1 1
.names lut_$abc$128901$new_new_n1651___output_0_0 lut_$abc$128901$new_new_n1655___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[100]_output_0_0 lut_$abc$128901$new_new_n1660___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[100]_output_0_0 lut_$abc$128901$new_new_n1652___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[100]_output_0_0 lut_$abc$128901$new_new_n1655___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[85]_output_0_0 lut_$abc$128901$new_new_n1660___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[85]_output_0_0 lut_$abc$128901$new_new_n1652___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[85]_output_0_0 lut_$abc$128901$new_new_n1655___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n1656___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n1660___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[5]_output_0_0 lut_$abc$128901$abc$39355$li0511_li0511_input_0_3
1 1
.names dffre_u_dct2d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n1652___input_0_5
1 1
.names dffre_u_dct2d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n1655___input_0_5
1 1
.names lut_$abc$128901$new_new_n1652___output_0_0 lut_$abc$128901$new_new_n1660___input_0_0
1 1
.names lut_$abc$128901$new_new_n1652___output_0_0 lut_$abc$128901$abc$39355$li0511_li0511_input_0_1
1 1
.names lut_$abc$128901$new_new_n1652___output_0_0 lut_$abc$128901$new_new_n1655___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d1[100]_output_0_0 lut_$abc$128901$new_new_n1656___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[100]_output_0_0 lut_$abc$128901$abc$39355$li0511_li0511_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0511_li0511_output_0_0 dffre_u_dct2d.dcto_2[5]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[101]_output_0_0 lut_$abc$128901$new_new_n1654___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[101]_output_0_0 lut_$abc$128901$new_new_n1663___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[101]_output_0_0 lut_$abc$128901$new_new_n1661___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[86]_output_0_0 lut_$abc$128901$new_new_n1654___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[86]_output_0_0 lut_$abc$128901$new_new_n1663___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[86]_output_0_0 lut_$abc$128901$new_new_n1661___input_0_5
1 1
.names dffre_u_dct2d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n1654___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n1663___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[6]_output_0_0 lut_$abc$128901$abc$39355$li0512_li0512_input_0_1
1 1
.names dffre_u_dct2d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n1668___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n1667___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n1659___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n1661___input_0_4
1 1
.names lut_$abc$128901$new_new_n1654___output_0_0 lut_$abc$128901$new_new_n1660___input_0_4
1 1
.names lut_$abc$128901$new_new_n1654___output_0_0 lut_$abc$128901$new_new_n1655___input_0_4
1 1
.names lut_$abc$128901$new_new_n1655___output_0_0 lut_$abc$128901$abc$39355$li0512_li0512_input_0_2
1 1
.names lut_$abc$128901$new_new_n1656___output_0_0 lut_$abc$128901$new_new_n1677___input_0_1
1 1
.names lut_$abc$128901$new_new_n1656___output_0_0 lut_$abc$128901$abc$39355$li0512_li0512_input_0_5
1 1
.names lut_$abc$128901$new_new_n1656___output_0_0 lut_$abc$128901$new_new_n1669___input_0_4
1 1
.names lut_$abc$128901$new_new_n1656___output_0_0 lut_$abc$128901$new_new_n1659___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[101]_output_0_0 lut_$abc$128901$abc$39355$li0512_li0512_input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[101]_output_0_0 lut_$abc$128901$new_new_n1668___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[101]_output_0_0 lut_$abc$128901$new_new_n1667___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[101]_output_0_0 lut_$abc$128901$new_new_n1659___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[86]_output_0_0 lut_$abc$128901$abc$39355$li0512_li0512_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[86]_output_0_0 lut_$abc$128901$new_new_n1668___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[86]_output_0_0 lut_$abc$128901$new_new_n1667___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[86]_output_0_0 lut_$abc$128901$new_new_n1659___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0512_li0512_output_0_0 dffre_u_dct2d.dcto_2[6]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1666___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1668___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1658___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1667___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1666___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1668___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1658___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1667___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1671___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1666___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1663___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1668___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1658___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1667___input_0_5
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1661___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n1665___input_0_4
1 1
.names lut_$abc$128901$new_new_n1658___output_0_0 lut_$abc$128901$new_new_n1659___input_0_1
1 1
.names lut_$abc$128901$new_new_n1659___output_0_0 lut_$abc$128901$abc$39355$li0513_li0513_input_0_1
1 1
.names lut_$abc$128901$new_new_n1660___output_0_0 lut_$abc$128901$new_new_n1705___input_0_1
1 1
.names lut_$abc$128901$new_new_n1660___output_0_0 lut_$abc$128901$new_new_n1689___input_0_0
1 1
.names lut_$abc$128901$new_new_n1660___output_0_0 lut_$abc$128901$abc$39355$li0513_li0513_input_0_2
1 1
.names lut_$abc$128901$new_new_n1660___output_0_0 lut_$abc$128901$new_new_n1664___input_0_0
1 1
.names lut_$abc$128901$new_new_n1660___output_0_0 lut_$abc$128901$new_new_n1682___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1671___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1663___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1661___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[102]_output_0_0 lut_$abc$128901$new_new_n1665___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1671___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1663___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1661___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[87]_output_0_0 lut_$abc$128901$new_new_n1665___input_0_5
1 1
.names lut_$abc$128901$new_new_n1661___output_0_0 lut_$abc$128901$new_new_n1705___input_0_0
1 1
.names lut_$abc$128901$new_new_n1661___output_0_0 lut_$abc$128901$new_new_n1689___input_0_3
1 1
.names lut_$abc$128901$new_new_n1661___output_0_0 lut_$abc$128901$abc$39355$li0513_li0513_input_0_0
1 1
.names lut_$abc$128901$new_new_n1661___output_0_0 lut_$abc$128901$new_new_n1664___input_0_1
1 1
.names lut_$abc$128901$new_new_n1661___output_0_0 lut_$abc$128901$new_new_n1682___input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0513_li0513_output_0_0 dffre_u_dct2d.dcto_2[7]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1663___output_0_0 lut_$abc$128901$new_new_n1680___input_0_0
1 1
.names lut_$abc$128901$new_new_n1663___output_0_0 lut_$abc$128901$new_new_n1664___input_0_2
1 1
.names lut_$abc$128901$new_new_n1664___output_0_0 lut_$abc$128901$abc$39355$li0514_li0514_input_0_2
1 1
.names lut_$abc$128901$new_new_n1664___output_0_0 lut_$abc$128901$new_new_n1673___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[103]_output_0_0 lut_$abc$128901$new_new_n1681___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[103]_output_0_0 lut_$abc$128901$new_new_n1680___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[103]_output_0_0 lut_$abc$128901$new_new_n1673___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[103]_output_0_0 lut_$abc$128901$new_new_n1665___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[88]_output_0_0 lut_$abc$128901$new_new_n1681___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[88]_output_0_0 lut_$abc$128901$new_new_n1680___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[88]_output_0_0 lut_$abc$128901$new_new_n1673___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[88]_output_0_0 lut_$abc$128901$new_new_n1665___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n1681___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n1680___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n1676___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n1675___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n1666___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n1673___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n1665___input_0_2
1 1
.names lut_$abc$128901$new_new_n1665___output_0_0 lut_$abc$128901$abc$39355$li0514_li0514_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[103]_output_0_0 lut_$abc$128901$new_new_n1676___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[103]_output_0_0 lut_$abc$128901$new_new_n1675___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[103]_output_0_0 lut_$abc$128901$new_new_n1666___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[88]_output_0_0 lut_$abc$128901$new_new_n1676___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[88]_output_0_0 lut_$abc$128901$new_new_n1675___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[88]_output_0_0 lut_$abc$128901$new_new_n1666___input_0_4
1 1
.names lut_$abc$128901$new_new_n1666___output_0_0 lut_$abc$128901$new_new_n1677___input_0_4
1 1
.names lut_$abc$128901$new_new_n1666___output_0_0 lut_$abc$128901$abc$39355$li0514_li0514_input_0_0
1 1
.names lut_$abc$128901$new_new_n1667___output_0_0 lut_$abc$128901$new_new_n1677___input_0_5
1 1
.names lut_$abc$128901$new_new_n1667___output_0_0 lut_$abc$128901$new_new_n1669___input_0_2
1 1
.names lut_$abc$128901$new_new_n1668___output_0_0 lut_$abc$128901$new_new_n1677___input_0_2
1 1
.names lut_$abc$128901$new_new_n1668___output_0_0 lut_$abc$128901$new_new_n1669___input_0_0
1 1
.names lut_$abc$128901$new_new_n1669___output_0_0 lut_$abc$128901$abc$39355$li0514_li0514_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0514_li0514_output_0_0 dffre_u_dct2d.dcto_2[8]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1671___output_0_0 lut_$abc$128901$new_new_n1681___input_0_3
1 1
.names lut_$abc$128901$new_new_n1671___output_0_0 lut_$abc$128901$new_new_n1680___input_0_3
1 1
.names lut_$abc$128901$new_new_n1671___output_0_0 lut_$abc$128901$new_new_n1673___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[104]_output_0_0 lut_$abc$128901$new_new_n1672___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[104]_output_0_0 lut_$abc$128901$new_new_n1688___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[104]_output_0_0 lut_$abc$128901$new_new_n1679___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[89]_output_0_0 lut_$abc$128901$new_new_n1672___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[89]_output_0_0 lut_$abc$128901$new_new_n1688___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[89]_output_0_0 lut_$abc$128901$new_new_n1679___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n1672___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n1688___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n1679___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n1684___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n1674___input_0_0
1 1
.names lut_$abc$128901$new_new_n1672___output_0_0 lut_$abc$128901$new_new_n1681___input_0_1
1 1
.names lut_$abc$128901$new_new_n1672___output_0_0 lut_$abc$128901$new_new_n1680___input_0_4
1 1
.names lut_$abc$128901$new_new_n1672___output_0_0 lut_$abc$128901$new_new_n1673___input_0_4
1 1
.names lut_$abc$128901$new_new_n1673___output_0_0 lut_$abc$128901$abc$39355$li0515_li0515_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[104]_output_0_0 lut_$abc$128901$new_new_n1684___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[104]_output_0_0 lut_$abc$128901$new_new_n1674___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[89]_output_0_0 lut_$abc$128901$new_new_n1684___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d1[89]_output_0_0 lut_$abc$128901$new_new_n1674___input_0_1
1 1
.names lut_$abc$128901$new_new_n1674___output_0_0 lut_$abc$128901$new_new_n1694___input_0_0
1 1
.names lut_$abc$128901$new_new_n1674___output_0_0 lut_$abc$128901$new_new_n1683___input_0_0
1 1
.names lut_$abc$128901$new_new_n1674___output_0_0 lut_$abc$128901$abc$39355$li0515_li0515_input_0_0
1 1
.names lut_$abc$128901$new_new_n1675___output_0_0 lut_$abc$128901$new_new_n1677___input_0_3
1 1
.names lut_$abc$128901$new_new_n1676___output_0_0 lut_$abc$128901$new_new_n1694___input_0_3
1 1
.names lut_$abc$128901$new_new_n1676___output_0_0 lut_$abc$128901$new_new_n1683___input_0_3
1 1
.names lut_$abc$128901$new_new_n1676___output_0_0 lut_$abc$128901$new_new_n1677___input_0_0
1 1
.names lut_$abc$128901$new_new_n1677___output_0_0 lut_$abc$128901$new_new_n1694___input_0_4
1 1
.names lut_$abc$128901$new_new_n1677___output_0_0 lut_$abc$128901$new_new_n1683___input_0_4
1 1
.names lut_$abc$128901$new_new_n1677___output_0_0 lut_$abc$128901$abc$39355$li0515_li0515_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0515_li0515_output_0_0 dffre_u_dct2d.dcto_2[9]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1688___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1679___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1690___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1697___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1688___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1679___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1690___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1697___input_0_4
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1688___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1679___input_0_5
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1690___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1697___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1684___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1692___input_0_4
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1693___input_0_4
1 1
.names dffre_u_dct2d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n1687___input_0_3
1 1
.names lut_$abc$128901$new_new_n1679___output_0_0 lut_$abc$128901$new_new_n1704___input_0_4
1 1
.names lut_$abc$128901$new_new_n1679___output_0_0 lut_$abc$128901$new_new_n1689___input_0_2
1 1
.names lut_$abc$128901$new_new_n1679___output_0_0 lut_$abc$128901$abc$39355$li0516_li0516_input_0_1
1 1
.names lut_$abc$128901$new_new_n1680___output_0_0 lut_$abc$128901$new_new_n1705___input_0_4
1 1
.names lut_$abc$128901$new_new_n1680___output_0_0 lut_$abc$128901$new_new_n1689___input_0_5
1 1
.names lut_$abc$128901$new_new_n1680___output_0_0 lut_$abc$128901$new_new_n1682___input_0_3
1 1
.names lut_$abc$128901$new_new_n1681___output_0_0 lut_$abc$128901$new_new_n1705___input_0_5
1 1
.names lut_$abc$128901$new_new_n1681___output_0_0 lut_$abc$128901$new_new_n1689___input_0_4
1 1
.names lut_$abc$128901$new_new_n1681___output_0_0 lut_$abc$128901$new_new_n1682___input_0_4
1 1
.names lut_$abc$128901$new_new_n1682___output_0_0 lut_$abc$128901$abc$39355$li0516_li0516_input_0_4
1 1
.names lut_$abc$128901$new_new_n1683___output_0_0 lut_$abc$128901$abc$39355$li0516_li0516_input_0_0
1 1
.names lut_$abc$128901$new_new_n1683___output_0_0 lut_$abc$128901$new_new_n1687___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1684___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1692___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1693___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[105]_output_0_0 lut_$abc$128901$new_new_n1687___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1684___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1692___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1693___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[90]_output_0_0 lut_$abc$128901$new_new_n1687___input_0_4
1 1
.names lut_$abc$128901$new_new_n1684___output_0_0 lut_$abc$128901$new_new_n1692___input_0_1
1 1
.names lut_$abc$128901$new_new_n1684___output_0_0 lut_$abc$128901$new_new_n1693___input_0_1
1 1
.names lut_$abc$128901$new_new_n1684___output_0_0 lut_$abc$128901$abc$39355$li0516_li0516_input_0_2
1 1
.names lut_$abc$128901$new_new_n1684___output_0_0 lut_$abc$128901$new_new_n1687___input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0516_li0516_output_0_0 dffre_u_dct2d.dcto_2[10]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[106]_output_0_0 lut_$abc$128901$new_new_n1695___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[106]_output_0_0 lut_$abc$128901$new_new_n1686___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[91]_output_0_0 lut_$abc$128901$new_new_n1695___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d1[91]_output_0_0 lut_$abc$128901$new_new_n1686___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n1695___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n1686___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n1703___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n1690___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n1699___input_0_1
1 1
.names lut_$abc$128901$new_new_n1686___output_0_0 lut_$abc$128901$new_new_n1692___input_0_3
1 1
.names lut_$abc$128901$new_new_n1686___output_0_0 lut_$abc$128901$new_new_n1693___input_0_3
1 1
.names lut_$abc$128901$new_new_n1686___output_0_0 lut_$abc$128901$new_new_n1687___input_0_2
1 1
.names lut_$abc$128901$new_new_n1687___output_0_0 lut_$abc$128901$abc$39355$li0517_li0517_input_0_4
1 1
.names lut_$abc$128901$new_new_n1688___output_0_0 lut_$abc$128901$new_new_n1703___input_0_1
1 1
.names lut_$abc$128901$new_new_n1688___output_0_0 lut_$abc$128901$new_new_n1689___input_0_1
1 1
.names lut_$abc$128901$new_new_n1689___output_0_0 lut_$abc$128901$abc$39355$li0517_li0517_input_0_0
1 1
.names lut_$abc$128901$new_new_n1689___output_0_0 lut_$abc$128901$new_new_n1699___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[106]_output_0_0 lut_$abc$128901$new_new_n1704___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[106]_output_0_0 lut_$abc$128901$new_new_n1703___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[106]_output_0_0 lut_$abc$128901$new_new_n1690___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[106]_output_0_0 lut_$abc$128901$new_new_n1699___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[91]_output_0_0 lut_$abc$128901$new_new_n1704___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[91]_output_0_0 lut_$abc$128901$new_new_n1703___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[91]_output_0_0 lut_$abc$128901$new_new_n1690___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[91]_output_0_0 lut_$abc$128901$new_new_n1699___input_0_2
1 1
.names lut_$abc$128901$new_new_n1690___output_0_0 lut_$abc$128901$new_new_n1704___input_0_1
1 1
.names lut_$abc$128901$new_new_n1690___output_0_0 lut_$abc$128901$abc$39355$li0517_li0517_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0517_li0517_output_0_0 dffre_u_dct2d.dcto_2[11]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1692___output_0_0 lut_$abc$128901$new_new_n1694___input_0_1
1 1
.names lut_$abc$128901$new_new_n1693___output_0_0 lut_$abc$128901$new_new_n1694___input_0_2
1 1
.names lut_$abc$128901$new_new_n1694___output_0_0 lut_$abc$128901$new_new_n1723___input_0_1
1 1
.names lut_$abc$128901$new_new_n1694___output_0_0 lut_$abc$128901$new_new_n1715___input_0_1
1 1
.names lut_$abc$128901$new_new_n1694___output_0_0 lut_$abc$128901$new_new_n1702___input_0_2
1 1
.names lut_$abc$128901$new_new_n1694___output_0_0 lut_$abc$128901$new_new_n1696___input_0_4
1 1
.names lut_$abc$128901$new_new_n1695___output_0_0 lut_$abc$128901$new_new_n1713___input_0_4
1 1
.names lut_$abc$128901$new_new_n1695___output_0_0 lut_$abc$128901$new_new_n1714___input_0_4
1 1
.names lut_$abc$128901$new_new_n1695___output_0_0 lut_$abc$128901$new_new_n1702___input_0_4
1 1
.names lut_$abc$128901$new_new_n1695___output_0_0 lut_$abc$128901$new_new_n1696___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[107]_output_0_0 lut_$abc$128901$new_new_n1713___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[107]_output_0_0 lut_$abc$128901$new_new_n1714___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[107]_output_0_0 lut_$abc$128901$new_new_n1702___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[107]_output_0_0 lut_$abc$128901$new_new_n1696___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[92]_output_0_0 lut_$abc$128901$new_new_n1713___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[92]_output_0_0 lut_$abc$128901$new_new_n1714___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[92]_output_0_0 lut_$abc$128901$new_new_n1702___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d1[92]_output_0_0 lut_$abc$128901$new_new_n1696___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n1713___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n1714___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n1698___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n1702___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n1696___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n1706___input_0_4
1 1
.names lut_$abc$128901$new_new_n1696___output_0_0 lut_$abc$128901$abc$39355$li0518_li0518_input_0_0
1 1
.names lut_$abc$128901$new_new_n1697___output_0_0 lut_$abc$128901$new_new_n1704___input_0_5
1 1
.names lut_$abc$128901$new_new_n1697___output_0_0 lut_$abc$128901$new_new_n1703___input_0_5
1 1
.names lut_$abc$128901$new_new_n1697___output_0_0 lut_$abc$128901$new_new_n1699___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[107]_output_0_0 lut_$abc$128901$new_new_n1698___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[107]_output_0_0 lut_$abc$128901$new_new_n1706___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[92]_output_0_0 lut_$abc$128901$new_new_n1698___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[92]_output_0_0 lut_$abc$128901$new_new_n1706___input_0_2
1 1
.names lut_$abc$128901$new_new_n1698___output_0_0 lut_$abc$128901$new_new_n1704___input_0_3
1 1
.names lut_$abc$128901$new_new_n1698___output_0_0 lut_$abc$128901$new_new_n1703___input_0_3
1 1
.names lut_$abc$128901$new_new_n1698___output_0_0 lut_$abc$128901$new_new_n1699___input_0_3
1 1
.names lut_$abc$128901$new_new_n1699___output_0_0 lut_$abc$128901$abc$39355$li0518_li0518_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0518_li0518_output_0_0 dffre_u_dct2d.dcto_2[12]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[108]_output_0_0 lut_$abc$128901$new_new_n1701___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[108]_output_0_0 lut_$abc$128901$new_new_n1712___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d1[93]_output_0_0 lut_$abc$128901$new_new_n1701___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[93]_output_0_0 lut_$abc$128901$new_new_n1712___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n1701___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n1710___input_0_4
1 1
.names dffre_u_dct2d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n1719___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n1718___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n1707___input_0_4
1 1
.names dffre_u_dct2d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n1712___input_0_2
1 1
.names lut_$abc$128901$new_new_n1701___output_0_0 lut_$abc$128901$new_new_n1713___input_0_2
1 1
.names lut_$abc$128901$new_new_n1701___output_0_0 lut_$abc$128901$new_new_n1714___input_0_2
1 1
.names lut_$abc$128901$new_new_n1701___output_0_0 lut_$abc$128901$new_new_n1702___input_0_1
1 1
.names lut_$abc$128901$new_new_n1702___output_0_0 lut_$abc$128901$abc$39355$li0519_li0519_input_0_2
1 1
.names lut_$abc$128901$new_new_n1703___output_0_0 lut_$abc$128901$new_new_n1705___input_0_3
1 1
.names lut_$abc$128901$new_new_n1704___output_0_0 lut_$abc$128901$new_new_n1705___input_0_2
1 1
.names lut_$abc$128901$new_new_n1705___output_0_0 lut_$abc$128901$new_new_n1727___input_0_0
1 1
.names lut_$abc$128901$new_new_n1705___output_0_0 lut_$abc$128901$new_new_n1721___input_0_0
1 1
.names lut_$abc$128901$new_new_n1705___output_0_0 lut_$abc$128901$new_new_n1710___input_0_2
1 1
.names lut_$abc$128901$new_new_n1705___output_0_0 lut_$abc$128901$new_new_n1707___input_0_2
1 1
.names lut_$abc$128901$new_new_n1706___output_0_0 lut_$abc$128901$new_new_n1710___input_0_1
1 1
.names lut_$abc$128901$new_new_n1706___output_0_0 lut_$abc$128901$new_new_n1719___input_0_1
1 1
.names lut_$abc$128901$new_new_n1706___output_0_0 lut_$abc$128901$new_new_n1718___input_0_1
1 1
.names lut_$abc$128901$new_new_n1706___output_0_0 lut_$abc$128901$new_new_n1707___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[108]_output_0_0 lut_$abc$128901$new_new_n1710___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[108]_output_0_0 lut_$abc$128901$new_new_n1719___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[108]_output_0_0 lut_$abc$128901$new_new_n1718___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[108]_output_0_0 lut_$abc$128901$new_new_n1707___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[93]_output_0_0 lut_$abc$128901$new_new_n1710___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[93]_output_0_0 lut_$abc$128901$new_new_n1719___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[93]_output_0_0 lut_$abc$128901$new_new_n1718___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[93]_output_0_0 lut_$abc$128901$new_new_n1707___input_0_0
1 1
.names lut_$abc$128901$new_new_n1707___output_0_0 lut_$abc$128901$abc$39355$li0519_li0519_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0519_li0519_output_0_0 dffre_u_dct2d.dcto_2[13]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[109]_output_0_0 lut_$abc$128901$new_new_n1720___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d1[109]_output_0_0 lut_$abc$128901$new_new_n1709___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[94]_output_0_0 lut_$abc$128901$new_new_n1720___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[94]_output_0_0 lut_$abc$128901$new_new_n1709___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n1722___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n1711___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n1720___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n1709___input_0_4
1 1
.names lut_$abc$128901$new_new_n1709___output_0_0 lut_$abc$128901$new_new_n1710___input_0_3
1 1
.names lut_$abc$128901$new_new_n1709___output_0_0 lut_$abc$128901$new_new_n1719___input_0_0
1 1
.names lut_$abc$128901$new_new_n1709___output_0_0 lut_$abc$128901$new_new_n1718___input_0_0
1 1
.names lut_$abc$128901$new_new_n1710___output_0_0 lut_$abc$128901$abc$39355$li0520_li0520_input_0_1
1 1
.names dffre_u_dct2d.romedatao_d1[109]_output_0_0 lut_$abc$128901$new_new_n1722___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[109]_output_0_0 lut_$abc$128901$new_new_n1711___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[94]_output_0_0 lut_$abc$128901$new_new_n1722___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[94]_output_0_0 lut_$abc$128901$new_new_n1711___input_0_4
1 1
.names lut_$abc$128901$new_new_n1711___output_0_0 lut_$abc$128901$new_new_n1723___input_0_0
1 1
.names lut_$abc$128901$new_new_n1711___output_0_0 lut_$abc$128901$abc$39355$li0520_li0520_input_0_3
1 1
.names lut_$abc$128901$new_new_n1712___output_0_0 lut_$abc$128901$new_new_n1723___input_0_4
1 1
.names lut_$abc$128901$new_new_n1712___output_0_0 lut_$abc$128901$abc$39355$li0520_li0520_input_0_2
1 1
.names lut_$abc$128901$new_new_n1713___output_0_0 lut_$abc$128901$new_new_n1723___input_0_3
1 1
.names lut_$abc$128901$new_new_n1713___output_0_0 lut_$abc$128901$new_new_n1715___input_0_3
1 1
.names lut_$abc$128901$new_new_n1714___output_0_0 lut_$abc$128901$new_new_n1723___input_0_2
1 1
.names lut_$abc$128901$new_new_n1714___output_0_0 lut_$abc$128901$new_new_n1715___input_0_2
1 1
.names lut_$abc$128901$new_new_n1715___output_0_0 lut_$abc$128901$abc$39355$li0520_li0520_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0520_li0520_output_0_0 dffre_u_dct2d.dcto_2[14]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[110]_output_0_0 lut_$abc$128901$new_new_n1717___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[110]_output_0_0 lut_$abc$128901$new_new_n1728___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d1[95]_output_0_0 lut_$abc$128901$new_new_n1717___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[95]_output_0_0 lut_$abc$128901$new_new_n1728___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n1731___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n1726___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n1717___input_0_4
1 1
.names dffre_u_dct2d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n1722___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n1728___input_0_4
1 1
.names lut_$abc$128901$new_new_n1717___output_0_0 lut_$abc$128901$new_new_n1727___input_0_1
1 1
.names lut_$abc$128901$new_new_n1717___output_0_0 lut_$abc$128901$abc$39355$li0521_li0521_input_0_0
1 1
.names lut_$abc$128901$new_new_n1718___output_0_0 lut_$abc$128901$new_new_n1727___input_0_4
1 1
.names lut_$abc$128901$new_new_n1718___output_0_0 lut_$abc$128901$new_new_n1721___input_0_4
1 1
.names lut_$abc$128901$new_new_n1719___output_0_0 lut_$abc$128901$new_new_n1727___input_0_2
1 1
.names lut_$abc$128901$new_new_n1719___output_0_0 lut_$abc$128901$new_new_n1721___input_0_2
1 1
.names lut_$abc$128901$new_new_n1720___output_0_0 lut_$abc$128901$new_new_n1727___input_0_3
1 1
.names lut_$abc$128901$new_new_n1720___output_0_0 lut_$abc$128901$new_new_n1721___input_0_3
1 1
.names lut_$abc$128901$new_new_n1721___output_0_0 lut_$abc$128901$abc$39355$li0521_li0521_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[110]_output_0_0 lut_$abc$128901$new_new_n1731___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[110]_output_0_0 lut_$abc$128901$new_new_n1726___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[110]_output_0_0 lut_$abc$128901$new_new_n1722___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d1[95]_output_0_0 lut_$abc$128901$new_new_n1731___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[95]_output_0_0 lut_$abc$128901$new_new_n1726___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[95]_output_0_0 lut_$abc$128901$new_new_n1722___input_0_5
1 1
.names lut_$abc$128901$new_new_n1722___output_0_0 lut_$abc$128901$new_new_n1731___input_0_5
1 1
.names lut_$abc$128901$new_new_n1722___output_0_0 lut_$abc$128901$new_new_n1726___input_0_1
1 1
.names lut_$abc$128901$new_new_n1722___output_0_0 lut_$abc$128901$abc$39355$li0521_li0521_input_0_3
1 1
.names lut_$abc$128901$new_new_n1723___output_0_0 lut_$abc$128901$new_new_n1731___input_0_0
1 1
.names lut_$abc$128901$new_new_n1723___output_0_0 lut_$abc$128901$new_new_n1726___input_0_0
1 1
.names lut_$abc$128901$new_new_n1723___output_0_0 lut_$abc$128901$abc$39355$li0521_li0521_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0521_li0521_output_0_0 dffre_u_dct2d.dcto_2[15]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[111]_output_0_0 lut_$abc$128901$new_new_n1725___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d1[111]_output_0_0 lut_$abc$128901$new_new_n1732___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d1[96]_output_0_0 lut_$abc$128901$new_new_n1725___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[96]_output_0_0 lut_$abc$128901$new_new_n1732___input_0_0
1 1
.names dffre_u_dct2d.dcto_1[23]_output_0_0 lut_$abc$128901$new_new_n1734___input_0_4
1 1
.names dffre_u_dct2d.dcto_1[23]_output_0_0 lut_$abc$128901$new_new_n1730___input_0_1
1 1
.names dffre_u_dct2d.dcto_1[23]_output_0_0 lut_$abc$128901$new_new_n1728___input_0_3
1 1
.names dffre_u_dct2d.dcto_1[23]_output_0_0 lut_$abc$128901$new_new_n1725___input_0_2
1 1
.names dffre_u_dct2d.dcto_1[23]_output_0_0 lut_$abc$128901$new_new_n1732___input_0_2
1 1
.names lut_$abc$128901$new_new_n1725___output_0_0 lut_$abc$128901$new_new_n1731___input_0_1
1 1
.names lut_$abc$128901$new_new_n1725___output_0_0 lut_$abc$128901$new_new_n1726___input_0_5
1 1
.names lut_$abc$128901$new_new_n1726___output_0_0 lut_$abc$128901$abc$39355$li0522_li0522_input_0_1
1 1
.names lut_$abc$128901$new_new_n1727___output_0_0 lut_$abc$128901$new_new_n1734___input_0_2
1 1
.names lut_$abc$128901$new_new_n1727___output_0_0 lut_$abc$128901$new_new_n1730___input_0_2
1 1
.names lut_$abc$128901$new_new_n1727___output_0_0 lut_$abc$128901$abc$39355$li0522_li0522_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[111]_output_0_0 lut_$abc$128901$new_new_n1734___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[111]_output_0_0 lut_$abc$128901$new_new_n1730___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d1[111]_output_0_0 lut_$abc$128901$new_new_n1728___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d1[96]_output_0_0 lut_$abc$128901$new_new_n1734___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[96]_output_0_0 lut_$abc$128901$new_new_n1730___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[96]_output_0_0 lut_$abc$128901$new_new_n1728___input_0_0
1 1
.names lut_$abc$128901$new_new_n1728___output_0_0 lut_$abc$128901$new_new_n1734___input_0_5
1 1
.names lut_$abc$128901$new_new_n1728___output_0_0 lut_$abc$128901$new_new_n1730___input_0_5
1 1
.names lut_$abc$128901$new_new_n1728___output_0_0 lut_$abc$128901$abc$39355$li0522_li0522_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0522_li0522_output_0_0 dffre_u_dct2d.dcto_2[16]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[97]_output_0_0 lut_$abc$128901$new_new_n1734___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d1[97]_output_0_0 lut_$abc$128901$new_new_n1730___input_0_4
1 1
.names lut_$abc$128901$new_new_n1730___output_0_0 lut_$abc$128901$abc$39355$li0523_li0523_input_0_3
1 1
.names lut_$abc$128901$new_new_n1731___output_0_0 lut_$abc$128901$abc$39355$li0524_li0524_input_0_2
1 1
.names lut_$abc$128901$new_new_n1731___output_0_0 lut_$abc$128901$abc$39355$li0523_li0523_input_0_2
1 1
.names dffre_u_dct2d.romedatao_d1[97]_output_0_0 lut_$abc$128901$abc$39355$li0524_li0524_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[97]_output_0_0 lut_$abc$128901$new_new_n1732___input_0_1
1 1
.names lut_$abc$128901$new_new_n1732___output_0_0 lut_$abc$128901$abc$39355$li0524_li0524_input_0_3
1 1
.names lut_$abc$128901$new_new_n1732___output_0_0 lut_$abc$128901$abc$39355$li0523_li0523_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0523_li0523_output_0_0 dffre_u_dct2d.dcto_2[17]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1734___output_0_0 lut_$abc$128901$abc$39355$li0524_li0524_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0524_li0524_output_0_0 dffre_u_dct2d.dcto_2[23]_input_0_0
1 1
.names dffre_u_dct2d.dcto_2[5]_output_0_0 lut_$abc$128901$new_new_n1739___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[5]_output_0_0 lut_$abc$128901$new_new_n1742___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[70]_output_0_0 lut_$abc$128901$new_new_n1739___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[70]_output_0_0 lut_$abc$128901$new_new_n1742___input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0544_li0544_input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 dffre_u_dct2d.even_not_odd_d3_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0543_li0543_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0542_li0542_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0538_li0538_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0539_li0539_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0537_li0537_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0540_li0540_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0535_li0535_input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0541_li0541_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0536_li0536_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0533_li0533_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0534_li0534_input_0_5
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0532_li0532_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0531_li0531_input_0_3
1 1
.names dffre_u_dct2d.dcto_2[6]_output_0_0 lut_$abc$128901$new_new_n1739___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[6]_output_0_0 lut_$abc$128901$new_new_n1742___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[71]_output_0_0 lut_$abc$128901$new_new_n1739___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[71]_output_0_0 lut_$abc$128901$new_new_n1742___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[56]_output_0_0 lut_$abc$128901$new_new_n1739___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[56]_output_0_0 lut_$abc$128901$new_new_n1742___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[72]_output_0_0 lut_$abc$128901$new_new_n1743___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[72]_output_0_0 lut_$abc$128901$new_new_n1750___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[72]_output_0_0 lut_$abc$128901$new_new_n1738___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[57]_output_0_0 lut_$abc$128901$new_new_n1743___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[57]_output_0_0 lut_$abc$128901$new_new_n1750___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[57]_output_0_0 lut_$abc$128901$new_new_n1738___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n1746___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n1745___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n1743___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n1750___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n1738___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[7]_output_0_0 lut_$abc$128901$abc$39355$li0531_li0531_input_0_1
1 1
.names dffre_u_dct2d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n1741___input_0_1
1 1
.names lut_$abc$128901$new_new_n1738___output_0_0 lut_$abc$128901$new_new_n1781___input_0_4
1 1
.names lut_$abc$128901$new_new_n1738___output_0_0 lut_$abc$128901$new_new_n1748___input_0_4
1 1
.names lut_$abc$128901$new_new_n1738___output_0_0 lut_$abc$128901$abc$39355$li0532_li0532_input_0_0
1 1
.names lut_$abc$128901$new_new_n1738___output_0_0 lut_$abc$128901$abc$39355$li0531_li0531_input_0_0
1 1
.names lut_$abc$128901$new_new_n1739___output_0_0 lut_$abc$128901$new_new_n1781___input_0_0
1 1
.names lut_$abc$128901$new_new_n1739___output_0_0 lut_$abc$128901$new_new_n1748___input_0_0
1 1
.names lut_$abc$128901$new_new_n1739___output_0_0 lut_$abc$128901$abc$39355$li0532_li0532_input_0_2
1 1
.names lut_$abc$128901$new_new_n1739___output_0_0 lut_$abc$128901$abc$39355$li0531_li0531_input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[72]_output_0_0 lut_$abc$128901$new_new_n1746___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[72]_output_0_0 lut_$abc$128901$new_new_n1745___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[72]_output_0_0 lut_$abc$128901$abc$39355$li0531_li0531_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[72]_output_0_0 lut_$abc$128901$new_new_n1741___input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0531_li0531_output_0_0 dffre_u_dct2d.dcto_3[7]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[73]_output_0_0 lut_$abc$128901$new_new_n1746___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[73]_output_0_0 lut_$abc$128901$new_new_n1745___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[73]_output_0_0 lut_$abc$128901$new_new_n1741___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[58]_output_0_0 lut_$abc$128901$new_new_n1746___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[58]_output_0_0 lut_$abc$128901$new_new_n1745___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[58]_output_0_0 lut_$abc$128901$new_new_n1741___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n1746___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n1745___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n1743___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n1748___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n1741___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n1782___input_0_1
1 1
.names lut_$abc$128901$new_new_n1741___output_0_0 lut_$abc$128901$abc$39355$li0532_li0532_input_0_1
1 1
.names lut_$abc$128901$new_new_n1742___output_0_0 lut_$abc$128901$new_new_n1781___input_0_1
1 1
.names lut_$abc$128901$new_new_n1742___output_0_0 lut_$abc$128901$new_new_n1748___input_0_1
1 1
.names lut_$abc$128901$new_new_n1742___output_0_0 lut_$abc$128901$abc$39355$li0532_li0532_input_0_5
1 1
.names dffre_u_dct2d.romodatao_d2[73]_output_0_0 lut_$abc$128901$new_new_n1743___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[73]_output_0_0 lut_$abc$128901$new_new_n1750___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[58]_output_0_0 lut_$abc$128901$new_new_n1743___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[58]_output_0_0 lut_$abc$128901$new_new_n1750___input_0_4
1 1
.names lut_$abc$128901$new_new_n1743___output_0_0 lut_$abc$128901$new_new_n1781___input_0_2
1 1
.names lut_$abc$128901$new_new_n1743___output_0_0 lut_$abc$128901$new_new_n1748___input_0_2
1 1
.names lut_$abc$128901$new_new_n1743___output_0_0 lut_$abc$128901$abc$39355$li0532_li0532_input_0_4
1 1
.names lut_$abc$128901$new_new_n1743___output_0_0 lut_$abc$128901$new_new_n1782___input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0532_li0532_output_0_0 dffre_u_dct2d.dcto_3[8]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1745___output_0_0 lut_$abc$128901$new_new_n1760___input_0_4
1 1
.names lut_$abc$128901$new_new_n1745___output_0_0 lut_$abc$128901$new_new_n1753___input_0_0
1 1
.names lut_$abc$128901$new_new_n1745___output_0_0 lut_$abc$128901$new_new_n1747___input_0_1
1 1
.names lut_$abc$128901$new_new_n1746___output_0_0 lut_$abc$128901$new_new_n1760___input_0_3
1 1
.names lut_$abc$128901$new_new_n1746___output_0_0 lut_$abc$128901$new_new_n1753___input_0_1
1 1
.names lut_$abc$128901$new_new_n1746___output_0_0 lut_$abc$128901$new_new_n1747___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[74]_output_0_0 lut_$abc$128901$new_new_n1760___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[74]_output_0_0 lut_$abc$128901$new_new_n1753___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d2[74]_output_0_0 lut_$abc$128901$new_new_n1747___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[59]_output_0_0 lut_$abc$128901$new_new_n1760___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[59]_output_0_0 lut_$abc$128901$new_new_n1753___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[59]_output_0_0 lut_$abc$128901$new_new_n1747___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n1760___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n1754___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n1749___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n1753___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n1747___input_0_2
1 1
.names lut_$abc$128901$new_new_n1747___output_0_0 lut_$abc$128901$abc$39355$li0533_li0533_input_0_3
1 1
.names lut_$abc$128901$new_new_n1748___output_0_0 lut_$abc$128901$abc$39355$li0533_li0533_input_0_1
1 1
.names lut_$abc$128901$new_new_n1748___output_0_0 lut_$abc$128901$abc$39355$li0534_li0534_input_0_1
1 1
.names lut_$abc$128901$new_new_n1748___output_0_0 lut_$abc$128901$new_new_n1757___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[74]_output_0_0 lut_$abc$128901$new_new_n1754___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d2[74]_output_0_0 lut_$abc$128901$new_new_n1749___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[59]_output_0_0 lut_$abc$128901$new_new_n1754___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[59]_output_0_0 lut_$abc$128901$new_new_n1749___input_0_3
1 1
.names lut_$abc$128901$new_new_n1749___output_0_0 lut_$abc$128901$abc$39355$li0533_li0533_input_0_4
1 1
.names lut_$abc$128901$new_new_n1749___output_0_0 lut_$abc$128901$abc$39355$li0534_li0534_input_0_2
1 1
.names lut_$abc$128901$new_new_n1749___output_0_0 lut_$abc$128901$new_new_n1781___input_0_5
1 1
.names lut_$abc$128901$new_new_n1749___output_0_0 lut_$abc$128901$new_new_n1782___input_0_4
1 1
.names lut_$abc$128901$new_new_n1749___output_0_0 lut_$abc$128901$new_new_n1757___input_0_1
1 1
.names lut_$abc$128901$new_new_n1750___output_0_0 lut_$abc$128901$abc$39355$li0533_li0533_input_0_2
1 1
.names lut_$abc$128901$new_new_n1750___output_0_0 lut_$abc$128901$abc$39355$li0534_li0534_input_0_4
1 1
.names lut_$abc$128901$new_new_n1750___output_0_0 lut_$abc$128901$new_new_n1781___input_0_3
1 1
.names lut_$abc$128901$new_new_n1750___output_0_0 lut_$abc$128901$new_new_n1782___input_0_3
1 1
.names lut_$abc$128901$new_new_n1750___output_0_0 lut_$abc$128901$new_new_n1757___input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0533_li0533_output_0_0 dffre_u_dct2d.dcto_3[9]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1759___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1752___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1765___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1759___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1752___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1765___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1785___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1758___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1783___input_0_2
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1759___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1752___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1765___input_0_2
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1754___input_0_2
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1762___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n1756___input_0_4
1 1
.names lut_$abc$128901$new_new_n1752___output_0_0 lut_$abc$128901$new_new_n1760___input_0_5
1 1
.names lut_$abc$128901$new_new_n1752___output_0_0 lut_$abc$128901$new_new_n1753___input_0_2
1 1
.names lut_$abc$128901$new_new_n1753___output_0_0 lut_$abc$128901$abc$39355$li0534_li0534_input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1785___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1758___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1783___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1754___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1762___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[75]_output_0_0 lut_$abc$128901$new_new_n1756___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1785___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1758___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1783___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1754___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1762___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[60]_output_0_0 lut_$abc$128901$new_new_n1756___input_0_2
1 1
.names lut_$abc$128901$new_new_n1754___output_0_0 lut_$abc$128901$new_new_n1786___input_0_1
1 1
.names lut_$abc$128901$new_new_n1754___output_0_0 lut_$abc$128901$abc$39355$li0534_li0534_input_0_0
1 1
.names lut_$abc$128901$new_new_n1754___output_0_0 lut_$abc$128901$new_new_n1782___input_0_0
1 1
.names lut_$abc$128901$new_new_n1754___output_0_0 lut_$abc$128901$new_new_n1757___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0534_li0534_output_0_0 dffre_u_dct2d.dcto_3[10]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1756___output_0_0 lut_$abc$128901$new_new_n1757___input_0_4
1 1
.names lut_$abc$128901$new_new_n1757___output_0_0 lut_$abc$128901$abc$39355$li0535_li0535_input_0_2
1 1
.names lut_$abc$128901$new_new_n1757___output_0_0 lut_$abc$128901$new_new_n1772___input_0_5
1 1
.names lut_$abc$128901$new_new_n1757___output_0_0 lut_$abc$128901$new_new_n1764___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1788___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1785___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1784___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1758___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1783___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1787___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1772___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1764___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1788___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1785___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1784___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1758___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1783___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1787___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1772___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1764___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1769___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1767___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1788___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1785___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1784___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1758___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1783___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1759___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1765___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1787___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1772___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n1764___input_0_4
1 1
.names lut_$abc$128901$new_new_n1758___output_0_0 lut_$abc$128901$abc$39355$li0535_li0535_input_0_0
1 1
.names lut_$abc$128901$new_new_n1758___output_0_0 lut_$abc$128901$new_new_n1782___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1769___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1767___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1759___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[76]_output_0_0 lut_$abc$128901$new_new_n1765___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1769___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1767___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1759___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[61]_output_0_0 lut_$abc$128901$new_new_n1765___input_0_1
1 1
.names lut_$abc$128901$new_new_n1759___output_0_0 lut_$abc$128901$new_new_n1777___input_0_0
1 1
.names lut_$abc$128901$new_new_n1759___output_0_0 lut_$abc$128901$abc$39355$li0535_li0535_input_0_3
1 1
.names lut_$abc$128901$new_new_n1759___output_0_0 lut_$abc$128901$new_new_n1766___input_0_3
1 1
.names lut_$abc$128901$new_new_n1760___output_0_0 lut_$abc$128901$abc$39355$li0538_li0538_input_0_0
1 1
.names lut_$abc$128901$new_new_n1760___output_0_0 lut_$abc$128901$new_new_n1795___input_0_4
1 1
.names lut_$abc$128901$new_new_n1760___output_0_0 lut_$abc$128901$abc$39355$li0535_li0535_input_0_4
1 1
.names lut_$abc$128901$new_new_n1760___output_0_0 lut_$abc$128901$new_new_n1766___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0535_li0535_output_0_0 dffre_u_dct2d.dcto_3[11]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1762___output_0_0 lut_$abc$128901$new_new_n1772___input_0_3
1 1
.names lut_$abc$128901$new_new_n1762___output_0_0 lut_$abc$128901$new_new_n1764___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1773___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1788___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1784___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1787___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1763___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1776___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1773___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1788___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1784___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1787___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1763___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1776___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1778___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1767___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1773___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1788___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1784___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1787___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1763___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1776___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n1771___input_0_4
1 1
.names lut_$abc$128901$new_new_n1763___output_0_0 lut_$abc$128901$new_new_n1772___input_0_2
1 1
.names lut_$abc$128901$new_new_n1763___output_0_0 lut_$abc$128901$new_new_n1764___input_0_2
1 1
.names lut_$abc$128901$new_new_n1764___output_0_0 lut_$abc$128901$abc$39355$li0536_li0536_input_0_2
1 1
.names lut_$abc$128901$new_new_n1765___output_0_0 lut_$abc$128901$new_new_n1778___input_0_4
1 1
.names lut_$abc$128901$new_new_n1765___output_0_0 lut_$abc$128901$new_new_n1766___input_0_2
1 1
.names lut_$abc$128901$new_new_n1766___output_0_0 lut_$abc$128901$abc$39355$li0536_li0536_input_0_0
1 1
.names lut_$abc$128901$new_new_n1766___output_0_0 lut_$abc$128901$new_new_n1771___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1778___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1777___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1767___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[77]_output_0_0 lut_$abc$128901$new_new_n1771___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1778___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1777___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1767___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[62]_output_0_0 lut_$abc$128901$new_new_n1771___input_0_2
1 1
.names lut_$abc$128901$new_new_n1767___output_0_0 lut_$abc$128901$new_new_n1777___input_0_5
1 1
.names lut_$abc$128901$new_new_n1767___output_0_0 lut_$abc$128901$abc$39355$li0536_li0536_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0536_li0536_output_0_0 dffre_u_dct2d.dcto_3[12]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1769___output_0_0 lut_$abc$128901$new_new_n1778___input_0_3
1 1
.names lut_$abc$128901$new_new_n1769___output_0_0 lut_$abc$128901$new_new_n1777___input_0_3
1 1
.names lut_$abc$128901$new_new_n1769___output_0_0 lut_$abc$128901$new_new_n1771___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d2[78]_output_0_0 lut_$abc$128901$new_new_n1770___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[78]_output_0_0 lut_$abc$128901$new_new_n1779___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[63]_output_0_0 lut_$abc$128901$new_new_n1770___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[63]_output_0_0 lut_$abc$128901$new_new_n1779___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n1775___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n1789___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n1770___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n1773___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n1779___input_0_3
1 1
.names lut_$abc$128901$new_new_n1770___output_0_0 lut_$abc$128901$new_new_n1778___input_0_1
1 1
.names lut_$abc$128901$new_new_n1770___output_0_0 lut_$abc$128901$new_new_n1777___input_0_1
1 1
.names lut_$abc$128901$new_new_n1770___output_0_0 lut_$abc$128901$new_new_n1771___input_0_1
1 1
.names lut_$abc$128901$new_new_n1771___output_0_0 lut_$abc$128901$abc$39355$li0537_li0537_input_0_0
1 1
.names lut_$abc$128901$new_new_n1772___output_0_0 lut_$abc$128901$abc$39355$li0537_li0537_input_0_1
1 1
.names lut_$abc$128901$new_new_n1772___output_0_0 lut_$abc$128901$new_new_n1776___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[78]_output_0_0 lut_$abc$128901$new_new_n1775___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[78]_output_0_0 lut_$abc$128901$new_new_n1789___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[78]_output_0_0 lut_$abc$128901$new_new_n1773___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[63]_output_0_0 lut_$abc$128901$new_new_n1775___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[63]_output_0_0 lut_$abc$128901$new_new_n1789___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[63]_output_0_0 lut_$abc$128901$new_new_n1773___input_0_4
1 1
.names lut_$abc$128901$new_new_n1773___output_0_0 lut_$abc$128901$abc$39355$li0537_li0537_input_0_3
1 1
.names lut_$abc$128901$new_new_n1773___output_0_0 lut_$abc$128901$new_new_n1786___input_0_0
1 1
.names lut_$abc$128901$new_new_n1773___output_0_0 lut_$abc$128901$new_new_n1776___input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0537_li0537_output_0_0 dffre_u_dct2d.dcto_3[13]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[79]_output_0_0 lut_$abc$128901$new_new_n1791___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[79]_output_0_0 lut_$abc$128901$new_new_n1775___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[64]_output_0_0 lut_$abc$128901$new_new_n1791___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[64]_output_0_0 lut_$abc$128901$new_new_n1775___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n1791___input_0_2
1 1
.names dffre_u_dct2d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n1775___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n1779___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n1794___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n1793___input_0_0
1 1
.names lut_$abc$128901$new_new_n1775___output_0_0 lut_$abc$128901$new_new_n1789___input_0_5
1 1
.names lut_$abc$128901$new_new_n1775___output_0_0 lut_$abc$128901$new_new_n1786___input_0_3
1 1
.names lut_$abc$128901$new_new_n1775___output_0_0 lut_$abc$128901$new_new_n1776___input_0_1
1 1
.names lut_$abc$128901$new_new_n1776___output_0_0 lut_$abc$128901$abc$39355$li0538_li0538_input_0_3
1 1
.names lut_$abc$128901$new_new_n1777___output_0_0 lut_$abc$128901$abc$39355$li0538_li0538_input_0_2
1 1
.names lut_$abc$128901$new_new_n1777___output_0_0 lut_$abc$128901$new_new_n1795___input_0_2
1 1
.names lut_$abc$128901$new_new_n1778___output_0_0 lut_$abc$128901$abc$39355$li0538_li0538_input_0_1
1 1
.names lut_$abc$128901$new_new_n1778___output_0_0 lut_$abc$128901$new_new_n1795___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[79]_output_0_0 lut_$abc$128901$new_new_n1779___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[79]_output_0_0 lut_$abc$128901$new_new_n1794___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[79]_output_0_0 lut_$abc$128901$new_new_n1793___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[64]_output_0_0 lut_$abc$128901$new_new_n1779___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[64]_output_0_0 lut_$abc$128901$new_new_n1794___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[64]_output_0_0 lut_$abc$128901$new_new_n1793___input_0_2
1 1
.names lut_$abc$128901$new_new_n1779___output_0_0 lut_$abc$128901$abc$39355$li0538_li0538_input_0_5
1 1
.names lut_$abc$128901$new_new_n1779___output_0_0 lut_$abc$128901$new_new_n1795___input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0538_li0538_output_0_0 dffre_u_dct2d.dcto_3[14]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1781___output_0_0 lut_$abc$128901$new_new_n1804___input_0_0
1 1
.names lut_$abc$128901$new_new_n1781___output_0_0 lut_$abc$128901$new_new_n1790___input_0_0
1 1
.names lut_$abc$128901$new_new_n1782___output_0_0 lut_$abc$128901$new_new_n1804___input_0_4
1 1
.names lut_$abc$128901$new_new_n1782___output_0_0 lut_$abc$128901$new_new_n1790___input_0_3
1 1
.names lut_$abc$128901$new_new_n1783___output_0_0 lut_$abc$128901$new_new_n1786___input_0_5
1 1
.names lut_$abc$128901$new_new_n1784___output_0_0 lut_$abc$128901$new_new_n1786___input_0_4
1 1
.names lut_$abc$128901$new_new_n1785___output_0_0 lut_$abc$128901$new_new_n1786___input_0_2
1 1
.names lut_$abc$128901$new_new_n1786___output_0_0 lut_$abc$128901$new_new_n1804___input_0_2
1 1
.names lut_$abc$128901$new_new_n1786___output_0_0 lut_$abc$128901$new_new_n1790___input_0_1
1 1
.names lut_$abc$128901$new_new_n1787___output_0_0 lut_$abc$128901$new_new_n1789___input_0_4
1 1
.names lut_$abc$128901$new_new_n1788___output_0_0 lut_$abc$128901$new_new_n1789___input_0_2
1 1
.names lut_$abc$128901$new_new_n1789___output_0_0 lut_$abc$128901$new_new_n1804___input_0_5
1 1
.names lut_$abc$128901$new_new_n1789___output_0_0 lut_$abc$128901$new_new_n1790___input_0_4
1 1
.names lut_$abc$128901$new_new_n1790___output_0_0 lut_$abc$128901$new_new_n1792___input_0_2
1 1
.names lut_$abc$128901$new_new_n1790___output_0_0 lut_$abc$128901$new_new_n1800___input_0_2
1 1
.names lut_$abc$128901$new_new_n1791___output_0_0 lut_$abc$128901$new_new_n1803___input_0_3
1 1
.names lut_$abc$128901$new_new_n1791___output_0_0 lut_$abc$128901$new_new_n1802___input_0_3
1 1
.names lut_$abc$128901$new_new_n1791___output_0_0 lut_$abc$128901$new_new_n1792___input_0_3
1 1
.names lut_$abc$128901$new_new_n1791___output_0_0 lut_$abc$128901$new_new_n1800___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d2[80]_output_0_0 lut_$abc$128901$new_new_n1803___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[80]_output_0_0 lut_$abc$128901$new_new_n1802___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[80]_output_0_0 lut_$abc$128901$new_new_n1792___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[80]_output_0_0 lut_$abc$128901$new_new_n1800___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[65]_output_0_0 lut_$abc$128901$new_new_n1803___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[65]_output_0_0 lut_$abc$128901$new_new_n1802___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[65]_output_0_0 lut_$abc$128901$new_new_n1792___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[65]_output_0_0 lut_$abc$128901$new_new_n1800___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n1807___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n1803___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n1802___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[15]_output_0_0 lut_$abc$128901$abc$39355$li0539_li0539_input_0_1
1 1
.names dffre_u_dct2d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n1792___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n1800___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n1798___input_0_0
1 1
.names lut_$abc$128901$new_new_n1792___output_0_0 lut_$abc$128901$abc$39355$li0539_li0539_input_0_5
1 1
.names lut_$abc$128901$new_new_n1793___output_0_0 lut_$abc$128901$new_new_n1795___input_0_0
1 1
.names lut_$abc$128901$new_new_n1794___output_0_0 lut_$abc$128901$new_new_n1807___input_0_0
1 1
.names lut_$abc$128901$new_new_n1794___output_0_0 lut_$abc$128901$new_new_n1795___input_0_5
1 1
.names lut_$abc$128901$new_new_n1794___output_0_0 lut_$abc$128901$new_new_n1798___input_0_1
1 1
.names lut_$abc$128901$new_new_n1795___output_0_0 lut_$abc$128901$new_new_n1807___input_0_4
1 1
.names lut_$abc$128901$new_new_n1795___output_0_0 lut_$abc$128901$abc$39355$li0539_li0539_input_0_0
1 1
.names lut_$abc$128901$new_new_n1795___output_0_0 lut_$abc$128901$new_new_n1798___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[80]_output_0_0 lut_$abc$128901$new_new_n1807___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[80]_output_0_0 lut_$abc$128901$abc$39355$li0539_li0539_input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[80]_output_0_0 lut_$abc$128901$new_new_n1798___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[65]_output_0_0 lut_$abc$128901$new_new_n1807___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[65]_output_0_0 lut_$abc$128901$abc$39355$li0539_li0539_input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[65]_output_0_0 lut_$abc$128901$new_new_n1798___input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0539_li0539_output_0_0 dffre_u_dct2d.dcto_3[15]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[81]_output_0_0 lut_$abc$128901$new_new_n1810___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[81]_output_0_0 lut_$abc$128901$new_new_n1808___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d2[81]_output_0_0 lut_$abc$128901$new_new_n1797___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[66]_output_0_0 lut_$abc$128901$new_new_n1810___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[66]_output_0_0 lut_$abc$128901$new_new_n1808___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[66]_output_0_0 lut_$abc$128901$new_new_n1797___input_0_3
1 1
.names dffre_u_dct2d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n1799___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n1810___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n1808___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n1797___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n1805___input_0_0
1 1
.names lut_$abc$128901$new_new_n1797___output_0_0 lut_$abc$128901$new_new_n1807___input_0_2
1 1
.names lut_$abc$128901$new_new_n1797___output_0_0 lut_$abc$128901$new_new_n1798___input_0_5
1 1
.names lut_$abc$128901$new_new_n1798___output_0_0 lut_$abc$128901$abc$39355$li0540_li0540_input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[81]_output_0_0 lut_$abc$128901$new_new_n1799___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[81]_output_0_0 lut_$abc$128901$new_new_n1805___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[66]_output_0_0 lut_$abc$128901$new_new_n1799___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[66]_output_0_0 lut_$abc$128901$new_new_n1805___input_0_4
1 1
.names lut_$abc$128901$new_new_n1799___output_0_0 lut_$abc$128901$new_new_n1803___input_0_0
1 1
.names lut_$abc$128901$new_new_n1799___output_0_0 lut_$abc$128901$new_new_n1802___input_0_0
1 1
.names lut_$abc$128901$new_new_n1799___output_0_0 lut_$abc$128901$new_new_n1800___input_0_0
1 1
.names lut_$abc$128901$new_new_n1800___output_0_0 lut_$abc$128901$abc$39355$li0540_li0540_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0540_li0540_output_0_0 dffre_u_dct2d.dcto_3[16]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1802___output_0_0 lut_$abc$128901$new_new_n1804___input_0_3
1 1
.names lut_$abc$128901$new_new_n1803___output_0_0 lut_$abc$128901$new_new_n1804___input_0_1
1 1
.names lut_$abc$128901$new_new_n1804___output_0_0 lut_$abc$128901$new_new_n1816___input_0_0
1 1
.names lut_$abc$128901$new_new_n1804___output_0_0 lut_$abc$128901$new_new_n1806___input_0_3
1 1
.names lut_$abc$128901$new_new_n1804___output_0_0 lut_$abc$128901$new_new_n1814___input_0_5
1 1
.names lut_$abc$128901$new_new_n1805___output_0_0 lut_$abc$128901$new_new_n1816___input_0_1
1 1
.names lut_$abc$128901$new_new_n1805___output_0_0 lut_$abc$128901$new_new_n1806___input_0_2
1 1
.names lut_$abc$128901$new_new_n1805___output_0_0 lut_$abc$128901$new_new_n1814___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[82]_output_0_0 lut_$abc$128901$new_new_n1816___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d2[82]_output_0_0 lut_$abc$128901$new_new_n1806___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[82]_output_0_0 lut_$abc$128901$new_new_n1814___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[67]_output_0_0 lut_$abc$128901$new_new_n1816___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[67]_output_0_0 lut_$abc$128901$new_new_n1806___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[67]_output_0_0 lut_$abc$128901$new_new_n1814___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n1818___input_0_5
1 1
.names dffre_u_dct2d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n1816___input_0_2
1 1
.names dffre_u_dct2d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n1812___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n1806___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n1808___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n1814___input_0_3
1 1
.names lut_$abc$128901$new_new_n1806___output_0_0 lut_$abc$128901$abc$39355$li0541_li0541_input_0_0
1 1
.names lut_$abc$128901$new_new_n1807___output_0_0 lut_$abc$128901$new_new_n1818___input_0_2
1 1
.names lut_$abc$128901$new_new_n1807___output_0_0 lut_$abc$128901$new_new_n1812___input_0_2
1 1
.names lut_$abc$128901$new_new_n1807___output_0_0 lut_$abc$128901$abc$39355$li0541_li0541_input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[82]_output_0_0 lut_$abc$128901$new_new_n1818___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[82]_output_0_0 lut_$abc$128901$new_new_n1812___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[82]_output_0_0 lut_$abc$128901$new_new_n1808___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d2[67]_output_0_0 lut_$abc$128901$new_new_n1818___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d2[67]_output_0_0 lut_$abc$128901$new_new_n1812___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d2[67]_output_0_0 lut_$abc$128901$new_new_n1808___input_0_0
1 1
.names lut_$abc$128901$new_new_n1808___output_0_0 lut_$abc$128901$abc$39355$li0541_li0541_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0541_li0541_output_0_0 dffre_u_dct2d.dcto_3[17]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1810___output_0_0 lut_$abc$128901$new_new_n1818___input_0_4
1 1
.names lut_$abc$128901$new_new_n1810___output_0_0 lut_$abc$128901$new_new_n1812___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[83]_output_0_0 lut_$abc$128901$new_new_n1819___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[83]_output_0_0 lut_$abc$128901$new_new_n1811___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[68]_output_0_0 lut_$abc$128901$new_new_n1819___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[68]_output_0_0 lut_$abc$128901$new_new_n1811___input_0_4
1 1
.names dffre_u_dct2d.dcto_2[23]_output_0_0 lut_$abc$128901$new_new_n1821___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[23]_output_0_0 lut_$abc$128901$new_new_n1817___input_0_1
1 1
.names dffre_u_dct2d.dcto_2[23]_output_0_0 lut_$abc$128901$new_new_n1813___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[23]_output_0_0 lut_$abc$128901$new_new_n1819___input_0_0
1 1
.names dffre_u_dct2d.dcto_2[23]_output_0_0 lut_$abc$128901$new_new_n1811___input_0_0
1 1
.names lut_$abc$128901$new_new_n1811___output_0_0 lut_$abc$128901$new_new_n1818___input_0_3
1 1
.names lut_$abc$128901$new_new_n1811___output_0_0 lut_$abc$128901$new_new_n1812___input_0_3
1 1
.names lut_$abc$128901$new_new_n1812___output_0_0 lut_$abc$128901$abc$39355$li0542_li0542_input_0_1
1 1
.names dffre_u_dct2d.romodatao_d2[83]_output_0_0 lut_$abc$128901$new_new_n1821___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[83]_output_0_0 lut_$abc$128901$new_new_n1817___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d2[83]_output_0_0 lut_$abc$128901$new_new_n1813___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[68]_output_0_0 lut_$abc$128901$new_new_n1821___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[68]_output_0_0 lut_$abc$128901$new_new_n1817___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[68]_output_0_0 lut_$abc$128901$new_new_n1813___input_0_2
1 1
.names lut_$abc$128901$new_new_n1813___output_0_0 lut_$abc$128901$new_new_n1816___input_0_4
1 1
.names lut_$abc$128901$new_new_n1813___output_0_0 lut_$abc$128901$new_new_n1814___input_0_0
1 1
.names lut_$abc$128901$new_new_n1814___output_0_0 lut_$abc$128901$abc$39355$li0542_li0542_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0542_li0542_output_0_0 dffre_u_dct2d.dcto_3[18]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1816___output_0_0 lut_$abc$128901$new_new_n1821___input_0_3
1 1
.names lut_$abc$128901$new_new_n1816___output_0_0 lut_$abc$128901$new_new_n1817___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d2[69]_output_0_0 lut_$abc$128901$new_new_n1821___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d2[69]_output_0_0 lut_$abc$128901$new_new_n1817___input_0_2
1 1
.names lut_$abc$128901$new_new_n1817___output_0_0 lut_$abc$128901$abc$39355$li0543_li0543_input_0_1
1 1
.names lut_$abc$128901$new_new_n1818___output_0_0 lut_$abc$128901$abc$39355$li0544_li0544_input_0_2
1 1
.names lut_$abc$128901$new_new_n1818___output_0_0 lut_$abc$128901$abc$39355$li0543_li0543_input_0_2
1 1
.names lut_$abc$128901$new_new_n1819___output_0_0 lut_$abc$128901$abc$39355$li0544_li0544_input_0_4
1 1
.names lut_$abc$128901$new_new_n1819___output_0_0 lut_$abc$128901$abc$39355$li0543_li0543_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d2[69]_output_0_0 lut_$abc$128901$abc$39355$li0544_li0544_input_0_3
1 1
.names dffre_u_dct2d.romedatao_d2[69]_output_0_0 lut_$abc$128901$abc$39355$li0543_li0543_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0543_li0543_output_0_0 dffre_u_dct2d.dcto_3[19]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1821___output_0_0 lut_$abc$128901$abc$39355$li0544_li0544_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0544_li0544_output_0_0 dffre_u_dct2d.dcto_3[23]_input_0_0
1 1
.names dffre_u_dct2d.dcto_3[7]_output_0_0 lut_$abc$128901$new_new_n1828___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[7]_output_0_0 lut_$abc$128901$new_new_n1825___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[42]_output_0_0 lut_$abc$128901$new_new_n1828___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[42]_output_0_0 lut_$abc$128901$new_new_n1825___input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0566_li0566_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0565_li0565_input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 dffre_u_dct2d.even_not_odd_d4_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0564_li0564_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0563_li0563_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0562_li0562_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0561_li0561_input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0557_li0557_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0560_li0560_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0559_li0559_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0558_li0558_input_0_1
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0556_li0556_input_0_5
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0555_li0555_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0554_li0554_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d3_output_0_0 lut_$abc$128901$abc$39355$li0553_li0553_input_0_2
1 1
.names dffre_u_dct2d.dcto_3[8]_output_0_0 lut_$abc$128901$new_new_n1828___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[8]_output_0_0 lut_$abc$128901$new_new_n1825___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[43]_output_0_0 lut_$abc$128901$new_new_n1828___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[43]_output_0_0 lut_$abc$128901$new_new_n1825___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[28]_output_0_0 lut_$abc$128901$new_new_n1828___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[28]_output_0_0 lut_$abc$128901$new_new_n1825___input_0_4
1 1
.names lut_$abc$128901$new_new_n1825___output_0_0 lut_$abc$128901$new_new_n1832___input_0_5
1 1
.names lut_$abc$128901$new_new_n1825___output_0_0 lut_$abc$128901$abc$39355$li0553_li0553_input_0_5
1 1
.names lut_$abc$128901$new_new_n1825___output_0_0 lut_$abc$128901$new_new_n1830___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1832___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1835___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1834___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1827___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[9]_output_0_0 lut_$abc$128901$abc$39355$li0553_li0553_input_0_0
1 1
.names dffre_u_dct2d.dcto_3[9]_output_0_0 lut_$abc$128901$new_new_n1830___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[44]_output_0_0 lut_$abc$128901$new_new_n1832___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[44]_output_0_0 lut_$abc$128901$abc$39355$li0553_li0553_input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[44]_output_0_0 lut_$abc$128901$new_new_n1830___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[29]_output_0_0 lut_$abc$128901$new_new_n1832___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[29]_output_0_0 lut_$abc$128901$abc$39355$li0553_li0553_input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[29]_output_0_0 lut_$abc$128901$new_new_n1830___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[44]_output_0_0 lut_$abc$128901$new_new_n1835___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[44]_output_0_0 lut_$abc$128901$new_new_n1834___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[44]_output_0_0 lut_$abc$128901$new_new_n1827___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[44]_output_0_0 lut_$abc$128901$abc$39355$li0553_li0553_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0553_li0553_output_0_0 dffre_u_dct2d.dcto_4[9]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[45]_output_0_0 lut_$abc$128901$new_new_n1835___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[45]_output_0_0 lut_$abc$128901$new_new_n1834___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[45]_output_0_0 lut_$abc$128901$new_new_n1827___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[30]_output_0_0 lut_$abc$128901$new_new_n1835___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[30]_output_0_0 lut_$abc$128901$new_new_n1834___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[30]_output_0_0 lut_$abc$128901$new_new_n1827___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1840___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1841___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1829___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1835___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1834___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1827___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[10]_output_0_0 lut_$abc$128901$new_new_n1833___input_0_5
1 1
.names lut_$abc$128901$new_new_n1827___output_0_0 lut_$abc$128901$abc$39355$li0554_li0554_input_0_2
1 1
.names lut_$abc$128901$new_new_n1828___output_0_0 lut_$abc$128901$new_new_n1832___input_0_4
1 1
.names lut_$abc$128901$new_new_n1828___output_0_0 lut_$abc$128901$new_new_n1830___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[45]_output_0_0 lut_$abc$128901$new_new_n1840___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[45]_output_0_0 lut_$abc$128901$new_new_n1841___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[45]_output_0_0 lut_$abc$128901$new_new_n1829___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[45]_output_0_0 lut_$abc$128901$new_new_n1833___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[30]_output_0_0 lut_$abc$128901$new_new_n1840___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[30]_output_0_0 lut_$abc$128901$new_new_n1841___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[30]_output_0_0 lut_$abc$128901$new_new_n1829___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[30]_output_0_0 lut_$abc$128901$new_new_n1833___input_0_0
1 1
.names lut_$abc$128901$new_new_n1829___output_0_0 lut_$abc$128901$new_new_n1832___input_0_1
1 1
.names lut_$abc$128901$new_new_n1829___output_0_0 lut_$abc$128901$new_new_n1830___input_0_2
1 1
.names lut_$abc$128901$new_new_n1830___output_0_0 lut_$abc$128901$abc$39355$li0554_li0554_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0554_li0554_output_0_0 dffre_u_dct2d.dcto_4[10]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1832___output_0_0 lut_$abc$128901$new_new_n1877___input_0_2
1 1
.names lut_$abc$128901$new_new_n1832___output_0_0 lut_$abc$128901$new_new_n1855___input_0_2
1 1
.names lut_$abc$128901$new_new_n1832___output_0_0 lut_$abc$128901$new_new_n1843___input_0_3
1 1
.names lut_$abc$128901$new_new_n1832___output_0_0 lut_$abc$128901$abc$39355$li0555_li0555_input_0_5
1 1
.names dffre_u_dct2d.romodatao_d3[46]_output_0_0 lut_$abc$128901$new_new_n1842___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[46]_output_0_0 lut_$abc$128901$new_new_n1840___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[46]_output_0_0 lut_$abc$128901$new_new_n1841___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[46]_output_0_0 lut_$abc$128901$new_new_n1833___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[31]_output_0_0 lut_$abc$128901$new_new_n1842___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[31]_output_0_0 lut_$abc$128901$new_new_n1840___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[31]_output_0_0 lut_$abc$128901$new_new_n1841___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[31]_output_0_0 lut_$abc$128901$new_new_n1833___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1847___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1842___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1840___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1841___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1839___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1836___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[11]_output_0_0 lut_$abc$128901$new_new_n1833___input_0_1
1 1
.names lut_$abc$128901$new_new_n1833___output_0_0 lut_$abc$128901$abc$39355$li0555_li0555_input_0_2
1 1
.names lut_$abc$128901$new_new_n1834___output_0_0 lut_$abc$128901$new_new_n1847___input_0_5
1 1
.names lut_$abc$128901$new_new_n1834___output_0_0 lut_$abc$128901$abc$39355$li0555_li0555_input_0_1
1 1
.names lut_$abc$128901$new_new_n1834___output_0_0 lut_$abc$128901$new_new_n1839___input_0_1
1 1
.names lut_$abc$128901$new_new_n1835___output_0_0 lut_$abc$128901$new_new_n1847___input_0_2
1 1
.names lut_$abc$128901$new_new_n1835___output_0_0 lut_$abc$128901$abc$39355$li0555_li0555_input_0_0
1 1
.names lut_$abc$128901$new_new_n1835___output_0_0 lut_$abc$128901$new_new_n1839___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[46]_output_0_0 lut_$abc$128901$new_new_n1847___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[46]_output_0_0 lut_$abc$128901$new_new_n1839___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[46]_output_0_0 lut_$abc$128901$new_new_n1836___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[31]_output_0_0 lut_$abc$128901$new_new_n1847___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[31]_output_0_0 lut_$abc$128901$new_new_n1839___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[31]_output_0_0 lut_$abc$128901$new_new_n1836___input_0_1
1 1
.names lut_$abc$128901$new_new_n1836___output_0_0 lut_$abc$128901$abc$39355$li0555_li0555_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0555_li0555_output_0_0 dffre_u_dct2d.dcto_4[11]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[47]_output_0_0 lut_$abc$128901$new_new_n1838___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[47]_output_0_0 lut_$abc$128901$new_new_n1848___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[32]_output_0_0 lut_$abc$128901$new_new_n1838___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[32]_output_0_0 lut_$abc$128901$new_new_n1848___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1838___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1854___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1853___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[12]_output_0_0 lut_$abc$128901$abc$39355$li0556_li0556_input_0_3
1 1
.names dffre_u_dct2d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1846___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[12]_output_0_0 lut_$abc$128901$new_new_n1848___input_0_0
1 1
.names lut_$abc$128901$new_new_n1838___output_0_0 lut_$abc$128901$new_new_n1847___input_0_0
1 1
.names lut_$abc$128901$new_new_n1838___output_0_0 lut_$abc$128901$new_new_n1839___input_0_2
1 1
.names lut_$abc$128901$new_new_n1839___output_0_0 lut_$abc$128901$abc$39355$li0556_li0556_input_0_1
1 1
.names lut_$abc$128901$new_new_n1840___output_0_0 lut_$abc$128901$new_new_n1854___input_0_2
1 1
.names lut_$abc$128901$new_new_n1840___output_0_0 lut_$abc$128901$new_new_n1843___input_0_2
1 1
.names lut_$abc$128901$new_new_n1841___output_0_0 lut_$abc$128901$new_new_n1853___input_0_1
1 1
.names lut_$abc$128901$new_new_n1841___output_0_0 lut_$abc$128901$new_new_n1843___input_0_4
1 1
.names lut_$abc$128901$new_new_n1842___output_0_0 lut_$abc$128901$new_new_n1854___input_0_5
1 1
.names lut_$abc$128901$new_new_n1842___output_0_0 lut_$abc$128901$new_new_n1853___input_0_5
1 1
.names lut_$abc$128901$new_new_n1842___output_0_0 lut_$abc$128901$new_new_n1843___input_0_1
1 1
.names lut_$abc$128901$new_new_n1842___output_0_0 lut_$abc$128901$new_new_n1846___input_0_0
1 1
.names lut_$abc$128901$new_new_n1843___output_0_0 lut_$abc$128901$abc$39355$li0556_li0556_input_0_0
1 1
.names lut_$abc$128901$new_new_n1843___output_0_0 lut_$abc$128901$new_new_n1846___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[47]_output_0_0 lut_$abc$128901$new_new_n1854___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[47]_output_0_0 lut_$abc$128901$new_new_n1853___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[47]_output_0_0 lut_$abc$128901$abc$39355$li0556_li0556_input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[47]_output_0_0 lut_$abc$128901$new_new_n1846___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[32]_output_0_0 lut_$abc$128901$new_new_n1854___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[32]_output_0_0 lut_$abc$128901$new_new_n1853___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[32]_output_0_0 lut_$abc$128901$abc$39355$li0556_li0556_input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[32]_output_0_0 lut_$abc$128901$new_new_n1846___input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0556_li0556_output_0_0 dffre_u_dct2d.dcto_4[12]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[48]_output_0_0 lut_$abc$128901$new_new_n1856___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[48]_output_0_0 lut_$abc$128901$new_new_n1863___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[48]_output_0_0 lut_$abc$128901$new_new_n1845___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[33]_output_0_0 lut_$abc$128901$new_new_n1856___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[33]_output_0_0 lut_$abc$128901$new_new_n1863___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[33]_output_0_0 lut_$abc$128901$new_new_n1845___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1852___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1856___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1863___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1845___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[13]_output_0_0 lut_$abc$128901$new_new_n1849___input_0_4
1 1
.names lut_$abc$128901$new_new_n1845___output_0_0 lut_$abc$128901$new_new_n1854___input_0_3
1 1
.names lut_$abc$128901$new_new_n1845___output_0_0 lut_$abc$128901$new_new_n1853___input_0_3
1 1
.names lut_$abc$128901$new_new_n1845___output_0_0 lut_$abc$128901$new_new_n1846___input_0_2
1 1
.names lut_$abc$128901$new_new_n1846___output_0_0 lut_$abc$128901$abc$39355$li0557_li0557_input_0_4
1 1
.names lut_$abc$128901$new_new_n1847___output_0_0 lut_$abc$128901$new_new_n1868___input_0_0
1 1
.names lut_$abc$128901$new_new_n1847___output_0_0 lut_$abc$128901$abc$39355$li0557_li0557_input_0_2
1 1
.names lut_$abc$128901$new_new_n1847___output_0_0 lut_$abc$128901$new_new_n1851___input_0_2
1 1
.names lut_$abc$128901$new_new_n1848___output_0_0 lut_$abc$128901$new_new_n1868___input_0_3
1 1
.names lut_$abc$128901$new_new_n1848___output_0_0 lut_$abc$128901$abc$39355$li0557_li0557_input_0_1
1 1
.names lut_$abc$128901$new_new_n1848___output_0_0 lut_$abc$128901$new_new_n1851___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[48]_output_0_0 lut_$abc$128901$new_new_n1852___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[48]_output_0_0 lut_$abc$128901$new_new_n1849___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[33]_output_0_0 lut_$abc$128901$new_new_n1852___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[33]_output_0_0 lut_$abc$128901$new_new_n1849___input_0_1
1 1
.names lut_$abc$128901$new_new_n1849___output_0_0 lut_$abc$128901$new_new_n1868___input_0_5
1 1
.names lut_$abc$128901$new_new_n1849___output_0_0 lut_$abc$128901$abc$39355$li0557_li0557_input_0_0
1 1
.names lut_$abc$128901$new_new_n1849___output_0_0 lut_$abc$128901$new_new_n1851___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0557_li0557_output_0_0 dffre_u_dct2d.dcto_4[13]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1851___output_0_0 lut_$abc$128901$new_new_n1859___input_0_4
1 1
.names lut_$abc$128901$new_new_n1851___output_0_0 lut_$abc$128901$abc$39355$li0558_li0558_input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1866___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1852___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1859___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1867___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[34]_output_0_0 lut_$abc$128901$new_new_n1866___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[34]_output_0_0 lut_$abc$128901$new_new_n1852___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[34]_output_0_0 lut_$abc$128901$new_new_n1859___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[34]_output_0_0 lut_$abc$128901$new_new_n1867___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1866___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1852___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1856___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1863___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1861___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1859___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[14]_output_0_0 lut_$abc$128901$new_new_n1867___input_0_4
1 1
.names lut_$abc$128901$new_new_n1852___output_0_0 lut_$abc$128901$new_new_n1866___input_0_4
1 1
.names lut_$abc$128901$new_new_n1852___output_0_0 lut_$abc$128901$new_new_n1868___input_0_4
1 1
.names lut_$abc$128901$new_new_n1852___output_0_0 lut_$abc$128901$new_new_n1859___input_0_0
1 1
.names lut_$abc$128901$new_new_n1852___output_0_0 lut_$abc$128901$abc$39355$li0558_li0558_input_0_4
1 1
.names lut_$abc$128901$new_new_n1853___output_0_0 lut_$abc$128901$new_new_n1877___input_0_1
1 1
.names lut_$abc$128901$new_new_n1853___output_0_0 lut_$abc$128901$new_new_n1855___input_0_1
1 1
.names lut_$abc$128901$new_new_n1854___output_0_0 lut_$abc$128901$new_new_n1877___input_0_4
1 1
.names lut_$abc$128901$new_new_n1854___output_0_0 lut_$abc$128901$new_new_n1855___input_0_4
1 1
.names lut_$abc$128901$new_new_n1855___output_0_0 lut_$abc$128901$new_new_n1865___input_0_4
1 1
.names lut_$abc$128901$new_new_n1855___output_0_0 lut_$abc$128901$new_new_n1861___input_0_0
1 1
.names lut_$abc$128901$new_new_n1855___output_0_0 lut_$abc$128901$abc$39355$li0558_li0558_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[34]_output_0_0 lut_$abc$128901$new_new_n1856___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[34]_output_0_0 lut_$abc$128901$new_new_n1863___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[34]_output_0_0 lut_$abc$128901$new_new_n1861___input_0_4
1 1
.names lut_$abc$128901$new_new_n1856___output_0_0 lut_$abc$128901$new_new_n1874___input_0_3
1 1
.names lut_$abc$128901$new_new_n1856___output_0_0 lut_$abc$128901$new_new_n1876___input_0_5
1 1
.names lut_$abc$128901$new_new_n1856___output_0_0 lut_$abc$128901$new_new_n1865___input_0_3
1 1
.names lut_$abc$128901$new_new_n1856___output_0_0 lut_$abc$128901$new_new_n1861___input_0_2
1 1
.names lut_$abc$128901$new_new_n1856___output_0_0 lut_$abc$128901$abc$39355$li0558_li0558_input_0_5
1 1
.names dffre_u_dct2d.romodatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1874___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1876___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1865___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d3[49]_output_0_0 lut_$abc$128901$new_new_n1861___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[49]_output_0_0 lut_$abc$128901$abc$39355$li0558_li0558_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0558_li0558_output_0_0 dffre_u_dct2d.dcto_4[14]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[50]_output_0_0 lut_$abc$128901$new_new_n1858___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[50]_output_0_0 lut_$abc$128901$new_new_n1871___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[50]_output_0_0 lut_$abc$128901$new_new_n1869___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[50]_output_0_0 lut_$abc$128901$new_new_n1867___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[35]_output_0_0 lut_$abc$128901$new_new_n1858___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[35]_output_0_0 lut_$abc$128901$new_new_n1871___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[35]_output_0_0 lut_$abc$128901$new_new_n1869___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[35]_output_0_0 lut_$abc$128901$new_new_n1867___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1860___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1858___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1864___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1875___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1871___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1869___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[15]_output_0_0 lut_$abc$128901$new_new_n1867___input_0_3
1 1
.names lut_$abc$128901$new_new_n1858___output_0_0 lut_$abc$128901$new_new_n1866___input_0_1
1 1
.names lut_$abc$128901$new_new_n1858___output_0_0 lut_$abc$128901$new_new_n1859___input_0_5
1 1
.names lut_$abc$128901$new_new_n1859___output_0_0 lut_$abc$128901$abc$39355$li0559_li0559_input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[50]_output_0_0 lut_$abc$128901$new_new_n1860___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[50]_output_0_0 lut_$abc$128901$new_new_n1864___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[50]_output_0_0 lut_$abc$128901$new_new_n1875___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[35]_output_0_0 lut_$abc$128901$new_new_n1860___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[35]_output_0_0 lut_$abc$128901$new_new_n1864___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d3[35]_output_0_0 lut_$abc$128901$new_new_n1875___input_0_3
1 1
.names lut_$abc$128901$new_new_n1860___output_0_0 lut_$abc$128901$new_new_n1874___input_0_0
1 1
.names lut_$abc$128901$new_new_n1860___output_0_0 lut_$abc$128901$new_new_n1876___input_0_0
1 1
.names lut_$abc$128901$new_new_n1860___output_0_0 lut_$abc$128901$new_new_n1865___input_0_2
1 1
.names lut_$abc$128901$new_new_n1860___output_0_0 lut_$abc$128901$new_new_n1861___input_0_3
1 1
.names lut_$abc$128901$new_new_n1861___output_0_0 lut_$abc$128901$abc$39355$li0559_li0559_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0559_li0559_output_0_0 dffre_u_dct2d.dcto_4[15]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1863___output_0_0 lut_$abc$128901$new_new_n1874___input_0_2
1 1
.names lut_$abc$128901$new_new_n1863___output_0_0 lut_$abc$128901$new_new_n1876___input_0_2
1 1
.names lut_$abc$128901$new_new_n1863___output_0_0 lut_$abc$128901$new_new_n1865___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1864___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1878___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1875___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1864___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1878___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1875___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1873___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1891___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1889___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1864___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1878___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1875___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1869___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[16]_output_0_0 lut_$abc$128901$new_new_n1884___input_0_4
1 1
.names lut_$abc$128901$new_new_n1864___output_0_0 lut_$abc$128901$new_new_n1874___input_0_1
1 1
.names lut_$abc$128901$new_new_n1864___output_0_0 lut_$abc$128901$new_new_n1876___input_0_3
1 1
.names lut_$abc$128901$new_new_n1864___output_0_0 lut_$abc$128901$new_new_n1865___input_0_0
1 1
.names lut_$abc$128901$new_new_n1865___output_0_0 lut_$abc$128901$abc$39355$li0560_li0560_input_0_1
1 1
.names lut_$abc$128901$new_new_n1866___output_0_0 lut_$abc$128901$new_new_n1868___input_0_1
1 1
.names lut_$abc$128901$new_new_n1867___output_0_0 lut_$abc$128901$new_new_n1868___input_0_2
1 1
.names lut_$abc$128901$new_new_n1868___output_0_0 lut_$abc$128901$new_new_n1897___input_0_1
1 1
.names lut_$abc$128901$new_new_n1868___output_0_0 lut_$abc$128901$new_new_n1892___input_0_1
1 1
.names lut_$abc$128901$new_new_n1868___output_0_0 lut_$abc$128901$new_new_n1873___input_0_0
1 1
.names lut_$abc$128901$new_new_n1868___output_0_0 lut_$abc$128901$abc$39355$li0560_li0560_input_0_2
1 1
.names lut_$abc$128901$new_new_n1868___output_0_0 lut_$abc$128901$new_new_n1884___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1873___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1891___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1889___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1869___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[51]_output_0_0 lut_$abc$128901$new_new_n1884___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1873___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1891___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1889___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1869___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[36]_output_0_0 lut_$abc$128901$new_new_n1884___input_0_0
1 1
.names lut_$abc$128901$new_new_n1869___output_0_0 lut_$abc$128901$abc$39355$li0560_li0560_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0560_li0560_output_0_0 dffre_u_dct2d.dcto_4[16]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1871___output_0_0 lut_$abc$128901$new_new_n1873___input_0_5
1 1
.names lut_$abc$128901$new_new_n1871___output_0_0 lut_$abc$128901$new_new_n1891___input_0_1
1 1
.names lut_$abc$128901$new_new_n1871___output_0_0 lut_$abc$128901$new_new_n1889___input_0_2
1 1
.names lut_$abc$128901$new_new_n1871___output_0_0 lut_$abc$128901$new_new_n1884___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[52]_output_0_0 lut_$abc$128901$new_new_n1872___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[52]_output_0_0 lut_$abc$128901$new_new_n1890___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[52]_output_0_0 lut_$abc$128901$new_new_n1883___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[37]_output_0_0 lut_$abc$128901$new_new_n1872___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[37]_output_0_0 lut_$abc$128901$new_new_n1890___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[37]_output_0_0 lut_$abc$128901$new_new_n1883___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1887___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1882___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1879___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1872___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1890___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[17]_output_0_0 lut_$abc$128901$new_new_n1883___input_0_3
1 1
.names lut_$abc$128901$new_new_n1872___output_0_0 lut_$abc$128901$new_new_n1873___input_0_1
1 1
.names lut_$abc$128901$new_new_n1872___output_0_0 lut_$abc$128901$new_new_n1889___input_0_1
1 1
.names lut_$abc$128901$new_new_n1872___output_0_0 lut_$abc$128901$new_new_n1884___input_0_5
1 1
.names lut_$abc$128901$new_new_n1873___output_0_0 lut_$abc$128901$abc$39355$li0561_li0561_input_0_3
1 1
.names lut_$abc$128901$new_new_n1874___output_0_0 lut_$abc$128901$new_new_n1877___input_0_3
1 1
.names lut_$abc$128901$new_new_n1875___output_0_0 lut_$abc$128901$new_new_n1876___input_0_1
1 1
.names lut_$abc$128901$new_new_n1876___output_0_0 lut_$abc$128901$new_new_n1877___input_0_0
1 1
.names lut_$abc$128901$new_new_n1877___output_0_0 lut_$abc$128901$new_new_n1887___input_0_2
1 1
.names lut_$abc$128901$new_new_n1877___output_0_0 lut_$abc$128901$new_new_n1882___input_0_3
1 1
.names lut_$abc$128901$new_new_n1877___output_0_0 lut_$abc$128901$new_new_n1879___input_0_3
1 1
.names lut_$abc$128901$new_new_n1878___output_0_0 lut_$abc$128901$new_new_n1887___input_0_4
1 1
.names lut_$abc$128901$new_new_n1878___output_0_0 lut_$abc$128901$new_new_n1882___input_0_2
1 1
.names lut_$abc$128901$new_new_n1878___output_0_0 lut_$abc$128901$new_new_n1879___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[52]_output_0_0 lut_$abc$128901$new_new_n1887___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[52]_output_0_0 lut_$abc$128901$new_new_n1882___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[52]_output_0_0 lut_$abc$128901$new_new_n1879___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[37]_output_0_0 lut_$abc$128901$new_new_n1887___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d3[37]_output_0_0 lut_$abc$128901$new_new_n1882___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[37]_output_0_0 lut_$abc$128901$new_new_n1879___input_0_2
1 1
.names lut_$abc$128901$new_new_n1879___output_0_0 lut_$abc$128901$abc$39355$li0561_li0561_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0561_li0561_output_0_0 dffre_u_dct2d.dcto_4[17]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[53]_output_0_0 lut_$abc$128901$new_new_n1881___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[53]_output_0_0 lut_$abc$128901$new_new_n1886___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[38]_output_0_0 lut_$abc$128901$new_new_n1881___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[38]_output_0_0 lut_$abc$128901$new_new_n1886___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1890___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1883___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1896___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1888___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1881___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[18]_output_0_0 lut_$abc$128901$new_new_n1886___input_0_5
1 1
.names lut_$abc$128901$new_new_n1881___output_0_0 lut_$abc$128901$new_new_n1887___input_0_0
1 1
.names lut_$abc$128901$new_new_n1881___output_0_0 lut_$abc$128901$new_new_n1882___input_0_0
1 1
.names lut_$abc$128901$new_new_n1882___output_0_0 lut_$abc$128901$abc$39355$li0562_li0562_input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[53]_output_0_0 lut_$abc$128901$new_new_n1890___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[53]_output_0_0 lut_$abc$128901$new_new_n1883___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[53]_output_0_0 lut_$abc$128901$new_new_n1896___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[53]_output_0_0 lut_$abc$128901$new_new_n1888___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[38]_output_0_0 lut_$abc$128901$new_new_n1890___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[38]_output_0_0 lut_$abc$128901$new_new_n1883___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[38]_output_0_0 lut_$abc$128901$new_new_n1896___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[38]_output_0_0 lut_$abc$128901$new_new_n1888___input_0_2
1 1
.names lut_$abc$128901$new_new_n1883___output_0_0 lut_$abc$128901$abc$39355$li0562_li0562_input_0_1
1 1
.names lut_$abc$128901$new_new_n1883___output_0_0 lut_$abc$128901$new_new_n1891___input_0_3
1 1
.names lut_$abc$128901$new_new_n1883___output_0_0 lut_$abc$128901$new_new_n1889___input_0_3
1 1
.names lut_$abc$128901$new_new_n1884___output_0_0 lut_$abc$128901$abc$39355$li0562_li0562_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0562_li0562_output_0_0 dffre_u_dct2d.dcto_4[18]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1902___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1895___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1886___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1894___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1903___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1906___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1902___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1895___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1886___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1894___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1903___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1906___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1902___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1895___input_0_1
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1896___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1888___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1900___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1898___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1886___input_0_3
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1894___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1903___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[19]_output_0_0 lut_$abc$128901$new_new_n1906___input_0_5
1 1
.names lut_$abc$128901$new_new_n1886___output_0_0 lut_$abc$128901$new_new_n1902___input_0_3
1 1
.names lut_$abc$128901$new_new_n1886___output_0_0 lut_$abc$128901$new_new_n1895___input_0_3
1 1
.names lut_$abc$128901$new_new_n1886___output_0_0 lut_$abc$128901$abc$39355$li0563_li0563_input_0_3
1 1
.names lut_$abc$128901$new_new_n1887___output_0_0 lut_$abc$128901$new_new_n1902___input_0_5
1 1
.names lut_$abc$128901$new_new_n1887___output_0_0 lut_$abc$128901$new_new_n1895___input_0_5
1 1
.names lut_$abc$128901$new_new_n1887___output_0_0 lut_$abc$128901$abc$39355$li0563_li0563_input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1896___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1888___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1900___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[54]_output_0_0 lut_$abc$128901$new_new_n1898___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1896___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1888___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1900___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[39]_output_0_0 lut_$abc$128901$new_new_n1898___input_0_1
1 1
.names lut_$abc$128901$new_new_n1888___output_0_0 lut_$abc$128901$new_new_n1897___input_0_2
1 1
.names lut_$abc$128901$new_new_n1888___output_0_0 lut_$abc$128901$abc$39355$li0563_li0563_input_0_4
1 1
.names lut_$abc$128901$new_new_n1889___output_0_0 lut_$abc$128901$new_new_n1897___input_0_4
1 1
.names lut_$abc$128901$new_new_n1889___output_0_0 lut_$abc$128901$new_new_n1892___input_0_4
1 1
.names lut_$abc$128901$new_new_n1890___output_0_0 lut_$abc$128901$new_new_n1891___input_0_2
1 1
.names lut_$abc$128901$new_new_n1891___output_0_0 lut_$abc$128901$new_new_n1897___input_0_0
1 1
.names lut_$abc$128901$new_new_n1891___output_0_0 lut_$abc$128901$new_new_n1892___input_0_0
1 1
.names lut_$abc$128901$new_new_n1892___output_0_0 lut_$abc$128901$abc$39355$li0563_li0563_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0563_li0563_output_0_0 dffre_u_dct2d.dcto_4[19]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[55]_output_0_0 lut_$abc$128901$new_new_n1894___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[55]_output_0_0 lut_$abc$128901$new_new_n1903___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[55]_output_0_0 lut_$abc$128901$new_new_n1906___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d3[40]_output_0_0 lut_$abc$128901$new_new_n1894___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[40]_output_0_0 lut_$abc$128901$new_new_n1903___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d3[40]_output_0_0 lut_$abc$128901$new_new_n1906___input_0_2
1 1
.names dffre_u_dct2d.dcto_3[23]_output_0_0 lut_$abc$128901$new_new_n1905___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[23]_output_0_0 lut_$abc$128901$new_new_n1901___input_0_5
1 1
.names dffre_u_dct2d.dcto_3[23]_output_0_0 lut_$abc$128901$new_new_n1898___input_0_4
1 1
.names dffre_u_dct2d.dcto_3[23]_output_0_0 lut_$abc$128901$new_new_n1894___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[23]_output_0_0 lut_$abc$128901$new_new_n1903___input_0_0
1 1
.names dffre_u_dct2d.dcto_3[23]_output_0_0 lut_$abc$128901$new_new_n1906___input_0_0
1 1
.names lut_$abc$128901$new_new_n1894___output_0_0 lut_$abc$128901$new_new_n1902___input_0_4
1 1
.names lut_$abc$128901$new_new_n1894___output_0_0 lut_$abc$128901$new_new_n1895___input_0_0
1 1
.names lut_$abc$128901$new_new_n1895___output_0_0 lut_$abc$128901$abc$39355$li0564_li0564_input_0_2
1 1
.names lut_$abc$128901$new_new_n1896___output_0_0 lut_$abc$128901$new_new_n1897___input_0_3
1 1
.names lut_$abc$128901$new_new_n1897___output_0_0 lut_$abc$128901$new_new_n1905___input_0_3
1 1
.names lut_$abc$128901$new_new_n1897___output_0_0 lut_$abc$128901$new_new_n1901___input_0_3
1 1
.names lut_$abc$128901$new_new_n1897___output_0_0 lut_$abc$128901$abc$39355$li0564_li0564_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[55]_output_0_0 lut_$abc$128901$new_new_n1905___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d3[55]_output_0_0 lut_$abc$128901$new_new_n1901___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d3[55]_output_0_0 lut_$abc$128901$new_new_n1898___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d3[40]_output_0_0 lut_$abc$128901$new_new_n1905___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[40]_output_0_0 lut_$abc$128901$new_new_n1901___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d3[40]_output_0_0 lut_$abc$128901$new_new_n1898___input_0_2
1 1
.names lut_$abc$128901$new_new_n1898___output_0_0 lut_$abc$128901$abc$39355$li0564_li0564_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0564_li0564_output_0_0 dffre_u_dct2d.dcto_4[20]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1900___output_0_0 lut_$abc$128901$new_new_n1905___input_0_2
1 1
.names lut_$abc$128901$new_new_n1900___output_0_0 lut_$abc$128901$new_new_n1901___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[41]_output_0_0 lut_$abc$128901$new_new_n1905___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d3[41]_output_0_0 lut_$abc$128901$new_new_n1901___input_0_1
1 1
.names lut_$abc$128901$new_new_n1901___output_0_0 lut_$abc$128901$abc$39355$li0565_li0565_input_0_4
1 1
.names lut_$abc$128901$new_new_n1902___output_0_0 lut_$abc$128901$abc$39355$li0566_li0566_input_0_2
1 1
.names lut_$abc$128901$new_new_n1902___output_0_0 lut_$abc$128901$abc$39355$li0565_li0565_input_0_2
1 1
.names lut_$abc$128901$new_new_n1903___output_0_0 lut_$abc$128901$abc$39355$li0566_li0566_input_0_0
1 1
.names lut_$abc$128901$new_new_n1903___output_0_0 lut_$abc$128901$abc$39355$li0565_li0565_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[41]_output_0_0 lut_$abc$128901$abc$39355$li0566_li0566_input_0_4
1 1
.names dffre_u_dct2d.romodatao_d3[41]_output_0_0 lut_$abc$128901$abc$39355$li0565_li0565_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0565_li0565_output_0_0 dffre_u_dct2d.dcto_4[21]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1905___output_0_0 lut_$abc$128901$abc$39355$li0566_li0566_input_0_1
1 1
.names lut_$abc$128901$new_new_n1906___output_0_0 lut_$abc$128901$abc$39355$li0566_li0566_input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0566_li0566_output_0_0 dffre_u_dct2d.dcto_4[23]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[0]_output_0_0 lut_$abc$128901$new_new_n1908___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[0]_output_0_0 lut_$abc$128901$new_new_n1909___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[15]_output_0_0 lut_$abc$128901$new_new_n1908___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[15]_output_0_0 lut_$abc$128901$new_new_n1909___input_0_4
1 1
.names lut_$abc$128901$new_new_n1908___output_0_0 lut_$abc$128901$new_new_n1917___input_0_5
1 1
.names lut_$abc$128901$new_new_n1908___output_0_0 lut_$abc$128901$new_new_n1911___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[10]_output_0_0 lut_$abc$128901$new_new_n1909___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[14]_output_0_0 lut_$abc$128901$new_new_n1909___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[9]_output_0_0 lut_$abc$128901$new_new_n1909___input_0_3
1 1
.names lut_$abc$128901$new_new_n1909___output_0_0 lut_$abc$128901$new_new_n1917___input_0_3
1 1
.names lut_$abc$128901$new_new_n1909___output_0_0 lut_$abc$128901$new_new_n1911___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[2]_output_0_0 lut_$abc$128901$new_new_n1910___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[2]_output_0_0 lut_$abc$128901$new_new_n1916___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[17]_output_0_0 lut_$abc$128901$new_new_n1910___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[17]_output_0_0 lut_$abc$128901$new_new_n1916___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[12]_output_0_0 lut_$abc$128901$new_new_n1910___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[12]_output_0_0 lut_$abc$128901$new_new_n1920___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[12]_output_0_0 lut_$abc$128901$new_new_n1916___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[12]_output_0_0 lut_$abc$128901$new_new_n1915___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[12]_output_0_0 lut_$abc$128901$abc$39355$li0567_li0567_input_0_3
1 1
.names lut_$abc$128901$new_new_n1910___output_0_0 lut_$abc$128901$new_new_n1917___input_0_4
1 1
.names lut_$abc$128901$new_new_n1910___output_0_0 lut_$abc$128901$new_new_n1911___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[1]_output_0_0 lut_$abc$128901$new_new_n1917___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[1]_output_0_0 lut_$abc$128901$new_new_n1911___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[16]_output_0_0 lut_$abc$128901$new_new_n1917___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[16]_output_0_0 lut_$abc$128901$new_new_n1911___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[11]_output_0_0 lut_$abc$128901$new_new_n1917___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[11]_output_0_0 lut_$abc$128901$new_new_n1912___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[11]_output_0_0 lut_$abc$128901$new_new_n1911___input_0_2
1 1
.names lut_$abc$128901$new_new_n1911___output_0_0 lut_$abc$128901$abc$39355$li0567_li0567_input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[16]_output_0_0 lut_$abc$128901$new_new_n1912___input_0_4
1 1
.names lut_$abc$128901$new_new_n1912___output_0_0 lut_$abc$128901$new_new_n1920___input_0_4
1 1
.names lut_$abc$128901$new_new_n1912___output_0_0 lut_$abc$128901$new_new_n1915___input_0_1
1 1
.names lut_$abc$128901$new_new_n1912___output_0_0 lut_$abc$128901$abc$39355$li0567_li0567_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0578_li0578_input_0_5
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0577_li0577_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0576_li0576_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0574_li0574_input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0575_li0575_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0573_li0573_input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0572_li0572_input_0_2
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0571_li0571_input_0_3
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0570_li0570_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0569_li0569_input_0_0
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0568_li0568_input_0_4
1 1
.names dffre_u_dct2d.even_not_odd_d4_output_0_0 lut_$abc$128901$abc$39355$li0567_li0567_input_0_5
1 1
.names dffre_u_dct2d.romedatao_d4[2]_output_0_0 lut_$abc$128901$new_new_n1920___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[2]_output_0_0 lut_$abc$128901$new_new_n1915___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[2]_output_0_0 lut_$abc$128901$abc$39355$li0567_li0567_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[17]_output_0_0 lut_$abc$128901$new_new_n1920___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d4[17]_output_0_0 lut_$abc$128901$new_new_n1915___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[17]_output_0_0 lut_$abc$128901$abc$39355$li0567_li0567_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0567_li0567_output_0_0 dffre_$iopadmap$dcto[0]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[3]_output_0_0 lut_$abc$128901$new_new_n1924___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[3]_output_0_0 lut_$abc$128901$new_new_n1919___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[3]_output_0_0 lut_$abc$128901$new_new_n1914___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[18]_output_0_0 lut_$abc$128901$new_new_n1924___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[18]_output_0_0 lut_$abc$128901$new_new_n1919___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[18]_output_0_0 lut_$abc$128901$new_new_n1914___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[13]_output_0_0 lut_$abc$128901$new_new_n1924___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[13]_output_0_0 lut_$abc$128901$new_new_n1919___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[13]_output_0_0 lut_$abc$128901$new_new_n1914___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[13]_output_0_0 lut_$abc$128901$new_new_n1922___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[13]_output_0_0 lut_$abc$128901$new_new_n1921___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[13]_output_0_0 lut_$abc$128901$new_new_n1916___input_0_1
1 1
.names lut_$abc$128901$new_new_n1914___output_0_0 lut_$abc$128901$new_new_n1920___input_0_0
1 1
.names lut_$abc$128901$new_new_n1914___output_0_0 lut_$abc$128901$new_new_n1915___input_0_3
1 1
.names lut_$abc$128901$new_new_n1915___output_0_0 lut_$abc$128901$abc$39355$li0568_li0568_input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[3]_output_0_0 lut_$abc$128901$new_new_n1922___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[3]_output_0_0 lut_$abc$128901$new_new_n1921___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[3]_output_0_0 lut_$abc$128901$new_new_n1916___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[18]_output_0_0 lut_$abc$128901$new_new_n1922___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[18]_output_0_0 lut_$abc$128901$new_new_n1921___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[18]_output_0_0 lut_$abc$128901$new_new_n1916___input_0_0
1 1
.names lut_$abc$128901$new_new_n1916___output_0_0 lut_$abc$128901$new_new_n1932___input_0_1
1 1
.names lut_$abc$128901$new_new_n1916___output_0_0 lut_$abc$128901$new_new_n1927___input_0_2
1 1
.names lut_$abc$128901$new_new_n1916___output_0_0 lut_$abc$128901$abc$39355$li0569_li0569_input_0_2
1 1
.names lut_$abc$128901$new_new_n1916___output_0_0 lut_$abc$128901$abc$39355$li0568_li0568_input_0_2
1 1
.names lut_$abc$128901$new_new_n1917___output_0_0 lut_$abc$128901$new_new_n1932___input_0_3
1 1
.names lut_$abc$128901$new_new_n1917___output_0_0 lut_$abc$128901$new_new_n1927___input_0_0
1 1
.names lut_$abc$128901$new_new_n1917___output_0_0 lut_$abc$128901$abc$39355$li0569_li0569_input_0_4
1 1
.names lut_$abc$128901$new_new_n1917___output_0_0 lut_$abc$128901$abc$39355$li0568_li0568_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0568_li0568_output_0_0 dffre_$iopadmap$dcto[1]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1934___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1935___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1919___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1926___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1934___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1935___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1919___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1926___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1934___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1935___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1919___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1931___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1930___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1922___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1926___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1927___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[14]_output_0_0 lut_$abc$128901$new_new_n1928___input_0_1
1 1
.names lut_$abc$128901$new_new_n1919___output_0_0 lut_$abc$128901$new_new_n1920___input_0_2
1 1
.names lut_$abc$128901$new_new_n1920___output_0_0 lut_$abc$128901$new_new_n1957___input_0_1
1 1
.names lut_$abc$128901$new_new_n1920___output_0_0 lut_$abc$128901$new_new_n1936___input_0_4
1 1
.names lut_$abc$128901$new_new_n1920___output_0_0 lut_$abc$128901$new_new_n1943___input_0_4
1 1
.names lut_$abc$128901$new_new_n1920___output_0_0 lut_$abc$128901$new_new_n1926___input_0_5
1 1
.names lut_$abc$128901$new_new_n1920___output_0_0 lut_$abc$128901$abc$39355$li0569_li0569_input_0_1
1 1
.names lut_$abc$128901$new_new_n1921___output_0_0 lut_$abc$128901$new_new_n1932___input_0_0
1 1
.names lut_$abc$128901$new_new_n1921___output_0_0 lut_$abc$128901$new_new_n1927___input_0_5
1 1
.names lut_$abc$128901$new_new_n1921___output_0_0 lut_$abc$128901$abc$39355$li0569_li0569_input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1931___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1930___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1922___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1927___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[4]_output_0_0 lut_$abc$128901$new_new_n1928___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1931___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1930___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1922___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1927___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[19]_output_0_0 lut_$abc$128901$new_new_n1928___input_0_4
1 1
.names lut_$abc$128901$new_new_n1922___output_0_0 lut_$abc$128901$new_new_n1932___input_0_4
1 1
.names lut_$abc$128901$new_new_n1922___output_0_0 lut_$abc$128901$abc$39355$li0570_li0570_input_0_0
1 1
.names lut_$abc$128901$new_new_n1922___output_0_0 lut_$abc$128901$abc$39355$li0569_li0569_input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0569_li0569_output_0_0 dffre_$iopadmap$dcto[2]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1924___output_0_0 lut_$abc$128901$new_new_n1934___input_0_1
1 1
.names lut_$abc$128901$new_new_n1924___output_0_0 lut_$abc$128901$new_new_n1935___input_0_1
1 1
.names lut_$abc$128901$new_new_n1924___output_0_0 lut_$abc$128901$new_new_n1926___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1925___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1942___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1937___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1925___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1942___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1937___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1925___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1942___input_0_5
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1931___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1939___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1930___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1937___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1933___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[15]_output_0_0 lut_$abc$128901$new_new_n1928___input_0_3
1 1
.names lut_$abc$128901$new_new_n1925___output_0_0 lut_$abc$128901$new_new_n1934___input_0_4
1 1
.names lut_$abc$128901$new_new_n1925___output_0_0 lut_$abc$128901$new_new_n1935___input_0_4
1 1
.names lut_$abc$128901$new_new_n1925___output_0_0 lut_$abc$128901$new_new_n1926___input_0_3
1 1
.names lut_$abc$128901$new_new_n1926___output_0_0 lut_$abc$128901$abc$39355$li0570_li0570_input_0_1
1 1
.names lut_$abc$128901$new_new_n1927___output_0_0 lut_$abc$128901$abc$39355$li0570_li0570_input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1931___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1939___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1930___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1933___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[5]_output_0_0 lut_$abc$128901$new_new_n1928___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1931___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1939___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1930___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1933___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[20]_output_0_0 lut_$abc$128901$new_new_n1928___input_0_2
1 1
.names lut_$abc$128901$new_new_n1928___output_0_0 lut_$abc$128901$abc$39355$li0570_li0570_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0570_li0570_output_0_0 dffre_$iopadmap$dcto[3]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1930___output_0_0 lut_$abc$128901$new_new_n1932___input_0_5
1 1
.names lut_$abc$128901$new_new_n1931___output_0_0 lut_$abc$128901$new_new_n1932___input_0_2
1 1
.names lut_$abc$128901$new_new_n1932___output_0_0 lut_$abc$128901$new_new_n1949___input_0_4
1 1
.names lut_$abc$128901$new_new_n1932___output_0_0 lut_$abc$128901$new_new_n1941___input_0_4
1 1
.names lut_$abc$128901$new_new_n1932___output_0_0 lut_$abc$128901$abc$39355$li0571_li0571_input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[6]_output_0_0 lut_$abc$128901$new_new_n1949___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[6]_output_0_0 lut_$abc$128901$new_new_n1941___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[6]_output_0_0 lut_$abc$128901$new_new_n1933___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[21]_output_0_0 lut_$abc$128901$new_new_n1949___input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[21]_output_0_0 lut_$abc$128901$new_new_n1941___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[21]_output_0_0 lut_$abc$128901$new_new_n1933___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[16]_output_0_0 lut_$abc$128901$new_new_n1946___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[16]_output_0_0 lut_$abc$128901$new_new_n1949___input_0_5
1 1
.names dffre_u_dct2d.dcto_4[16]_output_0_0 lut_$abc$128901$new_new_n1942___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[16]_output_0_0 lut_$abc$128901$new_new_n1941___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[16]_output_0_0 lut_$abc$128901$new_new_n1937___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[16]_output_0_0 lut_$abc$128901$new_new_n1933___input_0_5
1 1
.names dffre_u_dct2d.dcto_4[16]_output_0_0 lut_$abc$128901$new_new_n1944___input_0_5
1 1
.names lut_$abc$128901$new_new_n1933___output_0_0 lut_$abc$128901$abc$39355$li0571_li0571_input_0_2
1 1
.names lut_$abc$128901$new_new_n1934___output_0_0 lut_$abc$128901$new_new_n1957___input_0_5
1 1
.names lut_$abc$128901$new_new_n1934___output_0_0 lut_$abc$128901$new_new_n1936___input_0_2
1 1
.names lut_$abc$128901$new_new_n1934___output_0_0 lut_$abc$128901$new_new_n1943___input_0_2
1 1
.names lut_$abc$128901$new_new_n1935___output_0_0 lut_$abc$128901$new_new_n1957___input_0_2
1 1
.names lut_$abc$128901$new_new_n1935___output_0_0 lut_$abc$128901$new_new_n1936___input_0_3
1 1
.names lut_$abc$128901$new_new_n1935___output_0_0 lut_$abc$128901$new_new_n1943___input_0_3
1 1
.names lut_$abc$128901$new_new_n1936___output_0_0 lut_$abc$128901$abc$39355$li0571_li0571_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[6]_output_0_0 lut_$abc$128901$new_new_n1946___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[6]_output_0_0 lut_$abc$128901$new_new_n1942___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[6]_output_0_0 lut_$abc$128901$new_new_n1937___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[6]_output_0_0 lut_$abc$128901$new_new_n1944___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[21]_output_0_0 lut_$abc$128901$new_new_n1946___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[21]_output_0_0 lut_$abc$128901$new_new_n1942___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[21]_output_0_0 lut_$abc$128901$new_new_n1937___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[21]_output_0_0 lut_$abc$128901$new_new_n1944___input_0_1
1 1
.names lut_$abc$128901$new_new_n1937___output_0_0 lut_$abc$128901$new_new_n1957___input_0_0
1 1
.names lut_$abc$128901$new_new_n1937___output_0_0 lut_$abc$128901$new_new_n1943___input_0_0
1 1
.names lut_$abc$128901$new_new_n1937___output_0_0 lut_$abc$128901$abc$39355$li0571_li0571_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0571_li0571_output_0_0 dffre_$iopadmap$dcto[4]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1939___output_0_0 lut_$abc$128901$new_new_n1949___input_0_2
1 1
.names lut_$abc$128901$new_new_n1939___output_0_0 lut_$abc$128901$new_new_n1941___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[7]_output_0_0 lut_$abc$128901$new_new_n1940___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[7]_output_0_0 lut_$abc$128901$new_new_n1952___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[7]_output_0_0 lut_$abc$128901$new_new_n1950___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[22]_output_0_0 lut_$abc$128901$new_new_n1940___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[22]_output_0_0 lut_$abc$128901$new_new_n1952___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[22]_output_0_0 lut_$abc$128901$new_new_n1950___input_0_5
1 1
.names dffre_u_dct2d.dcto_4[17]_output_0_0 lut_$abc$128901$new_new_n1955___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[17]_output_0_0 lut_$abc$128901$new_new_n1956___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[17]_output_0_0 lut_$abc$128901$new_new_n1940___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[17]_output_0_0 lut_$abc$128901$new_new_n1952___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[17]_output_0_0 lut_$abc$128901$new_new_n1948___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[17]_output_0_0 lut_$abc$128901$new_new_n1944___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[17]_output_0_0 lut_$abc$128901$new_new_n1950___input_0_0
1 1
.names lut_$abc$128901$new_new_n1940___output_0_0 lut_$abc$128901$new_new_n1949___input_0_3
1 1
.names lut_$abc$128901$new_new_n1940___output_0_0 lut_$abc$128901$new_new_n1941___input_0_0
1 1
.names lut_$abc$128901$new_new_n1941___output_0_0 lut_$abc$128901$abc$39355$li0572_li0572_input_0_1
1 1
.names lut_$abc$128901$new_new_n1942___output_0_0 lut_$abc$128901$new_new_n1955___input_0_0
1 1
.names lut_$abc$128901$new_new_n1942___output_0_0 lut_$abc$128901$new_new_n1943___input_0_1
1 1
.names lut_$abc$128901$new_new_n1943___output_0_0 lut_$abc$128901$new_new_n1948___input_0_1
1 1
.names lut_$abc$128901$new_new_n1943___output_0_0 lut_$abc$128901$abc$39355$li0572_li0572_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[7]_output_0_0 lut_$abc$128901$new_new_n1955___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[7]_output_0_0 lut_$abc$128901$new_new_n1956___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[7]_output_0_0 lut_$abc$128901$new_new_n1948___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[7]_output_0_0 lut_$abc$128901$new_new_n1944___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[22]_output_0_0 lut_$abc$128901$new_new_n1955___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[22]_output_0_0 lut_$abc$128901$new_new_n1956___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[22]_output_0_0 lut_$abc$128901$new_new_n1948___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[22]_output_0_0 lut_$abc$128901$new_new_n1944___input_0_4
1 1
.names lut_$abc$128901$new_new_n1944___output_0_0 lut_$abc$128901$abc$39355$li0572_li0572_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0572_li0572_output_0_0 dffre_$iopadmap$dcto[5]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1946___output_0_0 lut_$abc$128901$new_new_n1955___input_0_5
1 1
.names lut_$abc$128901$new_new_n1946___output_0_0 lut_$abc$128901$new_new_n1956___input_0_3
1 1
.names lut_$abc$128901$new_new_n1946___output_0_0 lut_$abc$128901$new_new_n1948___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[8]_output_0_0 lut_$abc$128901$new_new_n1947___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[8]_output_0_0 lut_$abc$128901$new_new_n1960___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[8]_output_0_0 lut_$abc$128901$new_new_n1958___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[23]_output_0_0 lut_$abc$128901$new_new_n1947___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[23]_output_0_0 lut_$abc$128901$new_new_n1960___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[23]_output_0_0 lut_$abc$128901$new_new_n1958___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[18]_output_0_0 lut_$abc$128901$new_new_n1947___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[18]_output_0_0 lut_$abc$128901$new_new_n1954___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[18]_output_0_0 lut_$abc$128901$new_new_n1965___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[18]_output_0_0 lut_$abc$128901$new_new_n1963___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[18]_output_0_0 lut_$abc$128901$new_new_n1950___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[18]_output_0_0 lut_$abc$128901$new_new_n1960___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[18]_output_0_0 lut_$abc$128901$new_new_n1958___input_0_1
1 1
.names lut_$abc$128901$new_new_n1947___output_0_0 lut_$abc$128901$new_new_n1955___input_0_4
1 1
.names lut_$abc$128901$new_new_n1947___output_0_0 lut_$abc$128901$new_new_n1956___input_0_4
1 1
.names lut_$abc$128901$new_new_n1947___output_0_0 lut_$abc$128901$new_new_n1948___input_0_5
1 1
.names lut_$abc$128901$new_new_n1948___output_0_0 lut_$abc$128901$abc$39355$li0573_li0573_input_0_1
1 1
.names lut_$abc$128901$new_new_n1949___output_0_0 lut_$abc$128901$new_new_n1969___input_0_2
1 1
.names lut_$abc$128901$new_new_n1949___output_0_0 lut_$abc$128901$new_new_n1954___input_0_3
1 1
.names lut_$abc$128901$new_new_n1949___output_0_0 lut_$abc$128901$abc$39355$li0575_li0575_input_0_5
1 1
.names lut_$abc$128901$new_new_n1949___output_0_0 lut_$abc$128901$abc$39355$li0573_li0573_input_0_3
1 1
.names lut_$abc$128901$new_new_n1949___output_0_0 lut_$abc$128901$new_new_n1982___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[8]_output_0_0 lut_$abc$128901$new_new_n1954___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[8]_output_0_0 lut_$abc$128901$new_new_n1965___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[8]_output_0_0 lut_$abc$128901$new_new_n1963___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[8]_output_0_0 lut_$abc$128901$new_new_n1950___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[23]_output_0_0 lut_$abc$128901$new_new_n1954___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[23]_output_0_0 lut_$abc$128901$new_new_n1965___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[23]_output_0_0 lut_$abc$128901$new_new_n1963___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[23]_output_0_0 lut_$abc$128901$new_new_n1950___input_0_4
1 1
.names lut_$abc$128901$new_new_n1950___output_0_0 lut_$abc$128901$abc$39355$li0573_li0573_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0573_li0573_output_0_0 dffre_$iopadmap$dcto[6]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1952___output_0_0 lut_$abc$128901$new_new_n1954___input_0_4
1 1
.names lut_$abc$128901$new_new_n1952___output_0_0 lut_$abc$128901$new_new_n1965___input_0_4
1 1
.names lut_$abc$128901$new_new_n1952___output_0_0 lut_$abc$128901$new_new_n1963___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[9]_output_0_0 lut_$abc$128901$new_new_n1964___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[9]_output_0_0 lut_$abc$128901$new_new_n1968___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[9]_output_0_0 lut_$abc$128901$new_new_n1953___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[24]_output_0_0 lut_$abc$128901$new_new_n1964___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[24]_output_0_0 lut_$abc$128901$new_new_n1968___input_0_4
1 1
.names dffre_u_dct2d.romodatao_d4[24]_output_0_0 lut_$abc$128901$new_new_n1953___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[19]_output_0_0 lut_$abc$128901$new_new_n1971___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[19]_output_0_0 lut_$abc$128901$new_new_n1964___input_0_5
1 1
.names dffre_u_dct2d.dcto_4[19]_output_0_0 lut_$abc$128901$new_new_n1968___input_0_5
1 1
.names dffre_u_dct2d.dcto_4[19]_output_0_0 lut_$abc$128901$new_new_n1953___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[19]_output_0_0 lut_$abc$128901$new_new_n1962___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[19]_output_0_0 lut_$abc$128901$new_new_n1958___input_0_3
1 1
.names lut_$abc$128901$new_new_n1953___output_0_0 lut_$abc$128901$new_new_n1954___input_0_0
1 1
.names lut_$abc$128901$new_new_n1953___output_0_0 lut_$abc$128901$new_new_n1965___input_0_3
1 1
.names lut_$abc$128901$new_new_n1953___output_0_0 lut_$abc$128901$new_new_n1963___input_0_3
1 1
.names lut_$abc$128901$new_new_n1954___output_0_0 lut_$abc$128901$abc$39355$li0574_li0574_input_0_1
1 1
.names lut_$abc$128901$new_new_n1955___output_0_0 lut_$abc$128901$new_new_n1957___input_0_3
1 1
.names lut_$abc$128901$new_new_n1956___output_0_0 lut_$abc$128901$new_new_n1957___input_0_4
1 1
.names lut_$abc$128901$new_new_n1957___output_0_0 lut_$abc$128901$new_new_n1971___input_0_2
1 1
.names lut_$abc$128901$new_new_n1957___output_0_0 lut_$abc$128901$abc$39355$li0574_li0574_input_0_3
1 1
.names lut_$abc$128901$new_new_n1957___output_0_0 lut_$abc$128901$new_new_n1962___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[9]_output_0_0 lut_$abc$128901$new_new_n1971___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[9]_output_0_0 lut_$abc$128901$new_new_n1962___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[9]_output_0_0 lut_$abc$128901$new_new_n1958___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[24]_output_0_0 lut_$abc$128901$new_new_n1971___input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[24]_output_0_0 lut_$abc$128901$new_new_n1962___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d4[24]_output_0_0 lut_$abc$128901$new_new_n1958___input_0_5
1 1
.names lut_$abc$128901$new_new_n1958___output_0_0 lut_$abc$128901$abc$39355$li0574_li0574_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0574_li0574_output_0_0 dffre_$iopadmap$dcto[7]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1960___output_0_0 lut_$abc$128901$new_new_n1971___input_0_0
1 1
.names lut_$abc$128901$new_new_n1960___output_0_0 lut_$abc$128901$new_new_n1962___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[10]_output_0_0 lut_$abc$128901$new_new_n1974___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[10]_output_0_0 lut_$abc$128901$new_new_n1961___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[10]_output_0_0 lut_$abc$128901$new_new_n1970___input_0_2
1 1
.names dffre_u_dct2d.romedatao_d4[25]_output_0_0 lut_$abc$128901$new_new_n1974___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[25]_output_0_0 lut_$abc$128901$new_new_n1961___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[25]_output_0_0 lut_$abc$128901$new_new_n1970___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[20]_output_0_0 lut_$abc$128901$new_new_n1974___input_0_5
1 1
.names dffre_u_dct2d.dcto_4[20]_output_0_0 lut_$abc$128901$new_new_n1961___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[20]_output_0_0 lut_$abc$128901$new_new_n1964___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[20]_output_0_0 lut_$abc$128901$new_new_n1975___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[20]_output_0_0 lut_$abc$128901$new_new_n1968___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[20]_output_0_0 lut_$abc$128901$new_new_n1970___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[20]_output_0_0 lut_$abc$128901$new_new_n1967___input_0_4
1 1
.names lut_$abc$128901$new_new_n1961___output_0_0 lut_$abc$128901$new_new_n1971___input_0_5
1 1
.names lut_$abc$128901$new_new_n1961___output_0_0 lut_$abc$128901$new_new_n1962___input_0_2
1 1
.names lut_$abc$128901$new_new_n1962___output_0_0 lut_$abc$128901$abc$39355$li0575_li0575_input_0_2
1 1
.names lut_$abc$128901$new_new_n1963___output_0_0 lut_$abc$128901$new_new_n1969___input_0_3
1 1
.names lut_$abc$128901$new_new_n1963___output_0_0 lut_$abc$128901$abc$39355$li0575_li0575_input_0_1
1 1
.names lut_$abc$128901$new_new_n1963___output_0_0 lut_$abc$128901$new_new_n1982___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[10]_output_0_0 lut_$abc$128901$new_new_n1964___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[10]_output_0_0 lut_$abc$128901$new_new_n1975___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[10]_output_0_0 lut_$abc$128901$new_new_n1968___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[10]_output_0_0 lut_$abc$128901$new_new_n1967___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[25]_output_0_0 lut_$abc$128901$new_new_n1964___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[25]_output_0_0 lut_$abc$128901$new_new_n1975___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[25]_output_0_0 lut_$abc$128901$new_new_n1968___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[25]_output_0_0 lut_$abc$128901$new_new_n1967___input_0_3
1 1
.names lut_$abc$128901$new_new_n1964___output_0_0 lut_$abc$128901$new_new_n1969___input_0_1
1 1
.names lut_$abc$128901$new_new_n1964___output_0_0 lut_$abc$128901$abc$39355$li0575_li0575_input_0_3
1 1
.names lut_$abc$128901$new_new_n1964___output_0_0 lut_$abc$128901$new_new_n1979___input_0_4
1 1
.names lut_$abc$128901$new_new_n1965___output_0_0 lut_$abc$128901$new_new_n1969___input_0_4
1 1
.names lut_$abc$128901$new_new_n1965___output_0_0 lut_$abc$128901$abc$39355$li0575_li0575_input_0_0
1 1
.names lut_$abc$128901$new_new_n1965___output_0_0 lut_$abc$128901$new_new_n1982___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0575_li0575_output_0_0 dffre_$iopadmap$dcto[8]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d4[11]_output_0_0 lut_$abc$128901$new_new_n1980___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[11]_output_0_0 lut_$abc$128901$new_new_n1979___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[11]_output_0_0 lut_$abc$128901$new_new_n1976___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[11]_output_0_0 lut_$abc$128901$new_new_n1967___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[26]_output_0_0 lut_$abc$128901$new_new_n1980___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[26]_output_0_0 lut_$abc$128901$new_new_n1979___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[26]_output_0_0 lut_$abc$128901$new_new_n1976___input_0_5
1 1
.names dffre_u_dct2d.romodatao_d4[26]_output_0_0 lut_$abc$128901$new_new_n1967___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[21]_output_0_0 lut_$abc$128901$new_new_n1980___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[21]_output_0_0 lut_$abc$128901$new_new_n1979___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[21]_output_0_0 lut_$abc$128901$new_new_n1976___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[21]_output_0_0 lut_$abc$128901$new_new_n1973___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[21]_output_0_0 lut_$abc$128901$new_new_n1970___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[21]_output_0_0 lut_$abc$128901$new_new_n1983___input_0_2
1 1
.names dffre_u_dct2d.dcto_4[21]_output_0_0 lut_$abc$128901$new_new_n1967___input_0_2
1 1
.names lut_$abc$128901$new_new_n1967___output_0_0 lut_$abc$128901$abc$39355$li0577_li0577_input_0_2
1 1
.names lut_$abc$128901$new_new_n1967___output_0_0 lut_$abc$128901$abc$39355$li0576_li0576_input_0_2
1 1
.names lut_$abc$128901$new_new_n1968___output_0_0 lut_$abc$128901$new_new_n1969___input_0_0
1 1
.names lut_$abc$128901$new_new_n1968___output_0_0 lut_$abc$128901$new_new_n1980___input_0_4
1 1
.names lut_$abc$128901$new_new_n1969___output_0_0 lut_$abc$128901$abc$39355$li0577_li0577_input_0_0
1 1
.names lut_$abc$128901$new_new_n1969___output_0_0 lut_$abc$128901$abc$39355$li0576_li0576_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[11]_output_0_0 lut_$abc$128901$new_new_n1973___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[11]_output_0_0 lut_$abc$128901$new_new_n1970___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[11]_output_0_0 lut_$abc$128901$new_new_n1983___input_0_1
1 1
.names dffre_u_dct2d.romedatao_d4[26]_output_0_0 lut_$abc$128901$new_new_n1973___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d4[26]_output_0_0 lut_$abc$128901$new_new_n1970___input_0_5
1 1
.names dffre_u_dct2d.romedatao_d4[26]_output_0_0 lut_$abc$128901$new_new_n1983___input_0_5
1 1
.names lut_$abc$128901$new_new_n1970___output_0_0 lut_$abc$128901$new_new_n1974___input_0_3
1 1
.names lut_$abc$128901$new_new_n1970___output_0_0 lut_$abc$128901$abc$39355$li0576_li0576_input_0_1
1 1
.names lut_$abc$128901$new_new_n1971___output_0_0 lut_$abc$128901$new_new_n1974___input_0_2
1 1
.names lut_$abc$128901$new_new_n1971___output_0_0 lut_$abc$128901$abc$39355$li0576_li0576_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0576_li0576_output_0_0 dffre_$iopadmap$dcto[9]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[27]_output_0_0 lut_$abc$128901$abc$39355$li0578_li0578_input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[27]_output_0_0 lut_$abc$128901$new_new_n1973___input_0_4
1 1
.names dffre_u_dct2d.romedatao_d4[12]_output_0_0 lut_$abc$128901$new_new_n1973___input_0_0
1 1
.names dffre_u_dct2d.romedatao_d4[12]_output_0_0 lut_$abc$128901$new_new_n1983___input_0_0
1 1
.names dffre_u_dct2d.dcto_4[23]_output_0_0 lut_$abc$128901$new_new_n1978___input_0_4
1 1
.names dffre_u_dct2d.dcto_4[23]_output_0_0 lut_$abc$128901$new_new_n1981___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[23]_output_0_0 lut_$abc$128901$new_new_n1976___input_0_1
1 1
.names dffre_u_dct2d.dcto_4[23]_output_0_0 lut_$abc$128901$new_new_n1973___input_0_3
1 1
.names dffre_u_dct2d.dcto_4[23]_output_0_0 lut_$abc$128901$new_new_n1983___input_0_3
1 1
.names lut_$abc$128901$new_new_n1973___output_0_0 lut_$abc$128901$abc$39355$li0578_li0578_input_0_2
1 1
.names lut_$abc$128901$new_new_n1973___output_0_0 lut_$abc$128901$new_new_n1974___input_0_0
1 1
.names lut_$abc$128901$new_new_n1974___output_0_0 lut_$abc$128901$abc$39355$li0578_li0578_input_0_1
1 1
.names lut_$abc$128901$new_new_n1974___output_0_0 lut_$abc$128901$abc$39355$li0577_li0577_input_0_3
1 1
.names lut_$abc$128901$new_new_n1975___output_0_0 lut_$abc$128901$abc$39355$li0577_li0577_input_0_1
1 1
.names lut_$abc$128901$new_new_n1975___output_0_0 lut_$abc$128901$new_new_n1980___input_0_1
1 1
.names lut_$abc$128901$new_new_n1975___output_0_0 lut_$abc$128901$new_new_n1979___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[27]_output_0_0 lut_$abc$128901$new_new_n1978___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[27]_output_0_0 lut_$abc$128901$new_new_n1981___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[27]_output_0_0 lut_$abc$128901$new_new_n1976___input_0_2
1 1
.names dffre_u_dct2d.romodatao_d4[12]_output_0_0 lut_$abc$128901$new_new_n1978___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[12]_output_0_0 lut_$abc$128901$new_new_n1981___input_0_3
1 1
.names dffre_u_dct2d.romodatao_d4[12]_output_0_0 lut_$abc$128901$new_new_n1976___input_0_4
1 1
.names lut_$abc$128901$new_new_n1976___output_0_0 lut_$abc$128901$abc$39355$li0577_li0577_input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0577_li0577_output_0_0 dffre_$iopadmap$dcto[10]_input_0_0
1 1
.names lut_$abc$128901$new_new_n1978___output_0_0 lut_$abc$128901$new_new_n1980___input_0_2
1 1
.names lut_$abc$128901$new_new_n1978___output_0_0 lut_$abc$128901$new_new_n1979___input_0_2
1 1
.names lut_$abc$128901$new_new_n1979___output_0_0 lut_$abc$128901$new_new_n1982___input_0_2
1 1
.names lut_$abc$128901$new_new_n1980___output_0_0 lut_$abc$128901$new_new_n1982___input_0_1
1 1
.names dffre_u_dct2d.romodatao_d4[13]_output_0_0 lut_$abc$128901$new_new_n1981___input_0_0
1 1
.names lut_$abc$128901$new_new_n1981___output_0_0 lut_$abc$128901$new_new_n1982___input_0_3
1 1
.names lut_$abc$128901$new_new_n1982___output_0_0 lut_$abc$128901$abc$39355$li0578_li0578_input_0_3
1 1
.names dffre_u_dct2d.romedatao_d4[13]_output_0_0 lut_$abc$128901$new_new_n1983___input_0_4
1 1
.names lut_$abc$128901$new_new_n1983___output_0_0 lut_$abc$128901$abc$39355$li0578_li0578_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0578_li0578_output_0_0 dffre_$iopadmap$dcto[11]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 dffre_u_dct2d.latchbuf_reg[44]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$new_new_n2043___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$new_new_n2093___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45570$li79_li79_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45570$li35_li35_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45570$li34_li34_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45570$li78_li78_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[55]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$578.X[0]_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 dffre_u_dct2d.latchbuf_reg[33]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$new_new_n2043___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$new_new_n2093___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45570$li79_li79_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45570$li35_li35_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45570$li34_li34_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45570$li78_li78_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[44]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$578.X[0]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$578.X[0]_output_0_0 dffre_u_dct2d.databuf_reg[77]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 dffre_u_dct2d.latchbuf_reg[22]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$new_new_n2030___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$new_new_n2080___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$abc$45570$li24_li24_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$abc$45570$li68_li68_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$abc$45570$li67_li67_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$abc$45570$li23_li23_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[33]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$560.X[0]_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 dffre_u_dct2d.latchbuf_reg[55]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$new_new_n2030___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$new_new_n2080___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45570$li24_li24_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45570$li68_li68_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45570$li67_li67_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45570$li23_li23_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[66]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$560.X[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$560.X[0]_output_0_0 dffre_u_dct2d.databuf_reg[66]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 lut_$abc$128901$new_new_n2017___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 dffre_u_dct2d.latchbuf_reg[66]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 lut_$abc$128901$new_new_n2067___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 lut_$abc$128901$abc$45570$li12_li12_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 lut_$abc$128901$abc$45570$li56_li56_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 lut_$abc$128901$abc$45570$li13_li13_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 lut_$abc$128901$abc$45570$li57_li57_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[77]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$569.X[0]_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$new_new_n2017___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$new_new_n2067___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$abc$45570$li12_li12_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$abc$45570$li56_li56_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 dffre_u_dct2d.latchbuf_reg[11]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$abc$45570$li13_li13_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$abc$45570$li57_li57_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[22]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$569.X[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$569.X[0]_output_0_0 dffre_u_dct2d.databuf_reg[55]_input_0_0
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_$abc$128901$abc$47118$li0_li0_input_0_0
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[0]_input_0_0
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[2]_input_0_0
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[6]_input_0_3
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_$abc$128901$new_new_n2001___input_0_2
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_$abc$128901$new_new_n2006___input_0_4
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[5]_input_0_1
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[7]_input_0_2
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_$abc$128901$new_new_n2009___input_0_1
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[8]_input_0_4
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[4]_input_0_4
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_$abc$128901$new_new_n1998___input_0_0
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_$abc$128901$new_new_n2012___input_0_2
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[9]_input_0_0
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[1]_input_0_3
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_u_dct2d.ramdatao[3]_input_0_4
1 1
.names dffre_u_dct2d.rmemsel_reg_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_4
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_0 lut_u_dct2d.ramdatao[0]_input_0_1
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_0 lut_u_dct2d.ramdatao[0]_input_0_2
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_2
1 1
.names lut_u_dct2d.ramdatao[0]_output_0_0 lut_$abc$128901$new_new_n1995___input_0_3
1 1
.names lut_u_dct2d.ramdatao[0]_output_0_0 lut_$abc$128901$new_new_n2056___input_0_0
1 1
.names lut_u_dct2d.ramdatao[0]_output_0_0 dffre_u_dct2d.latchbuf_reg[77]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[0]_output_0_0 lut_$abc$128901$abc$45570$li45_li45_input_0_2
1 1
.names lut_u_dct2d.ramdatao[0]_output_0_0 lut_$abc$128901$abc$45570$li01_li01_input_0_2
1 1
.names lut_u_dct2d.ramdatao[0]_output_0_0 lut_$abc$128901$abc$45570$li02_li02_input_0_2
1 1
.names lut_u_dct2d.ramdatao[0]_output_0_0 lut_$abc$128901$abc$45570$li46_li46_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$new_new_n1995___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$new_new_n2056___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$abc$45570$li45_li45_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$abc$45570$li01_li01_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$abc$45570$li02_li02_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$abc$45570$li46_li46_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_output_0_0 dffre_u_dct2d.databuf_reg[44]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_1 lut_u_dct2d.ramdatao[1]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_1 lut_u_dct2d.ramdatao[1]_input_0_1
1 1
.names lut_u_dct2d.ramdatao[1]_output_0_0 lut_$abc$128901$new_new_n1995___input_0_1
1 1
.names lut_u_dct2d.ramdatao[1]_output_0_0 lut_$abc$128901$new_new_n2056___input_0_3
1 1
.names lut_u_dct2d.ramdatao[1]_output_0_0 lut_$abc$128901$abc$45570$li45_li45_input_0_4
1 1
.names lut_u_dct2d.ramdatao[1]_output_0_0 dffre_u_dct2d.latchbuf_reg[78]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[1]_output_0_0 lut_$abc$128901$abc$45570$li01_li01_input_0_1
1 1
.names lut_u_dct2d.ramdatao[1]_output_0_0 lut_$abc$128901$abc$45570$li02_li02_input_0_5
1 1
.names lut_u_dct2d.ramdatao[1]_output_0_0 lut_$abc$128901$abc$45570$li46_li46_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$new_new_n1995___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$new_new_n2056___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45570$li45_li45_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45570$li01_li01_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45570$li02_li02_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45570$li46_li46_input_0_5
1 1
.names lut_$abc$128901$abc$45570$li01_li01_output_0_0 dffre_u_dct2d.databuf_reg[1]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_2 lut_u_dct2d.ramdatao[2]_input_0_4
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_2 lut_u_dct2d.ramdatao[2]_input_0_3
1 1
.names lut_u_dct2d.ramdatao[2]_output_0_0 lut_$abc$128901$new_new_n1995___input_0_4
1 1
.names lut_u_dct2d.ramdatao[2]_output_0_0 lut_$abc$128901$new_new_n2056___input_0_4
1 1
.names lut_u_dct2d.ramdatao[2]_output_0_0 dffre_u_dct2d.latchbuf_reg[79]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[2]_output_0_0 lut_$abc$128901$abc$45570$li02_li02_input_0_3
1 1
.names lut_u_dct2d.ramdatao[2]_output_0_0 lut_$abc$128901$abc$45570$li46_li46_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$new_new_n1995___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$new_new_n2056___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$abc$45570$li02_li02_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$abc$45570$li46_li46_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li02_li02_output_0_0 dffre_u_dct2d.databuf_reg[2]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_3 lut_u_dct2d.ramdatao[3]_input_0_2
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_3 lut_u_dct2d.ramdatao[3]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[3]_output_0_0 lut_$abc$128901$abc$45570$li49_li49_input_0_2
1 1
.names lut_u_dct2d.ramdatao[3]_output_0_0 lut_$abc$128901$abc$45570$li05_li05_input_0_4
1 1
.names lut_u_dct2d.ramdatao[3]_output_0_0 dffre_u_dct2d.latchbuf_reg[80]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[3]_output_0_0 lut_$abc$128901$abc$45570$li48_li48_input_0_1
1 1
.names lut_u_dct2d.ramdatao[3]_output_0_0 lut_$abc$128901$abc$45570$li47_li47_input_0_0
1 1
.names lut_u_dct2d.ramdatao[3]_output_0_0 lut_$abc$128901$abc$45570$li03_li03_input_0_0
1 1
.names lut_u_dct2d.ramdatao[3]_output_0_0 lut_$abc$128901$abc$45570$li04_li04_input_0_0
1 1
.names lut_$abc$128901$new_new_n1995___output_0_0 lut_$abc$128901$abc$45570$li05_li05_input_0_3
1 1
.names lut_$abc$128901$new_new_n1995___output_0_0 lut_$abc$128901$abc$45570$li03_li03_input_0_1
1 1
.names lut_$abc$128901$new_new_n1995___output_0_0 lut_$abc$128901$abc$45570$li04_li04_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45570$li49_li49_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45570$li05_li05_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45570$li48_li48_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45570$li47_li47_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45570$li03_li03_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45570$li04_li04_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li03_li03_output_0_0 dffre_u_dct2d.databuf_reg[3]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_4 lut_u_dct2d.ramdatao[4]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n1998___input_0_1
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_4 lut_u_dct2d.ramdatao[4]_input_0_2
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n1998___input_0_2
1 1
.names lut_u_dct2d.ramdatao[4]_output_0_0 lut_$abc$128901$abc$45570$li49_li49_input_0_3
1 1
.names lut_u_dct2d.ramdatao[4]_output_0_0 lut_$abc$128901$abc$45570$li05_li05_input_0_2
1 1
.names lut_u_dct2d.ramdatao[4]_output_0_0 dffre_u_dct2d.latchbuf_reg[81]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45570$li49_li49_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45570$li05_li05_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$new_new_n1998___input_0_4
1 1
.names lut_$abc$128901$new_new_n1998___output_0_0 lut_$abc$128901$abc$45570$li48_li48_input_0_4
1 1
.names lut_$abc$128901$new_new_n1998___output_0_0 lut_$abc$128901$abc$45570$li04_li04_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li04_li04_output_0_0 dffre_u_dct2d.databuf_reg[4]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2001___input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_5 lut_u_dct2d.ramdatao[5]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2001___input_0_1
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_5 lut_u_dct2d.ramdatao[5]_input_0_3
1 1
.names lut_u_dct2d.ramdatao[5]_output_0_0 lut_$abc$128901$abc$45570$li51_li51_input_0_1
1 1
.names lut_u_dct2d.ramdatao[5]_output_0_0 lut_$abc$128901$abc$45570$li07_li07_input_0_5
1 1
.names lut_u_dct2d.ramdatao[5]_output_0_0 lut_$abc$128901$abc$45570$li50_li50_input_0_4
1 1
.names lut_u_dct2d.ramdatao[5]_output_0_0 dffre_u_dct2d.latchbuf_reg[82]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[5]_output_0_0 lut_$abc$128901$abc$45570$li06_li06_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[16]_output_0_0 lut_$abc$128901$abc$45570$li51_li51_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[16]_output_0_0 lut_$abc$128901$abc$45570$li07_li07_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[16]_output_0_0 lut_$abc$128901$new_new_n2001___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[16]_output_0_0 lut_$abc$128901$abc$45570$li50_li50_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[16]_output_0_0 lut_$abc$128901$abc$45570$li06_li06_input_0_2
1 1
.names lut_$abc$128901$new_new_n2001___output_0_0 lut_$abc$128901$abc$45570$li49_li49_input_0_1
1 1
.names lut_$abc$128901$new_new_n2001___output_0_0 lut_$abc$128901$abc$45570$li05_li05_input_0_5
1 1
.names lut_$abc$128901$abc$45570$li05_li05_output_0_0 lut_$abc$128901$abc$45570$li07_li07_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li05_li05_output_0_0 lut_$abc$128901$abc$45570$li06_li06_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li05_li05_output_0_0 dffre_u_dct2d.databuf_reg[5]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_6 lut_u_dct2d.ramdatao[6]_input_0_1
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_6 lut_u_dct2d.ramdatao[6]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[6]_output_0_0 lut_$abc$128901$abc$45570$li51_li51_input_0_0
1 1
.names lut_u_dct2d.ramdatao[6]_output_0_0 lut_$abc$128901$abc$45570$li07_li07_input_0_3
1 1
.names lut_u_dct2d.ramdatao[6]_output_0_0 lut_$abc$128901$abc$45570$li50_li50_input_0_2
1 1
.names lut_u_dct2d.ramdatao[6]_output_0_0 dffre_u_dct2d.latchbuf_reg[83]_input_0_0
1 1
.names lut_u_dct2d.ramdatao[6]_output_0_0 lut_$abc$128901$abc$45570$li06_li06_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45570$li51_li51_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45570$li07_li07_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45570$li50_li50_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45570$li06_li06_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li06_li06_output_0_0 dffre_u_dct2d.databuf_reg[6]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2006___input_0_3
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_7 lut_u_dct2d.ramdatao[7]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2006___input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_7 lut_u_dct2d.ramdatao[7]_input_0_1
1 1
.names lut_u_dct2d.ramdatao[7]_output_0_0 lut_$abc$128901$abc$45570$li53_li53_input_0_4
1 1
.names lut_u_dct2d.ramdatao[7]_output_0_0 lut_$abc$128901$abc$45570$li09_li09_input_0_4
1 1
.names lut_u_dct2d.ramdatao[7]_output_0_0 lut_$abc$128901$abc$45570$li08_li08_input_0_4
1 1
.names lut_u_dct2d.ramdatao[7]_output_0_0 lut_$abc$128901$abc$45570$li52_li52_input_0_1
1 1
.names lut_u_dct2d.ramdatao[7]_output_0_0 dffre_u_dct2d.latchbuf_reg[84]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45570$li53_li53_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45570$li09_li09_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45570$li08_li08_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$new_new_n2006___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45570$li52_li52_input_0_0
1 1
.names lut_$abc$128901$new_new_n2006___output_0_0 lut_$abc$128901$abc$45570$li51_li51_input_0_4
1 1
.names lut_$abc$128901$new_new_n2006___output_0_0 lut_$abc$128901$abc$45570$li07_li07_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li07_li07_output_0_0 lut_$abc$128901$abc$45570$li09_li09_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li07_li07_output_0_0 lut_$abc$128901$abc$45570$li08_li08_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li07_li07_output_0_0 dffre_u_dct2d.databuf_reg[7]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2009___input_0_4
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_8 lut_u_dct2d.ramdatao[8]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2009___input_0_3
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_8 lut_u_dct2d.ramdatao[8]_input_0_2
1 1
.names lut_u_dct2d.ramdatao[8]_output_0_0 lut_$abc$128901$abc$45570$li53_li53_input_0_0
1 1
.names lut_u_dct2d.ramdatao[8]_output_0_0 lut_$abc$128901$abc$45570$li09_li09_input_0_0
1 1
.names lut_u_dct2d.ramdatao[8]_output_0_0 dffre_u_dct2d.latchbuf_reg[85]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$abc$45570$li53_li53_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$abc$45570$li09_li09_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$new_new_n2009___input_0_0
1 1
.names lut_$abc$128901$new_new_n2009___output_0_0 lut_$abc$128901$abc$45570$li08_li08_input_0_0
1 1
.names lut_$abc$128901$new_new_n2009___output_0_0 lut_$abc$128901$abc$45570$li52_li52_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li08_li08_output_0_0 dffre_u_dct2d.databuf_reg[8]_input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2012___input_0_0
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_9 lut_u_dct2d.ramdatao[9]_input_0_4
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2012___input_0_4
1 1
.names RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_9 lut_u_dct2d.ramdatao[9]_input_0_2
1 1
.names lut_u_dct2d.ramdatao[9]_output_0_0 lut_$abc$128901$abc$45570$li54_li54_input_0_3
1 1
.names lut_u_dct2d.ramdatao[9]_output_0_0 lut_$abc$128901$abc$45570$li10_li10_input_0_3
1 1
.names lut_u_dct2d.ramdatao[9]_output_0_0 dffre_u_dct2d.latchbuf_reg[87]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$abc$45570$li54_li54_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$abc$45570$li10_li10_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$new_new_n2012___input_0_3
1 1
.names lut_$abc$128901$new_new_n2012___output_0_0 lut_$abc$128901$abc$45570$li53_li53_input_0_5
1 1
.names lut_$abc$128901$new_new_n2012___output_0_0 lut_$abc$128901$abc$45570$li09_li09_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li09_li09_output_0_0 lut_$abc$128901$abc$45570$li10_li10_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li09_li09_output_0_0 dffre_u_dct2d.databuf_reg[9]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li10_li10_output_0_0 dffre_u_dct2d.databuf_reg[10]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[78]_output_0_0 lut_$abc$128901$new_new_n2017___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[78]_output_0_0 dffre_u_dct2d.latchbuf_reg[67]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[78]_output_0_0 lut_$abc$128901$new_new_n2067___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[78]_output_0_0 lut_$abc$128901$abc$45570$li12_li12_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[78]_output_0_0 lut_$abc$128901$abc$45570$li56_li56_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[78]_output_0_0 lut_$abc$128901$abc$45570$li13_li13_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[78]_output_0_0 lut_$abc$128901$abc$45570$li57_li57_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$new_new_n2017___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$new_new_n2067___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$abc$45570$li12_li12_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$abc$45570$li56_li56_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[23]_output_0_0 dffre_u_dct2d.latchbuf_reg[12]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$abc$45570$li13_li13_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$abc$45570$li57_li57_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li12_li12_output_0_0 dffre_u_dct2d.databuf_reg[12]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[79]_output_0_0 lut_$abc$128901$new_new_n2017___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[79]_output_0_0 dffre_u_dct2d.latchbuf_reg[68]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[79]_output_0_0 lut_$abc$128901$new_new_n2067___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[79]_output_0_0 lut_$abc$128901$abc$45570$li13_li13_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[79]_output_0_0 lut_$abc$128901$abc$45570$li57_li57_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$new_new_n2017___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$new_new_n2067___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[24]_output_0_0 dffre_u_dct2d.latchbuf_reg[13]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$abc$45570$li13_li13_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$abc$45570$li57_li57_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li13_li13_output_0_0 dffre_u_dct2d.databuf_reg[13]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2017___output_0_0 lut_$abc$128901$abc$45570$li15_li15_input_0_4
1 1
.names lut_$abc$128901$new_new_n2017___output_0_0 lut_$abc$128901$abc$45570$li14_li14_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[80]_output_0_0 lut_$abc$128901$abc$45570$li15_li15_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[80]_output_0_0 lut_$abc$128901$abc$45570$li59_li59_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[80]_output_0_0 lut_$abc$128901$new_new_n2070___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[80]_output_0_0 dffre_u_dct2d.latchbuf_reg[69]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[80]_output_0_0 lut_$abc$128901$abc$45570$li58_li58_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[80]_output_0_0 lut_$abc$128901$abc$45570$li14_li14_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[25]_output_0_0 lut_$abc$128901$abc$45570$li15_li15_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[25]_output_0_0 lut_$abc$128901$abc$45570$li59_li59_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[25]_output_0_0 lut_$abc$128901$new_new_n2070___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[25]_output_0_0 dffre_u_dct2d.latchbuf_reg[14]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[25]_output_0_0 lut_$abc$128901$abc$45570$li58_li58_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[25]_output_0_0 lut_$abc$128901$abc$45570$li14_li14_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li14_li14_output_0_0 dffre_u_dct2d.databuf_reg[14]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[81]_output_0_0 lut_$abc$128901$abc$45570$li16_li16_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[81]_output_0_0 lut_$abc$128901$abc$45570$li15_li15_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[81]_output_0_0 lut_$abc$128901$abc$45570$li59_li59_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[81]_output_0_0 lut_$abc$128901$new_new_n2070___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[81]_output_0_0 dffre_u_dct2d.latchbuf_reg[70]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$abc$45570$li16_li16_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$abc$45570$li15_li15_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$abc$45570$li59_li59_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$new_new_n2070___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[26]_output_0_0 dffre_u_dct2d.latchbuf_reg[15]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li15_li15_output_0_0 lut_$abc$128901$abc$45570$li16_li16_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li15_li15_output_0_0 dffre_u_dct2d.databuf_reg[15]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[82]_output_0_0 lut_$abc$128901$abc$45570$li17_li17_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[82]_output_0_0 lut_$abc$128901$new_new_n2022___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[82]_output_0_0 lut_$abc$128901$abc$45570$li16_li16_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[82]_output_0_0 lut_$abc$128901$abc$45570$li60_li60_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[82]_output_0_0 lut_$abc$128901$new_new_n2073___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[82]_output_0_0 lut_$abc$128901$abc$45570$li61_li61_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[82]_output_0_0 dffre_u_dct2d.latchbuf_reg[71]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[27]_output_0_0 dffre_u_dct2d.latchbuf_reg[16]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45570$li17_li17_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$new_new_n2022___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45570$li16_li16_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45570$li60_li60_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$new_new_n2073___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45570$li61_li61_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li16_li16_output_0_0 lut_$abc$128901$abc$45570$li17_li17_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li16_li16_output_0_0 lut_$abc$128901$new_new_n2022___input_0_2
1 1
.names lut_$abc$128901$abc$45570$li16_li16_output_0_0 dffre_u_dct2d.databuf_reg[16]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[83]_output_0_0 lut_$abc$128901$abc$45570$li17_li17_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[83]_output_0_0 lut_$abc$128901$new_new_n2022___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[83]_output_0_0 lut_$abc$128901$new_new_n2073___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[83]_output_0_0 lut_$abc$128901$abc$45570$li61_li61_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[83]_output_0_0 dffre_u_dct2d.latchbuf_reg[72]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$abc$45570$li17_li17_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$new_new_n2022___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$new_new_n2073___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$abc$45570$li61_li61_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[28]_output_0_0 dffre_u_dct2d.latchbuf_reg[17]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li17_li17_output_0_0 dffre_u_dct2d.databuf_reg[17]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2022___output_0_0 lut_$abc$128901$abc$45570$li20_li20_input_0_1
1 1
.names lut_$abc$128901$new_new_n2022___output_0_0 lut_$abc$128901$abc$45570$li19_li19_input_0_2
1 1
.names lut_$abc$128901$new_new_n2022___output_0_0 lut_$abc$128901$abc$45570$li18_li18_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[29]_output_0_0 dffre_u_dct2d.latchbuf_reg[18]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45570$li20_li20_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45570$li19_li19_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45570$li64_li64_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45570$li62_li62_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45570$li18_li18_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45570$li63_li63_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[84]_output_0_0 lut_$abc$128901$abc$45570$li20_li20_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[84]_output_0_0 lut_$abc$128901$abc$45570$li19_li19_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[84]_output_0_0 lut_$abc$128901$abc$45570$li64_li64_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[84]_output_0_0 lut_$abc$128901$abc$45570$li62_li62_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[84]_output_0_0 dffre_u_dct2d.latchbuf_reg[73]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[84]_output_0_0 lut_$abc$128901$abc$45570$li18_li18_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[84]_output_0_0 lut_$abc$128901$abc$45570$li63_li63_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li18_li18_output_0_0 dffre_u_dct2d.databuf_reg[18]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[85]_output_0_0 lut_$abc$128901$abc$45570$li20_li20_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[85]_output_0_0 lut_$abc$128901$abc$45570$li19_li19_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[85]_output_0_0 dffre_u_dct2d.latchbuf_reg[74]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[85]_output_0_0 lut_$abc$128901$abc$45570$li64_li64_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[85]_output_0_0 lut_$abc$128901$abc$45570$li63_li63_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45570$li20_li20_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[30]_output_0_0 dffre_u_dct2d.latchbuf_reg[19]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45570$li19_li19_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45570$li64_li64_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45570$li63_li63_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li19_li19_output_0_0 dffre_u_dct2d.databuf_reg[19]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[87]_output_0_0 lut_$abc$128901$abc$45570$li21_li21_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[87]_output_0_0 lut_$abc$128901$abc$45570$li65_li65_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[87]_output_0_0 lut_$abc$128901$new_new_n2025___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[87]_output_0_0 dffre_u_dct2d.latchbuf_reg[76]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$abc$45570$li21_li21_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$abc$45570$li65_li65_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$new_new_n2025___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[32]_output_0_0 dffre_u_dct2d.latchbuf_reg[21]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2025___output_0_0 lut_$abc$128901$abc$45570$li20_li20_input_0_0
1 1
.names lut_$abc$128901$new_new_n2025___output_0_0 lut_$abc$128901$abc$45570$li64_li64_input_0_5
1 1
.names lut_$abc$128901$abc$45570$li20_li20_output_0_0 lut_$abc$128901$abc$45570$li21_li21_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li20_li20_output_0_0 dffre_u_dct2d.databuf_reg[20]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li21_li21_output_0_0 dffre_u_dct2d.databuf_reg[21]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[34]_output_0_0 lut_$abc$128901$new_new_n2030___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[34]_output_0_0 lut_$abc$128901$new_new_n2080___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[34]_output_0_0 dffre_u_dct2d.latchbuf_reg[23]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[34]_output_0_0 lut_$abc$128901$abc$45570$li24_li24_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[34]_output_0_0 lut_$abc$128901$abc$45570$li68_li68_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[34]_output_0_0 lut_$abc$128901$abc$45570$li67_li67_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[34]_output_0_0 lut_$abc$128901$abc$45570$li23_li23_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$new_new_n2030___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[67]_output_0_0 dffre_u_dct2d.latchbuf_reg[56]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$new_new_n2080___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$abc$45570$li24_li24_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$abc$45570$li68_li68_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$abc$45570$li67_li67_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$abc$45570$li23_li23_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li23_li23_output_0_0 dffre_u_dct2d.databuf_reg[23]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$new_new_n2030___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$new_new_n2080___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[35]_output_0_0 dffre_u_dct2d.latchbuf_reg[24]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$abc$45570$li24_li24_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$abc$45570$li68_li68_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$new_new_n2030___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[68]_output_0_0 dffre_u_dct2d.latchbuf_reg[57]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$new_new_n2080___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$abc$45570$li24_li24_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$abc$45570$li68_li68_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li24_li24_output_0_0 dffre_u_dct2d.databuf_reg[24]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2030___output_0_0 lut_$abc$128901$abc$45570$li26_li26_input_0_4
1 1
.names lut_$abc$128901$new_new_n2030___output_0_0 lut_$abc$128901$abc$45570$li25_li25_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45570$li26_li26_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$new_new_n2083___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[36]_output_0_0 dffre_u_dct2d.latchbuf_reg[25]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45570$li25_li25_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45570$li70_li70_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45570$li69_li69_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$abc$45570$li26_li26_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$new_new_n2083___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[69]_output_0_0 dffre_u_dct2d.latchbuf_reg[58]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$abc$45570$li25_li25_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$abc$45570$li70_li70_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$abc$45570$li69_li69_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li25_li25_output_0_0 dffre_u_dct2d.databuf_reg[25]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$abc$45570$li27_li27_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$abc$45570$li26_li26_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[37]_output_0_0 dffre_u_dct2d.latchbuf_reg[26]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$new_new_n2083___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$abc$45570$li70_li70_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[70]_output_0_0 lut_$abc$128901$abc$45570$li27_li27_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[70]_output_0_0 lut_$abc$128901$abc$45570$li26_li26_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[70]_output_0_0 lut_$abc$128901$new_new_n2083___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[70]_output_0_0 dffre_u_dct2d.latchbuf_reg[59]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[70]_output_0_0 lut_$abc$128901$abc$45570$li70_li70_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li26_li26_output_0_0 lut_$abc$128901$abc$45570$li27_li27_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li26_li26_output_0_0 dffre_u_dct2d.databuf_reg[26]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[38]_output_0_0 dffre_u_dct2d.latchbuf_reg[27]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$abc$45570$li28_li28_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$new_new_n2035___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$abc$45570$li27_li27_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$new_new_n2086___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$abc$45570$li72_li72_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$abc$45570$li71_li71_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45570$li28_li28_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$new_new_n2035___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45570$li27_li27_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$new_new_n2086___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45570$li72_li72_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[71]_output_0_0 dffre_u_dct2d.latchbuf_reg[60]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45570$li71_li71_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li27_li27_output_0_0 lut_$abc$128901$abc$45570$li28_li28_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li27_li27_output_0_0 lut_$abc$128901$new_new_n2035___input_0_2
1 1
.names lut_$abc$128901$abc$45570$li27_li27_output_0_0 dffre_u_dct2d.databuf_reg[27]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$abc$45570$li28_li28_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$new_new_n2035___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$new_new_n2086___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$abc$45570$li72_li72_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[39]_output_0_0 dffre_u_dct2d.latchbuf_reg[28]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[72]_output_0_0 lut_$abc$128901$abc$45570$li28_li28_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[72]_output_0_0 lut_$abc$128901$new_new_n2035___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[72]_output_0_0 lut_$abc$128901$new_new_n2086___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[72]_output_0_0 lut_$abc$128901$abc$45570$li72_li72_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[72]_output_0_0 dffre_u_dct2d.latchbuf_reg[61]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li28_li28_output_0_0 dffre_u_dct2d.databuf_reg[28]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2035___output_0_0 lut_$abc$128901$abc$45570$li31_li31_input_0_1
1 1
.names lut_$abc$128901$new_new_n2035___output_0_0 lut_$abc$128901$abc$45570$li30_li30_input_0_2
1 1
.names lut_$abc$128901$new_new_n2035___output_0_0 lut_$abc$128901$abc$45570$li29_li29_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45570$li31_li31_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45570$li30_li30_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[40]_output_0_0 dffre_u_dct2d.latchbuf_reg[29]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45570$li75_li75_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45570$li29_li29_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45570$li73_li73_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45570$li74_li74_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[73]_output_0_0 lut_$abc$128901$abc$45570$li31_li31_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[73]_output_0_0 lut_$abc$128901$abc$45570$li30_li30_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[73]_output_0_0 lut_$abc$128901$abc$45570$li75_li75_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[73]_output_0_0 dffre_u_dct2d.latchbuf_reg[62]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[73]_output_0_0 lut_$abc$128901$abc$45570$li29_li29_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[73]_output_0_0 lut_$abc$128901$abc$45570$li73_li73_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[73]_output_0_0 lut_$abc$128901$abc$45570$li74_li74_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li29_li29_output_0_0 dffre_u_dct2d.databuf_reg[29]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45570$li31_li31_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[41]_output_0_0 dffre_u_dct2d.latchbuf_reg[30]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45570$li30_li30_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45570$li75_li75_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45570$li74_li74_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[74]_output_0_0 lut_$abc$128901$abc$45570$li31_li31_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[74]_output_0_0 dffre_u_dct2d.latchbuf_reg[63]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[74]_output_0_0 lut_$abc$128901$abc$45570$li30_li30_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[74]_output_0_0 lut_$abc$128901$abc$45570$li75_li75_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[74]_output_0_0 lut_$abc$128901$abc$45570$li74_li74_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li30_li30_output_0_0 dffre_u_dct2d.databuf_reg[30]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[43]_output_0_0 lut_$abc$128901$abc$45570$li32_li32_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[43]_output_0_0 lut_$abc$128901$abc$45570$li76_li76_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[43]_output_0_0 lut_$abc$128901$new_new_n2038___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[43]_output_0_0 dffre_u_dct2d.latchbuf_reg[32]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[76]_output_0_0 lut_$abc$128901$abc$45570$li32_li32_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[76]_output_0_0 lut_$abc$128901$abc$45570$li76_li76_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[76]_output_0_0 lut_$abc$128901$new_new_n2038___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[76]_output_0_0 dffre_u_dct2d.latchbuf_reg[65]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2038___output_0_0 lut_$abc$128901$abc$45570$li31_li31_input_0_3
1 1
.names lut_$abc$128901$new_new_n2038___output_0_0 lut_$abc$128901$abc$45570$li75_li75_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li31_li31_output_0_0 lut_$abc$128901$abc$45570$li32_li32_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li31_li31_output_0_0 dffre_u_dct2d.databuf_reg[31]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li32_li32_output_0_0 dffre_u_dct2d.databuf_reg[32]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$new_new_n2043___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[56]_output_0_0 dffre_u_dct2d.latchbuf_reg[45]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$new_new_n2093___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$abc$45570$li79_li79_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$abc$45570$li35_li35_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$abc$45570$li34_li34_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$abc$45570$li78_li78_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[45]_output_0_0 dffre_u_dct2d.latchbuf_reg[34]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$new_new_n2043___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$new_new_n2093___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45570$li79_li79_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45570$li35_li35_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45570$li34_li34_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45570$li78_li78_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li34_li34_output_0_0 dffre_u_dct2d.databuf_reg[34]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[57]_output_0_0 dffre_u_dct2d.latchbuf_reg[46]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$new_new_n2043___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$new_new_n2093___input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$abc$45570$li79_li79_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$abc$45570$li35_li35_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[46]_output_0_0 dffre_u_dct2d.latchbuf_reg[35]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$new_new_n2043___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$new_new_n2093___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$abc$45570$li79_li79_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$abc$45570$li35_li35_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li35_li35_output_0_0 dffre_u_dct2d.databuf_reg[35]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2043___output_0_0 lut_$abc$128901$abc$45570$li37_li37_input_0_4
1 1
.names lut_$abc$128901$new_new_n2043___output_0_0 lut_$abc$128901$abc$45570$li36_li36_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$abc$45570$li37_li37_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[58]_output_0_0 dffre_u_dct2d.latchbuf_reg[47]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$new_new_n2096___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$abc$45570$li81_li81_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$abc$45570$li80_li80_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$abc$45570$li36_li36_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$abc$45570$li37_li37_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$new_new_n2096___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[47]_output_0_0 dffre_u_dct2d.latchbuf_reg[36]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$abc$45570$li81_li81_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$abc$45570$li80_li80_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$abc$45570$li36_li36_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li36_li36_output_0_0 dffre_u_dct2d.databuf_reg[36]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$abc$45570$li38_li38_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[59]_output_0_0 dffre_u_dct2d.latchbuf_reg[48]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$abc$45570$li37_li37_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$new_new_n2096___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$abc$45570$li81_li81_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$abc$45570$li38_li38_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$abc$45570$li37_li37_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$new_new_n2096___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[48]_output_0_0 dffre_u_dct2d.latchbuf_reg[37]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$abc$45570$li81_li81_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li37_li37_output_0_0 lut_$abc$128901$abc$45570$li38_li38_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li37_li37_output_0_0 dffre_u_dct2d.databuf_reg[37]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$abc$45570$li39_li39_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$new_new_n2048___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$abc$45570$li38_li38_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[60]_output_0_0 dffre_u_dct2d.latchbuf_reg[49]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$new_new_n2099___input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$abc$45570$li83_li83_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$abc$45570$li82_li82_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[49]_output_0_0 dffre_u_dct2d.latchbuf_reg[38]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$abc$45570$li39_li39_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$new_new_n2048___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$abc$45570$li38_li38_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$new_new_n2099___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$abc$45570$li83_li83_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$abc$45570$li82_li82_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li38_li38_output_0_0 lut_$abc$128901$abc$45570$li39_li39_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li38_li38_output_0_0 lut_$abc$128901$new_new_n2048___input_0_2
1 1
.names lut_$abc$128901$abc$45570$li38_li38_output_0_0 dffre_u_dct2d.databuf_reg[38]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[61]_output_0_0 lut_$abc$128901$abc$45570$li39_li39_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[61]_output_0_0 lut_$abc$128901$new_new_n2048___input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[61]_output_0_0 lut_$abc$128901$new_new_n2099___input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[61]_output_0_0 lut_$abc$128901$abc$45570$li83_li83_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[61]_output_0_0 dffre_u_dct2d.latchbuf_reg[50]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$abc$45570$li39_li39_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$new_new_n2048___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$new_new_n2099___input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$abc$45570$li83_li83_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[50]_output_0_0 dffre_u_dct2d.latchbuf_reg[39]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li39_li39_output_0_0 dffre_u_dct2d.databuf_reg[39]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2048___output_0_0 lut_$abc$128901$abc$45570$li42_li42_input_0_1
1 1
.names lut_$abc$128901$new_new_n2048___output_0_0 lut_$abc$128901$abc$45570$li41_li41_input_0_4
1 1
.names lut_$abc$128901$new_new_n2048___output_0_0 lut_$abc$128901$abc$45570$li40_li40_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45570$li42_li42_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45570$li86_li86_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45570$li41_li41_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[62]_output_0_0 dffre_u_dct2d.latchbuf_reg[51]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45570$li40_li40_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45570$li84_li84_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45570$li85_li85_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45570$li42_li42_input_0_5
1 1
.names dffre_u_dct2d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45570$li86_li86_input_0_1
1 1
.names dffre_u_dct2d.latchbuf_reg[51]_output_0_0 dffre_u_dct2d.latchbuf_reg[40]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45570$li41_li41_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45570$li40_li40_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45570$li84_li84_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45570$li85_li85_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li40_li40_output_0_0 dffre_u_dct2d.databuf_reg[40]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45570$li42_li42_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[63]_output_0_0 dffre_u_dct2d.latchbuf_reg[52]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45570$li86_li86_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45570$li41_li41_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45570$li85_li85_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[52]_output_0_0 lut_$abc$128901$abc$45570$li42_li42_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[52]_output_0_0 dffre_u_dct2d.latchbuf_reg[41]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[52]_output_0_0 lut_$abc$128901$abc$45570$li86_li86_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[52]_output_0_0 lut_$abc$128901$abc$45570$li41_li41_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[52]_output_0_0 lut_$abc$128901$abc$45570$li85_li85_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li41_li41_output_0_0 dffre_u_dct2d.databuf_reg[41]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[65]_output_0_0 lut_$abc$128901$abc$45570$li43_li43_input_0_3
1 1
.names dffre_u_dct2d.latchbuf_reg[65]_output_0_0 lut_$abc$128901$abc$45570$li87_li87_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[65]_output_0_0 lut_$abc$128901$new_new_n2051___input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[65]_output_0_0 dffre_u_dct2d.latchbuf_reg[54]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$abc$45570$li43_li43_input_0_2
1 1
.names dffre_u_dct2d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$abc$45570$li87_li87_input_0_4
1 1
.names dffre_u_dct2d.latchbuf_reg[54]_output_0_0 dffre_u_dct2d.latchbuf_reg[43]_input_0_0
1 1
.names dffre_u_dct2d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$new_new_n2051___input_0_1
1 1
.names lut_$abc$128901$new_new_n2051___output_0_0 lut_$abc$128901$abc$45570$li42_li42_input_0_3
1 1
.names lut_$abc$128901$new_new_n2051___output_0_0 lut_$abc$128901$abc$45570$li86_li86_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li42_li42_output_0_0 lut_$abc$128901$abc$45570$li43_li43_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li42_li42_output_0_0 dffre_u_dct2d.databuf_reg[42]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li43_li43_output_0_0 dffre_u_dct2d.databuf_reg[43]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li45_li45_output_0_0 dffre_u_dct2d.databuf_reg[45]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li46_li46_output_0_0 dffre_u_dct2d.databuf_reg[46]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2056___output_0_0 lut_$abc$128901$abc$45570$li49_li49_input_0_4
1 1
.names lut_$abc$128901$new_new_n2056___output_0_0 lut_$abc$128901$abc$45570$li48_li48_input_0_2
1 1
.names lut_$abc$128901$new_new_n2056___output_0_0 lut_$abc$128901$abc$45570$li47_li47_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li47_li47_output_0_0 dffre_u_dct2d.databuf_reg[47]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li48_li48_output_0_0 dffre_u_dct2d.databuf_reg[48]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li49_li49_output_0_0 lut_$abc$128901$abc$45570$li51_li51_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li49_li49_output_0_0 lut_$abc$128901$abc$45570$li50_li50_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li49_li49_output_0_0 dffre_u_dct2d.databuf_reg[49]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li50_li50_output_0_0 dffre_u_dct2d.databuf_reg[50]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li51_li51_output_0_0 lut_$abc$128901$abc$45570$li53_li53_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li51_li51_output_0_0 lut_$abc$128901$abc$45570$li52_li52_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li51_li51_output_0_0 dffre_u_dct2d.databuf_reg[51]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li52_li52_output_0_0 dffre_u_dct2d.databuf_reg[52]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li53_li53_output_0_0 lut_$abc$128901$abc$45570$li54_li54_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li53_li53_output_0_0 dffre_u_dct2d.databuf_reg[53]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li54_li54_output_0_0 dffre_u_dct2d.databuf_reg[54]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li56_li56_output_0_0 dffre_u_dct2d.databuf_reg[56]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li57_li57_output_0_0 dffre_u_dct2d.databuf_reg[57]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2067___output_0_0 lut_$abc$128901$abc$45570$li59_li59_input_0_0
1 1
.names lut_$abc$128901$new_new_n2067___output_0_0 lut_$abc$128901$new_new_n2070___input_0_0
1 1
.names lut_$abc$128901$new_new_n2067___output_0_0 lut_$abc$128901$abc$45570$li58_li58_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li58_li58_output_0_0 dffre_u_dct2d.databuf_reg[58]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li59_li59_output_0_0 dffre_u_dct2d.databuf_reg[59]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2070___output_0_0 lut_$abc$128901$abc$45570$li60_li60_input_0_2
1 1
.names lut_$abc$128901$new_new_n2070___output_0_0 lut_$abc$128901$new_new_n2073___input_0_2
1 1
.names lut_$abc$128901$new_new_n2070___output_0_0 lut_$abc$128901$abc$45570$li61_li61_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li60_li60_output_0_0 dffre_u_dct2d.databuf_reg[60]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li61_li61_output_0_0 dffre_u_dct2d.databuf_reg[61]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2073___output_0_0 lut_$abc$128901$abc$45570$li64_li64_input_0_4
1 1
.names lut_$abc$128901$new_new_n2073___output_0_0 lut_$abc$128901$abc$45570$li62_li62_input_0_4
1 1
.names lut_$abc$128901$new_new_n2073___output_0_0 lut_$abc$128901$abc$45570$li63_li63_input_0_3
1 1
.names lut_$abc$128901$abc$45570$li62_li62_output_0_0 dffre_u_dct2d.databuf_reg[62]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li63_li63_output_0_0 dffre_u_dct2d.databuf_reg[63]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li64_li64_output_0_0 lut_$abc$128901$abc$45570$li65_li65_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li64_li64_output_0_0 dffre_u_dct2d.databuf_reg[64]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li65_li65_output_0_0 dffre_u_dct2d.databuf_reg[65]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li67_li67_output_0_0 dffre_u_dct2d.databuf_reg[67]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li68_li68_output_0_0 dffre_u_dct2d.databuf_reg[68]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2080___output_0_0 lut_$abc$128901$new_new_n2083___input_0_3
1 1
.names lut_$abc$128901$new_new_n2080___output_0_0 lut_$abc$128901$abc$45570$li70_li70_input_0_0
1 1
.names lut_$abc$128901$new_new_n2080___output_0_0 lut_$abc$128901$abc$45570$li69_li69_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li69_li69_output_0_0 dffre_u_dct2d.databuf_reg[69]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li70_li70_output_0_0 dffre_u_dct2d.databuf_reg[70]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2083___output_0_0 lut_$abc$128901$new_new_n2086___input_0_2
1 1
.names lut_$abc$128901$new_new_n2083___output_0_0 lut_$abc$128901$abc$45570$li72_li72_input_0_0
1 1
.names lut_$abc$128901$new_new_n2083___output_0_0 lut_$abc$128901$abc$45570$li71_li71_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li71_li71_output_0_0 dffre_u_dct2d.databuf_reg[71]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li72_li72_output_0_0 dffre_u_dct2d.databuf_reg[72]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2086___output_0_0 lut_$abc$128901$abc$45570$li75_li75_input_0_3
1 1
.names lut_$abc$128901$new_new_n2086___output_0_0 lut_$abc$128901$abc$45570$li73_li73_input_0_2
1 1
.names lut_$abc$128901$new_new_n2086___output_0_0 lut_$abc$128901$abc$45570$li74_li74_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li73_li73_output_0_0 dffre_u_dct2d.databuf_reg[73]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li74_li74_output_0_0 dffre_u_dct2d.databuf_reg[74]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li75_li75_output_0_0 lut_$abc$128901$abc$45570$li76_li76_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li75_li75_output_0_0 dffre_u_dct2d.databuf_reg[75]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li76_li76_output_0_0 dffre_u_dct2d.databuf_reg[76]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li78_li78_output_0_0 dffre_u_dct2d.databuf_reg[78]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li79_li79_output_0_0 dffre_u_dct2d.databuf_reg[79]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2093___output_0_0 lut_$abc$128901$new_new_n2096___input_0_1
1 1
.names lut_$abc$128901$new_new_n2093___output_0_0 lut_$abc$128901$abc$45570$li81_li81_input_0_1
1 1
.names lut_$abc$128901$new_new_n2093___output_0_0 lut_$abc$128901$abc$45570$li80_li80_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li80_li80_output_0_0 dffre_u_dct2d.databuf_reg[80]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li81_li81_output_0_0 dffre_u_dct2d.databuf_reg[81]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2096___output_0_0 lut_$abc$128901$new_new_n2099___input_0_3
1 1
.names lut_$abc$128901$new_new_n2096___output_0_0 lut_$abc$128901$abc$45570$li83_li83_input_0_0
1 1
.names lut_$abc$128901$new_new_n2096___output_0_0 lut_$abc$128901$abc$45570$li82_li82_input_0_2
1 1
.names lut_$abc$128901$abc$45570$li82_li82_output_0_0 dffre_u_dct2d.databuf_reg[82]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li83_li83_output_0_0 dffre_u_dct2d.databuf_reg[83]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2099___output_0_0 lut_$abc$128901$abc$45570$li86_li86_input_0_4
1 1
.names lut_$abc$128901$new_new_n2099___output_0_0 lut_$abc$128901$abc$45570$li84_li84_input_0_4
1 1
.names lut_$abc$128901$new_new_n2099___output_0_0 lut_$abc$128901$abc$45570$li85_li85_input_0_4
1 1
.names lut_$abc$128901$abc$45570$li84_li84_output_0_0 dffre_u_dct2d.databuf_reg[84]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li85_li85_output_0_0 dffre_u_dct2d.databuf_reg[85]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li86_li86_output_0_0 dffre_u_dct2d.databuf_reg[86]_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li86_li86_output_0_0 lut_$abc$128901$abc$45570$li87_li87_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li87_li87_output_0_0 dffre_u_dct2d.databuf_reg[87]_input_0_0
1 1
.names dffre_u_dct2d.rowram_reg[0]_output_0_0 lut_$abc$128901$new_new_n2225___input_0_0
1 1
.names dffre_u_dct2d.rowram_reg[0]_output_0_0 lut_$abc$128901$abc$45570$li90_li90_input_0_3
1 1
.names dffre_u_dct2d.rowram_reg[0]_output_0_0 lut_$abc$128901$abc$45570$li89_li89_input_0_3
1 1
.names dffre_u_dct2d.rowram_reg[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$557.X[0]_input_0_3
1 1
.names dffre_u_dct2d.rowram_reg[1]_output_0_0 lut_$abc$128901$new_new_n2225___input_0_2
1 1
.names dffre_u_dct2d.rowram_reg[1]_output_0_0 lut_$abc$128901$abc$45570$li90_li90_input_0_0
1 1
.names dffre_u_dct2d.rowram_reg[1]_output_0_0 lut_$abc$128901$abc$45570$li89_li89_input_0_0
1 1
.names lut_$abc$128901$abc$45570$li89_li89_output_0_0 dffre_u_dct2d.rowram_reg[1]_input_0_0
1 1
.names dffre_u_dct2d.rowram_reg[2]_output_0_0 lut_$abc$128901$new_new_n2225___input_0_4
1 1
.names dffre_u_dct2d.rowram_reg[2]_output_0_0 lut_$abc$128901$abc$45570$li90_li90_input_0_1
1 1
.names lut_$abc$128901$abc$45570$li90_li90_output_0_0 dffre_u_dct2d.rowram_reg[2]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 dffre_u_dct1d.latchbuf_reg[27]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$new_new_n2144___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$new_new_n2188___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45996$li61_li61_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45996$li60_li60_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45996$li29_li29_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45996$li28_li28_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[36]_output_0_0 lut_$abc$128901$abc$45996$li27_li27_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 dffre_u_dct1d.latchbuf_reg[36]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$new_new_n2144___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$new_new_n2188___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45996$li61_li61_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45996$li60_li60_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45996$li29_li29_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45996$li28_li28_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[45]_output_0_0 lut_$abc$128901$abc$45996$li27_li27_input_0_3
1 1
.names lut_$abc$128901$abc$45996$li27_li27_output_0_0 dffre_u_dct1d.databuf_reg[63]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 dffre_u_dct1d.latchbuf_reg[45]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$new_new_n2133___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$new_new_n2177___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$abc$45996$li53_li53_input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$abc$45996$li20_li20_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$abc$45996$li19_li19_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$abc$45996$li52_li52_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[54]_output_0_0 lut_$abc$128901$abc$45996$li18_li18_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 dffre_u_dct1d.latchbuf_reg[18]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$new_new_n2133___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$new_new_n2177___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45996$li53_li53_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45996$li20_li20_input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45996$li19_li19_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45996$li52_li52_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[27]_output_0_0 lut_$abc$128901$abc$45996$li18_li18_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li18_li18_output_0_0 dffre_u_dct1d.databuf_reg[54]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 dffre_u_dct1d.latchbuf_reg[54]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$new_new_n2122___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$new_new_n2166___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45996$li11_li11_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45996$li45_li45_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45996$li44_li44_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45996$li10_li10_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[63]_output_0_0 lut_$abc$128901$abc$45996$li09_li09_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 dffre_u_dct1d.latchbuf_reg[9]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$new_new_n2122___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$new_new_n2166___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45996$li11_li11_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45996$li45_li45_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45996$li44_li44_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45996$li10_li10_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[18]_output_0_0 lut_$abc$128901$abc$45996$li09_li09_input_0_1
1 1
.names lut_$abc$128901$abc$45996$li09_li09_output_0_0 dffre_u_dct1d.databuf_reg[45]_input_0_0
1 1
.names dffre_u_dct1d.inpcnt_reg[2]_output_0_0 lut_$abc$128901$abc$46691$li02_li02_input_0_3
1 1
.names dffre_u_dct1d.inpcnt_reg[2]_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_3
1 1
.names dffre_u_dct1d.inpcnt_reg[1]_output_0_0 lut_$abc$128901$abc$46691$li02_li02_input_0_1
1 1
.names dffre_u_dct1d.inpcnt_reg[1]_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_1
1 1
.names dffre_u_dct1d.inpcnt_reg[1]_output_0_0 lut_$abc$128901$abc$46691$li01_li01_input_0_3
1 1
.names dffre_u_dct1d.inpcnt_reg[0]_output_0_0 lut_$abc$128901$abc$46691$li02_li02_input_0_0
1 1
.names dffre_u_dct1d.inpcnt_reg[0]_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_0
1 1
.names dffre_u_dct1d.inpcnt_reg[0]_output_0_0 lut_$abc$128901$abc$46691$li01_li01_input_0_0
1 1
.names dffre_u_dct1d.inpcnt_reg[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$506.X[0]_input_0_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[8]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[6]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[5]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[3]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[7]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[16]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[17]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[14]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[12]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[53]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[25]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[26]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[23]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[21]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[62]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[34]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[35]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[32]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[30]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[70]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[44]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[43]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[41]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[39]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[71]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[61]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[68]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[52]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[51]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[24]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[15]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[50]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[60]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[59]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[33]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[69]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[67]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[13]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[57]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[48]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[49]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[22]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[58]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[56]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[20]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[31]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[66]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[65]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[64]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[29]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[40]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[42]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[38]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[37]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[36]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[11]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[47]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[46]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[10]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[45]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[19]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[55]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[54]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[28]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[63]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.stage2_reg_input_0_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 dffre_u_dct1d.databuf_reg[4]_input_2_0
1 1
.names dffre_u_dct1d.latchbuf_reg[10]_output_0_0 lut_$abc$128901$new_new_n2112___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[10]_output_0_0 lut_$abc$128901$new_new_n2156___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[10]_output_0_0 lut_$abc$128901$abc$45996$li02_li02_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[10]_output_0_0 lut_$abc$128901$abc$45996$li37_li37_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[10]_output_0_0 lut_$abc$128901$abc$45996$li36_li36_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[10]_output_0_0 lut_$abc$128901$abc$45996$li01_li01_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[9]_output_0_0 lut_$abc$128901$new_new_n2112___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[9]_output_0_0 lut_$abc$128901$new_new_n2156___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[9]_output_0_0 lut_$abc$128901$abc$45996$li02_li02_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[9]_output_0_0 lut_$abc$128901$abc$45996$li37_li37_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[9]_output_0_0 lut_$abc$128901$abc$45996$li36_li36_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[9]_output_0_0 lut_$abc$128901$abc$45996$li01_li01_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$512.X[0]_input_0_1
1 1
.names lut_$abc$128901$abc$45996$li01_li01_output_0_0 dffre_u_dct1d.databuf_reg[1]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$new_new_n2112___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$new_new_n2156___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$abc$45996$li02_li02_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[11]_output_0_0 lut_$abc$128901$abc$45996$li37_li37_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li02_li02_output_0_0 dffre_u_dct1d.databuf_reg[2]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2112___output_0_0 lut_$abc$128901$abc$45996$li03_li03_input_0_4
1 1
.names lut_$abc$128901$new_new_n2112___output_0_0 lut_$abc$128901$abc$45996$li04_li04_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45996$li03_li03_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45996$li04_li04_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$new_new_n2159___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45996$li38_li38_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[12]_output_0_0 lut_$abc$128901$abc$45996$li39_li39_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li03_li03_output_0_0 dffre_u_dct1d.databuf_reg[3]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$abc$45996$li05_li05_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$new_new_n2116___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$abc$45996$li04_li04_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$new_new_n2159___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[13]_output_0_0 lut_$abc$128901$abc$45996$li39_li39_input_0_3
1 1
.names lut_$abc$128901$abc$45996$li04_li04_output_0_0 lut_$abc$128901$abc$45996$li05_li05_input_0_1
1 1
.names lut_$abc$128901$abc$45996$li04_li04_output_0_0 lut_$abc$128901$new_new_n2116___input_0_1
1 1
.names lut_$abc$128901$abc$45996$li04_li04_output_0_0 dffre_u_dct1d.databuf_reg[4]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45996$li05_li05_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$new_new_n2116___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45996$li40_li40_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[14]_output_0_0 lut_$abc$128901$abc$45996$li41_li41_input_0_1
1 1
.names lut_$abc$128901$abc$45996$li05_li05_output_0_0 dffre_u_dct1d.databuf_reg[5]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2116___output_0_0 lut_$abc$128901$abc$45996$li08_li08_input_0_1
1 1
.names lut_$abc$128901$new_new_n2116___output_0_0 lut_$abc$128901$abc$45996$li06_li06_input_0_1
1 1
.names lut_$abc$128901$new_new_n2116___output_0_0 lut_$abc$128901$abc$45996$li07_li07_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45996$li08_li08_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45996$li06_li06_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45996$li07_li07_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45996$li43_li43_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45996$li42_li42_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[15]_output_0_0 lut_$abc$128901$abc$45996$li41_li41_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li06_li06_output_0_0 dffre_u_dct1d.databuf_reg[6]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45996$li08_li08_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45996$li07_li07_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45996$li43_li43_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[17]_output_0_0 lut_$abc$128901$abc$45996$li42_li42_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li07_li07_output_0_0 dffre_u_dct1d.databuf_reg[7]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li08_li08_output_0_0 dffre_u_dct1d.databuf_reg[8]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[64]_output_0_0 lut_$abc$128901$new_new_n2122___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[64]_output_0_0 lut_$abc$128901$new_new_n2166___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[64]_output_0_0 lut_$abc$128901$abc$45996$li11_li11_input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[64]_output_0_0 lut_$abc$128901$abc$45996$li45_li45_input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[64]_output_0_0 lut_$abc$128901$abc$45996$li44_li44_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[64]_output_0_0 lut_$abc$128901$abc$45996$li10_li10_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[64]_output_0_0 dffre_u_dct1d.latchbuf_reg[55]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$new_new_n2122___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$new_new_n2166___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[19]_output_0_0 dffre_u_dct1d.latchbuf_reg[10]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$abc$45996$li11_li11_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$abc$45996$li45_li45_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$abc$45996$li44_li44_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[19]_output_0_0 lut_$abc$128901$abc$45996$li10_li10_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li10_li10_output_0_0 dffre_u_dct1d.databuf_reg[10]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[65]_output_0_0 lut_$abc$128901$new_new_n2122___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[65]_output_0_0 lut_$abc$128901$new_new_n2166___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[65]_output_0_0 dffre_u_dct1d.latchbuf_reg[56]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[65]_output_0_0 lut_$abc$128901$abc$45996$li11_li11_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[65]_output_0_0 lut_$abc$128901$abc$45996$li45_li45_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[20]_output_0_0 lut_$abc$128901$new_new_n2122___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[20]_output_0_0 lut_$abc$128901$new_new_n2166___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[20]_output_0_0 dffre_u_dct1d.latchbuf_reg[11]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[20]_output_0_0 lut_$abc$128901$abc$45996$li11_li11_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[20]_output_0_0 lut_$abc$128901$abc$45996$li45_li45_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li11_li11_output_0_0 dffre_u_dct1d.databuf_reg[11]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2122___output_0_0 lut_$abc$128901$abc$45996$li12_li12_input_0_2
1 1
.names lut_$abc$128901$new_new_n2122___output_0_0 lut_$abc$128901$new_new_n2125___input_0_2
1 1
.names lut_$abc$128901$new_new_n2122___output_0_0 lut_$abc$128901$abc$45996$li13_li13_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45996$li12_li12_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$new_new_n2125___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$new_new_n2169___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[66]_output_0_0 dffre_u_dct1d.latchbuf_reg[57]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45996$li13_li13_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45996$li46_li46_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[66]_output_0_0 lut_$abc$128901$abc$45996$li47_li47_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$abc$45996$li12_li12_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$new_new_n2125___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$new_new_n2169___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$abc$45996$li13_li13_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$abc$45996$li46_li46_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[21]_output_0_0 lut_$abc$128901$abc$45996$li47_li47_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[21]_output_0_0 dffre_u_dct1d.latchbuf_reg[12]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li12_li12_output_0_0 dffre_u_dct1d.databuf_reg[12]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$new_new_n2125___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$new_new_n2169___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[67]_output_0_0 dffre_u_dct1d.latchbuf_reg[58]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$abc$45996$li13_li13_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[67]_output_0_0 lut_$abc$128901$abc$45996$li47_li47_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$new_new_n2125___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$new_new_n2169___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$abc$45996$li13_li13_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[22]_output_0_0 dffre_u_dct1d.latchbuf_reg[13]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[22]_output_0_0 lut_$abc$128901$abc$45996$li47_li47_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li13_li13_output_0_0 dffre_u_dct1d.databuf_reg[13]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2125___output_0_0 lut_$abc$128901$abc$45996$li14_li14_input_0_4
1 1
.names lut_$abc$128901$new_new_n2125___output_0_0 lut_$abc$128901$new_new_n2128___input_0_4
1 1
.names lut_$abc$128901$new_new_n2125___output_0_0 lut_$abc$128901$abc$45996$li15_li15_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$abc$45996$li14_li14_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$new_new_n2128___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$new_new_n2172___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$abc$45996$li49_li49_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$abc$45996$li15_li15_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[68]_output_0_0 dffre_u_dct1d.latchbuf_reg[59]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[68]_output_0_0 lut_$abc$128901$abc$45996$li48_li48_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$abc$45996$li14_li14_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$new_new_n2128___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$new_new_n2169___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$new_new_n2172___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$abc$45996$li49_li49_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[23]_output_0_0 lut_$abc$128901$abc$45996$li15_li15_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[23]_output_0_0 dffre_u_dct1d.latchbuf_reg[14]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li14_li14_output_0_0 dffre_u_dct1d.databuf_reg[14]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$new_new_n2128___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$new_new_n2172___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$abc$45996$li49_li49_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[69]_output_0_0 dffre_u_dct1d.latchbuf_reg[60]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[69]_output_0_0 lut_$abc$128901$abc$45996$li15_li15_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$new_new_n2128___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$new_new_n2172___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$abc$45996$li49_li49_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[24]_output_0_0 lut_$abc$128901$abc$45996$li15_li15_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[24]_output_0_0 dffre_u_dct1d.latchbuf_reg[15]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li15_li15_output_0_0 dffre_u_dct1d.databuf_reg[15]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2128___output_0_0 lut_$abc$128901$abc$45996$li16_li16_input_0_1
1 1
.names lut_$abc$128901$new_new_n2128___output_0_0 lut_$abc$128901$abc$45996$li17_li17_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45996$li16_li16_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45996$li17_li17_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45996$li51_li51_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[71]_output_0_0 dffre_u_dct1d.latchbuf_reg[62]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[71]_output_0_0 lut_$abc$128901$abc$45996$li50_li50_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$abc$45996$li16_li16_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$abc$45996$li17_li17_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$abc$45996$li51_li51_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[26]_output_0_0 lut_$abc$128901$abc$45996$li50_li50_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[26]_output_0_0 dffre_u_dct1d.latchbuf_reg[17]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li16_li16_output_0_0 dffre_u_dct1d.databuf_reg[16]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li17_li17_output_0_0 dffre_u_dct1d.databuf_reg[17]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$new_new_n2133___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$new_new_n2177___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[55]_output_0_0 dffre_u_dct1d.latchbuf_reg[46]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45996$li53_li53_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45996$li20_li20_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45996$li19_li19_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[55]_output_0_0 lut_$abc$128901$abc$45996$li52_li52_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$new_new_n2133___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$new_new_n2177___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[28]_output_0_0 dffre_u_dct1d.latchbuf_reg[19]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$abc$45996$li53_li53_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$abc$45996$li20_li20_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$abc$45996$li19_li19_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[28]_output_0_0 lut_$abc$128901$abc$45996$li52_li52_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li19_li19_output_0_0 dffre_u_dct1d.databuf_reg[19]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$new_new_n2133___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$new_new_n2177___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[56]_output_0_0 dffre_u_dct1d.latchbuf_reg[47]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$abc$45996$li53_li53_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[56]_output_0_0 lut_$abc$128901$abc$45996$li20_li20_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$new_new_n2133___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$new_new_n2177___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[29]_output_0_0 dffre_u_dct1d.latchbuf_reg[20]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45996$li53_li53_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[29]_output_0_0 lut_$abc$128901$abc$45996$li20_li20_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li20_li20_output_0_0 dffre_u_dct1d.databuf_reg[20]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2133___output_0_0 lut_$abc$128901$new_new_n2136___input_0_2
1 1
.names lut_$abc$128901$new_new_n2133___output_0_0 lut_$abc$128901$abc$45996$li21_li21_input_0_2
1 1
.names lut_$abc$128901$new_new_n2133___output_0_0 lut_$abc$128901$abc$45996$li22_li22_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$new_new_n2136___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$abc$45996$li21_li21_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$new_new_n2180___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[57]_output_0_0 dffre_u_dct1d.latchbuf_reg[48]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$abc$45996$li54_li54_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$abc$45996$li22_li22_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[57]_output_0_0 lut_$abc$128901$abc$45996$li55_li55_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$new_new_n2136___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45996$li21_li21_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$new_new_n2180___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45996$li54_li54_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[30]_output_0_0 dffre_u_dct1d.latchbuf_reg[21]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45996$li22_li22_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[30]_output_0_0 lut_$abc$128901$abc$45996$li55_li55_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li21_li21_output_0_0 dffre_u_dct1d.databuf_reg[21]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$new_new_n2136___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$new_new_n2180___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[58]_output_0_0 dffre_u_dct1d.latchbuf_reg[49]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$abc$45996$li22_li22_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[58]_output_0_0 lut_$abc$128901$abc$45996$li55_li55_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[31]_output_0_0 lut_$abc$128901$new_new_n2136___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[31]_output_0_0 lut_$abc$128901$new_new_n2180___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[31]_output_0_0 dffre_u_dct1d.latchbuf_reg[22]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[31]_output_0_0 lut_$abc$128901$abc$45996$li22_li22_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[31]_output_0_0 lut_$abc$128901$abc$45996$li55_li55_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li22_li22_output_0_0 dffre_u_dct1d.databuf_reg[22]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2136___output_0_0 lut_$abc$128901$abc$45996$li23_li23_input_0_4
1 1
.names lut_$abc$128901$new_new_n2136___output_0_0 lut_$abc$128901$new_new_n2139___input_0_4
1 1
.names lut_$abc$128901$new_new_n2136___output_0_0 lut_$abc$128901$abc$45996$li24_li24_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$abc$45996$li23_li23_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$new_new_n2139___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$new_new_n2183___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$abc$45996$li24_li24_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[59]_output_0_0 dffre_u_dct1d.latchbuf_reg[50]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$abc$45996$li57_li57_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[59]_output_0_0 lut_$abc$128901$abc$45996$li56_li56_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$abc$45996$li23_li23_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$new_new_n2139___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$new_new_n2180___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$new_new_n2183___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$abc$45996$li24_li24_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[32]_output_0_0 dffre_u_dct1d.latchbuf_reg[23]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[32]_output_0_0 lut_$abc$128901$abc$45996$li57_li57_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li23_li23_output_0_0 dffre_u_dct1d.databuf_reg[23]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$new_new_n2139___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$new_new_n2183___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$abc$45996$li24_li24_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[60]_output_0_0 dffre_u_dct1d.latchbuf_reg[51]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[60]_output_0_0 lut_$abc$128901$abc$45996$li57_li57_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$new_new_n2139___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$new_new_n2183___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$abc$45996$li24_li24_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[33]_output_0_0 dffre_u_dct1d.latchbuf_reg[24]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[33]_output_0_0 lut_$abc$128901$abc$45996$li57_li57_input_0_3
1 1
.names lut_$abc$128901$abc$45996$li24_li24_output_0_0 dffre_u_dct1d.databuf_reg[24]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2139___output_0_0 lut_$abc$128901$abc$45996$li25_li25_input_0_1
1 1
.names lut_$abc$128901$new_new_n2139___output_0_0 lut_$abc$128901$abc$45996$li26_li26_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45996$li25_li25_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45996$li26_li26_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45996$li59_li59_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[62]_output_0_0 lut_$abc$128901$abc$45996$li58_li58_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[62]_output_0_0 dffre_u_dct1d.latchbuf_reg[53]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$abc$45996$li25_li25_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$abc$45996$li26_li26_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$abc$45996$li59_li59_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[35]_output_0_0 lut_$abc$128901$abc$45996$li58_li58_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[35]_output_0_0 dffre_u_dct1d.latchbuf_reg[26]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li25_li25_output_0_0 dffre_u_dct1d.databuf_reg[25]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li26_li26_output_0_0 dffre_u_dct1d.databuf_reg[26]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$new_new_n2144___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$new_new_n2188___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[37]_output_0_0 dffre_u_dct1d.latchbuf_reg[28]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$abc$45996$li61_li61_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$abc$45996$li60_li60_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$abc$45996$li29_li29_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[37]_output_0_0 lut_$abc$128901$abc$45996$li28_li28_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$new_new_n2144___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$new_new_n2188___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[46]_output_0_0 dffre_u_dct1d.latchbuf_reg[37]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$abc$45996$li61_li61_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$abc$45996$li60_li60_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$abc$45996$li29_li29_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[46]_output_0_0 lut_$abc$128901$abc$45996$li28_li28_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li28_li28_output_0_0 dffre_u_dct1d.databuf_reg[28]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$new_new_n2144___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$new_new_n2188___input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[38]_output_0_0 dffre_u_dct1d.latchbuf_reg[29]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$abc$45996$li61_li61_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[38]_output_0_0 lut_$abc$128901$abc$45996$li29_li29_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$new_new_n2144___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$new_new_n2188___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[47]_output_0_0 dffre_u_dct1d.latchbuf_reg[38]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$abc$45996$li61_li61_input_0_5
1 1
.names dffre_u_dct1d.latchbuf_reg[47]_output_0_0 lut_$abc$128901$abc$45996$li29_li29_input_0_5
1 1
.names lut_$abc$128901$abc$45996$li29_li29_output_0_0 dffre_u_dct1d.databuf_reg[29]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2144___output_0_0 lut_$abc$128901$abc$45996$li30_li30_input_0_2
1 1
.names lut_$abc$128901$new_new_n2144___output_0_0 lut_$abc$128901$new_new_n2147___input_0_2
1 1
.names lut_$abc$128901$new_new_n2144___output_0_0 lut_$abc$128901$abc$45996$li31_li31_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$abc$45996$li30_li30_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$new_new_n2147___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$new_new_n2191___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$abc$45996$li63_li63_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[39]_output_0_0 dffre_u_dct1d.latchbuf_reg[30]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$abc$45996$li31_li31_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[39]_output_0_0 lut_$abc$128901$abc$45996$li62_li62_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$abc$45996$li30_li30_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$new_new_n2147___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$new_new_n2191___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$abc$45996$li63_li63_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[48]_output_0_0 dffre_u_dct1d.latchbuf_reg[39]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$abc$45996$li31_li31_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[48]_output_0_0 lut_$abc$128901$abc$45996$li62_li62_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li30_li30_output_0_0 dffre_u_dct1d.databuf_reg[30]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$new_new_n2147___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$new_new_n2191___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[40]_output_0_0 dffre_u_dct1d.latchbuf_reg[31]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45996$li63_li63_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[40]_output_0_0 lut_$abc$128901$abc$45996$li31_li31_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$new_new_n2147___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$new_new_n2191___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[49]_output_0_0 dffre_u_dct1d.latchbuf_reg[40]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$abc$45996$li63_li63_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[49]_output_0_0 lut_$abc$128901$abc$45996$li31_li31_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li31_li31_output_0_0 dffre_u_dct1d.databuf_reg[31]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2147___output_0_0 lut_$abc$128901$abc$45996$li32_li32_input_0_2
1 1
.names lut_$abc$128901$new_new_n2147___output_0_0 lut_$abc$128901$new_new_n2150___input_0_2
1 1
.names lut_$abc$128901$new_new_n2147___output_0_0 lut_$abc$128901$abc$45996$li33_li33_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45996$li32_li32_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$new_new_n2150___input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$new_new_n2194___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45996$li64_li64_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[41]_output_0_0 dffre_u_dct1d.latchbuf_reg[32]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45996$li33_li33_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[41]_output_0_0 lut_$abc$128901$abc$45996$li65_li65_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$abc$45996$li32_li32_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$new_new_n2150___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$new_new_n2194___input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[50]_output_0_0 dffre_u_dct1d.latchbuf_reg[41]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$abc$45996$li64_li64_input_0_3
1 1
.names dffre_u_dct1d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$abc$45996$li33_li33_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[50]_output_0_0 lut_$abc$128901$abc$45996$li65_li65_input_0_1
1 1
.names lut_$abc$128901$abc$45996$li32_li32_output_0_0 dffre_u_dct1d.databuf_reg[32]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[42]_output_0_0 lut_$abc$128901$new_new_n2150___input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[42]_output_0_0 lut_$abc$128901$new_new_n2194___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[42]_output_0_0 dffre_u_dct1d.latchbuf_reg[33]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[42]_output_0_0 lut_$abc$128901$abc$45996$li33_li33_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[42]_output_0_0 lut_$abc$128901$abc$45996$li65_li65_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$new_new_n2150___input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$new_new_n2194___input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[51]_output_0_0 dffre_u_dct1d.latchbuf_reg[42]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45996$li33_li33_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[51]_output_0_0 lut_$abc$128901$abc$45996$li65_li65_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li33_li33_output_0_0 dffre_u_dct1d.databuf_reg[33]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2150___output_0_0 lut_$abc$128901$abc$45996$li34_li34_input_0_1
1 1
.names lut_$abc$128901$new_new_n2150___output_0_0 lut_$abc$128901$abc$45996$li35_li35_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45996$li34_li34_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45996$li35_li35_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45996$li66_li66_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[44]_output_0_0 lut_$abc$128901$abc$45996$li67_li67_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[44]_output_0_0 dffre_u_dct1d.latchbuf_reg[35]_input_0_0
1 1
.names dffre_u_dct1d.latchbuf_reg[53]_output_0_0 lut_$abc$128901$abc$45996$li34_li34_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[53]_output_0_0 lut_$abc$128901$abc$45996$li35_li35_input_0_2
1 1
.names dffre_u_dct1d.latchbuf_reg[53]_output_0_0 lut_$abc$128901$abc$45996$li66_li66_input_0_4
1 1
.names dffre_u_dct1d.latchbuf_reg[53]_output_0_0 lut_$abc$128901$abc$45996$li67_li67_input_0_1
1 1
.names dffre_u_dct1d.latchbuf_reg[53]_output_0_0 dffre_u_dct1d.latchbuf_reg[44]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li34_li34_output_0_0 dffre_u_dct1d.databuf_reg[34]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li35_li35_output_0_0 dffre_u_dct1d.databuf_reg[35]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$512.X[0]_output_0_0 dffre_u_dct1d.databuf_reg[36]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li36_li36_output_0_0 dffre_u_dct1d.databuf_reg[37]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li37_li37_output_0_0 dffre_u_dct1d.databuf_reg[38]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2156___output_0_0 lut_$abc$128901$new_new_n2159___input_0_2
1 1
.names lut_$abc$128901$new_new_n2156___output_0_0 lut_$abc$128901$abc$45996$li38_li38_input_0_2
1 1
.names lut_$abc$128901$new_new_n2156___output_0_0 lut_$abc$128901$abc$45996$li39_li39_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li38_li38_output_0_0 dffre_u_dct1d.databuf_reg[39]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li39_li39_output_0_0 dffre_u_dct1d.databuf_reg[40]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2159___output_0_0 lut_$abc$128901$abc$45996$li40_li40_input_0_2
1 1
.names lut_$abc$128901$new_new_n2159___output_0_0 lut_$abc$128901$abc$45996$li41_li41_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li40_li40_output_0_0 dffre_u_dct1d.databuf_reg[41]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li41_li41_output_0_0 lut_$abc$128901$abc$45996$li43_li43_input_0_1
1 1
.names lut_$abc$128901$abc$45996$li41_li41_output_0_0 lut_$abc$128901$abc$45996$li42_li42_input_0_1
1 1
.names lut_$abc$128901$abc$45996$li41_li41_output_0_0 dffre_u_dct1d.databuf_reg[42]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li42_li42_output_0_0 dffre_u_dct1d.databuf_reg[43]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li43_li43_output_0_0 dffre_u_dct1d.databuf_reg[44]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li44_li44_output_0_0 dffre_u_dct1d.databuf_reg[46]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li45_li45_output_0_0 dffre_u_dct1d.databuf_reg[47]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2166___output_0_0 lut_$abc$128901$new_new_n2169___input_0_5
1 1
.names lut_$abc$128901$new_new_n2166___output_0_0 lut_$abc$128901$abc$45996$li46_li46_input_0_4
1 1
.names lut_$abc$128901$new_new_n2166___output_0_0 lut_$abc$128901$abc$45996$li47_li47_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li46_li46_output_0_0 dffre_u_dct1d.databuf_reg[48]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li47_li47_output_0_0 dffre_u_dct1d.databuf_reg[49]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2169___output_0_0 lut_$abc$128901$new_new_n2172___input_0_3
1 1
.names lut_$abc$128901$new_new_n2169___output_0_0 lut_$abc$128901$abc$45996$li49_li49_input_0_0
1 1
.names lut_$abc$128901$new_new_n2169___output_0_0 lut_$abc$128901$abc$45996$li48_li48_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li48_li48_output_0_0 dffre_u_dct1d.databuf_reg[50]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li49_li49_output_0_0 dffre_u_dct1d.databuf_reg[51]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2172___output_0_0 lut_$abc$128901$abc$45996$li51_li51_input_0_3
1 1
.names lut_$abc$128901$new_new_n2172___output_0_0 lut_$abc$128901$abc$45996$li50_li50_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li50_li50_output_0_0 dffre_u_dct1d.databuf_reg[52]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li51_li51_output_0_0 dffre_u_dct1d.databuf_reg[53]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li52_li52_output_0_0 dffre_u_dct1d.databuf_reg[55]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li53_li53_output_0_0 dffre_u_dct1d.databuf_reg[56]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2177___output_0_0 lut_$abc$128901$new_new_n2180___input_0_5
1 1
.names lut_$abc$128901$new_new_n2177___output_0_0 lut_$abc$128901$abc$45996$li54_li54_input_0_0
1 1
.names lut_$abc$128901$new_new_n2177___output_0_0 lut_$abc$128901$abc$45996$li55_li55_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li54_li54_output_0_0 dffre_u_dct1d.databuf_reg[57]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li55_li55_output_0_0 dffre_u_dct1d.databuf_reg[58]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2180___output_0_0 lut_$abc$128901$new_new_n2183___input_0_3
1 1
.names lut_$abc$128901$new_new_n2180___output_0_0 lut_$abc$128901$abc$45996$li57_li57_input_0_4
1 1
.names lut_$abc$128901$new_new_n2180___output_0_0 lut_$abc$128901$abc$45996$li56_li56_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li56_li56_output_0_0 dffre_u_dct1d.databuf_reg[59]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li57_li57_output_0_0 dffre_u_dct1d.databuf_reg[60]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2183___output_0_0 lut_$abc$128901$abc$45996$li59_li59_input_0_3
1 1
.names lut_$abc$128901$new_new_n2183___output_0_0 lut_$abc$128901$abc$45996$li58_li58_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li58_li58_output_0_0 dffre_u_dct1d.databuf_reg[61]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li59_li59_output_0_0 dffre_u_dct1d.databuf_reg[62]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li60_li60_output_0_0 dffre_u_dct1d.databuf_reg[64]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li61_li61_output_0_0 dffre_u_dct1d.databuf_reg[65]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2188___output_0_0 lut_$abc$128901$new_new_n2191___input_0_3
1 1
.names lut_$abc$128901$new_new_n2188___output_0_0 lut_$abc$128901$abc$45996$li63_li63_input_0_2
1 1
.names lut_$abc$128901$new_new_n2188___output_0_0 lut_$abc$128901$abc$45996$li62_li62_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li62_li62_output_0_0 dffre_u_dct1d.databuf_reg[66]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li63_li63_output_0_0 dffre_u_dct1d.databuf_reg[67]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2191___output_0_0 lut_$abc$128901$new_new_n2194___input_0_3
1 1
.names lut_$abc$128901$new_new_n2191___output_0_0 lut_$abc$128901$abc$45996$li64_li64_input_0_2
1 1
.names lut_$abc$128901$new_new_n2191___output_0_0 lut_$abc$128901$abc$45996$li65_li65_input_0_4
1 1
.names lut_$abc$128901$abc$45996$li64_li64_output_0_0 dffre_u_dct1d.databuf_reg[68]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li65_li65_output_0_0 dffre_u_dct1d.databuf_reg[69]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2194___output_0_0 lut_$abc$128901$abc$45996$li66_li66_input_0_3
1 1
.names lut_$abc$128901$new_new_n2194___output_0_0 lut_$abc$128901$abc$45996$li67_li67_input_0_2
1 1
.names lut_$abc$128901$abc$45996$li66_li66_output_0_0 dffre_u_dct1d.databuf_reg[70]_input_0_0
1 1
.names lut_$abc$128901$abc$45996$li67_li67_output_0_0 dffre_u_dct1d.databuf_reg[71]_input_0_0
1 1
.names lut_$abc$128901$abc$46691$li01_li01_output_0_0 dffre_u_dct1d.inpcnt_reg[1]_input_0_0
1 1
.names lut_$abc$128901$abc$46691$li02_li02_output_0_0 dffre_u_dct1d.inpcnt_reg[2]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_output_0_0 lut_$abc$128901$new_new_n2199___input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_output_0_0 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_output_0_0 lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_output_0_0 lut_$abc$128901$abc$46969$li07_li07_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_output_0_0 lut_$abc$128901$new_new_n2199___input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_output_0_0 lut_$abc$128901$abc$46969$li10_li10_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_output_0_0 lut_$abc$128901$abc$46969$li09_li09_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_output_0_0 lut_$abc$128901$abc$46969$li08_li08_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0 lut_u_dct1d.stage2_cnt_reg[0]_input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0 lut_$abc$128901$abc$46969$li07_li07_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0 lut_$abc$128901$new_new_n2199___input_0_5
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0 lut_$abc$128901$abc$46969$li10_li10_input_0_5
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0 lut_$abc$128901$abc$46969$li06_li06_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0 lut_$abc$128901$abc$46969$li09_li09_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0 lut_$abc$128901$abc$46969$li08_li08_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_output_0_0 lut_$abc$128901$new_new_n2199___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_output_0_0 lut_$abc$128901$abc$46969$li10_li10_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_output_0_0 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_output_0_0 lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_output_0_0 lut_$abc$128901$new_new_n2199___input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_output_0_0 lut_$abc$128901$abc$46969$li10_li10_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_output_0_0 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_output_0_0 lut_$abc$128901$abc$46969$li09_li09_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_output_0_0 lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_input_0_3
1 1
.names dffre_$abc$22838$lo08_output_0_0 lut_$abc$128901$new_new_n2199___input_0_4
1 1
.names dffre_$abc$22838$lo08_output_0_0 lut_$abc$128901$abc$46969$li10_li10_input_0_4
1 1
.names dffre_$abc$22838$lo08_output_0_0 lut_$abc$128901$abc$46969$li09_li09_input_0_4
1 1
.names dffre_$abc$22838$lo08_output_0_0 lut_$abc$128901$abc$46969$li08_li08_input_0_4
1 1
.names lut_$abc$128901$new_new_n2199___output_0_0 lut_$abc$128901$abc$46969$li11_li11_input_0_1
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li11_li11_input_0_4
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li07_li07_input_0_4
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li10_li10_input_0_2
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li03_li03_input_0_0
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li06_li06_input_0_0
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li09_li09_input_0_2
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li08_li08_input_0_2
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li05_li05_input_0_0
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li04_li04_input_0_0
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li02_li02_input_0_4
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li01_li01_input_0_4
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$46969$li00_li00_input_0_4
1 1
.names dffre_u_dct1d.stage2_reg_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_4
1 1
.names lut_$abc$128901$abc$46969$li11_li11_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li10_li10_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li09_li09_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li08_li08_output_0_0 dffre_$abc$22838$lo08_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li06_li06_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li07_li07_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_input_0_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_u_dct1d.col_reg[0]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_$abc$22838$lo08_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_u_dct1d.col_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_u_dct1d.col_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_u_dct1d.col_2_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_u_dct1d.col_2_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 dffre_u_dct1d.col_2_reg[0]_input_2_0
1 1
.names dffre_u_dct1d.col_2_reg[0]_output_0_0 lut_$abc$128901$abc$46969$li02_li02_input_0_0
1 1
.names dffre_u_dct1d.col_2_reg[0]_output_0_0 lut_$abc$128901$abc$46969$li01_li01_input_0_0
1 1
.names dffre_u_dct1d.col_2_reg[0]_output_0_0 lut_$abc$128901$abc$46969$li00_li00_input_0_0
1 1
.names dffre_u_dct1d.col_2_reg[0]_output_0_0 dffre_u_dct1d.ramwaddro_s[3]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li00_li00_output_0_0 dffre_u_dct1d.col_2_reg[0]_input_0_0
1 1
.names dffre_u_dct1d.col_2_reg[1]_output_0_0 lut_$abc$128901$abc$46969$li02_li02_input_0_2
1 1
.names dffre_u_dct1d.col_2_reg[1]_output_0_0 lut_$abc$128901$abc$46969$li01_li01_input_0_2
1 1
.names dffre_u_dct1d.col_2_reg[1]_output_0_0 dffre_u_dct1d.ramwaddro_s[4]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li01_li01_output_0_0 dffre_u_dct1d.col_2_reg[1]_input_0_0
1 1
.names dffre_u_dct1d.col_2_reg[2]_output_0_0 lut_$abc$128901$abc$46969$li02_li02_input_0_1
1 1
.names dffre_u_dct1d.col_2_reg[2]_output_0_0 dffre_u_dct1d.ramwaddro_s[5]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li02_li02_output_0_0 dffre_u_dct1d.col_2_reg[2]_input_0_0
1 1
.names dffre_u_dct1d.col_reg[0]_output_0_0 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_3
1 1
.names dffre_u_dct1d.col_reg[0]_output_0_0 lut_$abc$128901$new_new_n2210___input_0_3
1 1
.names dffre_u_dct1d.col_reg[0]_output_0_0 lut_$abc$128901$abc$46969$li05_li05_input_0_3
1 1
.names dffre_u_dct1d.col_reg[0]_output_0_0 lut_$abc$128901$abc$46969$li04_li04_input_0_3
1 1
.names dffre_u_dct1d.row_reg[0]_output_0_0 lut_$abc$128901$new_new_n2210___input_0_2
1 1
.names dffre_u_dct1d.row_reg[0]_output_0_0 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_3
1 1
.names dffre_u_dct1d.row_reg[0]_output_0_0 lut_$abc$128901$abc$47145$li1_li1_input_0_3
1 1
.names dffre_u_dct1d.row_reg[0]_output_0_0 lut_$abc$128901$abc$47145$li2_li2_input_0_3
1 1
.names dffre_u_dct1d.row_reg[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$545.X[0]_input_0_3
1 1
.names dffre_u_dct1d.row_reg[0]_output_0_0 dffre_u_dct1d.ramwaddro_s[0]_input_0_0
1 1
.names dffre_u_dct1d.row_reg[2]_output_0_0 lut_$abc$128901$new_new_n2210___input_0_4
1 1
.names dffre_u_dct1d.row_reg[2]_output_0_0 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_1
1 1
.names dffre_u_dct1d.row_reg[2]_output_0_0 lut_$abc$128901$abc$47145$li2_li2_input_0_1
1 1
.names dffre_u_dct1d.row_reg[2]_output_0_0 dffre_u_dct1d.ramwaddro_s[2]_input_0_0
1 1
.names dffre_u_dct1d.row_reg[1]_output_0_0 lut_$abc$128901$new_new_n2210___input_0_1
1 1
.names dffre_u_dct1d.row_reg[1]_output_0_0 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_4
1 1
.names dffre_u_dct1d.row_reg[1]_output_0_0 lut_$abc$128901$abc$47145$li1_li1_input_0_1
1 1
.names dffre_u_dct1d.row_reg[1]_output_0_0 lut_$abc$128901$abc$47145$li2_li2_input_0_4
1 1
.names dffre_u_dct1d.row_reg[1]_output_0_0 dffre_u_dct1d.ramwaddro_s[1]_input_0_0
1 1
.names dffre_u_dct1d.col_reg[1]_output_0_0 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_5
1 1
.names dffre_u_dct1d.col_reg[1]_output_0_0 lut_$abc$128901$new_new_n2210___input_0_5
1 1
.names dffre_u_dct1d.col_reg[1]_output_0_0 lut_$abc$128901$abc$46969$li05_li05_input_0_1
1 1
.names dffre_u_dct1d.col_reg[1]_output_0_0 lut_$abc$128901$abc$46969$li04_li04_input_0_1
1 1
.names dffre_u_dct1d.col_reg[1]_output_0_0 dffre_u_dct1d.romeaddro[52]_input_0_0
1 1
.names dffre_u_dct1d.col_reg[2]_output_0_0 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_2
1 1
.names dffre_u_dct1d.col_reg[2]_output_0_0 lut_$abc$128901$new_new_n2210___input_0_0
1 1
.names dffre_u_dct1d.col_reg[2]_output_0_0 lut_$abc$128901$abc$46969$li05_li05_input_0_2
1 1
.names dffre_u_dct1d.col_reg[2]_output_0_0 dffre_u_dct1d.romeaddro[53]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2210___output_0_0 lut_$abc$128901$abc$46969$li03_li03_input_0_4
1 1
.names lut_$abc$128901$abc$46969$li03_li03_output_0_0 dffre_u_dct1d.col_reg[0]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li04_li04_output_0_0 dffre_u_dct1d.col_reg[1]_input_0_0
1 1
.names lut_$abc$128901$abc$46969$li05_li05_output_0_0 dffre_u_dct1d.col_reg[2]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_output_0_0 lut_$abc$128901$new_new_n2214___input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_output_0_0 lut_$abc$128901$abc$14444$li0585_li0585_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_output_0_0 lut_$abc$128901$new_new_n2214___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_output_0_0 lut_$abc$128901$abc$47036$li6_li6_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_output_0_0 lut_$abc$128901$abc$14444$li0585_li0585_input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_output_0_0 lut_$abc$128901$new_new_n2214___input_0_5
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_output_0_0 lut_$abc$128901$abc$47036$li6_li6_input_0_5
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_output_0_0 lut_$abc$128901$abc$47036$li5_li5_input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_output_0_0 lut_$abc$128901$abc$14444$li0585_li0585_input_0_1
1 1
.names dffre_$abc$22901$lo5_output_0_0 lut_$abc$128901$abc$47036$li4_li4_input_0_0
1 1
.names dffre_$abc$22901$lo5_output_0_0 lut_$abc$128901$new_new_n2214___input_0_0
1 1
.names dffre_$abc$22901$lo5_output_0_0 lut_$abc$128901$abc$47036$li6_li6_input_0_0
1 1
.names dffre_$abc$22901$lo5_output_0_0 lut_$abc$128901$abc$47036$li5_li5_input_0_0
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_u_dct2d.stage2_cnt_reg[0]_input_0_4
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$abc$47036$li4_li4_input_0_3
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$new_new_n2214___input_0_3
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$abc$47036$li6_li6_input_0_3
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$abc$47036$li1_li1_input_0_3
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$abc$47036$li2_li2_input_0_3
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$abc$47036$li0_li0_input_0_3
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$abc$47036$li5_li5_input_0_3
1 1
.names dffre_u_dct2d.col_reg[0]_output_0_0 lut_$abc$128901$abc$47036$li3_li3_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_output_0_0 lut_$abc$128901$abc$47036$li4_li4_input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_output_0_0 lut_$abc$128901$new_new_n2214___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_output_0_0 lut_$abc$128901$abc$47036$li6_li6_input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_output_0_0 lut_$abc$128901$abc$47036$li5_li5_input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_output_0_0 lut_$abc$128901$abc$47036$li3_li3_input_0_4
1 1
.names lut_$abc$128901$new_new_n2214___output_0_0 lut_$abc$128901$abc$47036$li7_li7_input_0_1
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li7_li7_input_0_2
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li4_li4_input_0_2
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li6_li6_input_0_2
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li1_li1_input_0_0
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li2_li2_input_0_0
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li0_li0_input_0_0
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_0
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li5_li5_input_0_2
1 1
.names dffre_u_dct2d.stage2_reg_output_0_0 lut_$abc$128901$abc$47036$li3_li3_input_0_2
1 1
.names lut_$abc$128901$abc$47036$li7_li7_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_input_0_0
1 1
.names lut_$abc$128901$abc$47036$li6_li6_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_input_0_0
1 1
.names lut_$abc$128901$abc$47036$li5_li5_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_input_0_0
1 1
.names lut_$abc$128901$abc$47036$li4_li4_output_0_0 dffre_$abc$22901$lo5_input_0_0
1 1
.names lut_$abc$128901$abc$47036$li0_li0_output_0_0 dffre_u_dct2d.col_reg[0]_input_0_0
1 1
.names lut_$abc$128901$abc$47036$li3_li3_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_input_0_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_$abc$22901$lo5_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_u_dct2d.col_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_u_dct2d.col_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_u_dct2d.col_reg[0]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_input_2_0
1 1
.names dffre_u_dct2d.col_reg[1]_output_0_0 lut_$abc$128901$abc$47036$li1_li1_input_0_2
1 1
.names dffre_u_dct2d.col_reg[1]_output_0_0 lut_$abc$128901$abc$47036$li2_li2_input_0_2
1 1
.names dffre_u_dct2d.col_reg[1]_output_0_0 dffre_u_dct2d.romeaddro[64]_input_0_0
1 1
.names lut_$abc$128901$abc$47036$li1_li1_output_0_0 dffre_u_dct2d.col_reg[1]_input_0_0
1 1
.names dffre_u_dct2d.col_reg[2]_output_0_0 lut_$abc$128901$abc$47036$li2_li2_input_0_1
1 1
.names dffre_u_dct2d.col_reg[2]_output_0_0 dffre_u_dct2d.romeaddro[65]_input_0_0
1 1
.names lut_$abc$128901$abc$47036$li2_li2_output_0_0 dffre_u_dct2d.col_reg[2]_input_0_0
1 1
.names dffre_u_dct2d.dataready_output_0_0 lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_input_0_4
1 1
.names dffre_u_dct2d.dataready_output_0_0 lut_$abc$128901$abc$47083$li5_li5_input_0_4
1 1
.names dffre_u_dct2d.dataready_output_0_0 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_input_0_4
1 1
.names dffre_u_dct2d.dataready_output_0_0 dffre_u_dct2d.dataready_2_reg_input_0_0
1 1
.names dffre_u_dct2d.dataready_output_0_0 lut_$abc$128901$abc$47083$li4_li4_input_0_4
1 1
.names dffre_u_dct2d.dataready_output_0_0 lut_$abc$128901$abc$47083$li3_li3_input_0_4
1 1
.names dffre_u_dct2d.dataready_2_reg_output_0_0 lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_input_0_3
1 1
.names dffre_u_dct2d.dataready_2_reg_output_0_0 lut_$abc$128901$abc$47083$li5_li5_input_0_3
1 1
.names dffre_u_dct2d.dataready_2_reg_output_0_0 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_input_0_3
1 1
.names dffre_u_dct2d.dataready_2_reg_output_0_0 lut_$abc$128901$abc$47083$li4_li4_input_0_2
1 1
.names dffre_u_dct2d.dataready_2_reg_output_0_0 lut_$abc$128901$abc$47083$li3_li3_input_0_2
1 1
.names lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_output_0_0 lut_$abc$128901$abc$47083$li2_li2_input_0_3
1 1
.names lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_output_0_0 lut_$abc$128901$abc$47083$li0_li0_input_0_3
1 1
.names lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_output_0_0 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_input_0_3
1 1
.names lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_output_0_0 lut_$abc$128901$abc$47083$li1_li1_input_0_3
1 1
.names lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_output_0_0 dffre_u_dct2d.stage1_reg_input_0_0
1 1
.names lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_output_0_0 dffre_u_dbufctl.datareadyack_input_0_0
1 1
.names dffre_u_dct2d.colram_reg[2]_output_0_0 lut_$abc$128901$abc$47083$li5_li5_input_0_1
1 1
.names dffre_u_dct2d.colram_reg[2]_output_0_0 lut_$abc$128901$new_new_n2225___input_0_1
1 1
.names dffre_u_dct2d.colram_reg[2]_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_3
1 1
.names dffre_u_dct2d.colram_reg[2]_output_0_0 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_1
1 1
.names dffre_u_dct2d.colram_reg[1]_output_0_0 lut_$abc$128901$abc$47083$li5_li5_input_0_0
1 1
.names dffre_u_dct2d.colram_reg[1]_output_0_0 lut_$abc$128901$new_new_n2225___input_0_5
1 1
.names dffre_u_dct2d.colram_reg[1]_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_2
1 1
.names dffre_u_dct2d.colram_reg[1]_output_0_0 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_0
1 1
.names dffre_u_dct2d.colram_reg[1]_output_0_0 lut_$abc$128901$abc$47083$li4_li4_input_0_1
1 1
.names dffre_u_dct2d.colram_reg[0]_output_0_0 lut_$abc$128901$abc$47083$li5_li5_input_0_2
1 1
.names dffre_u_dct2d.colram_reg[0]_output_0_0 lut_$abc$128901$new_new_n2225___input_0_3
1 1
.names dffre_u_dct2d.colram_reg[0]_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_1
1 1
.names dffre_u_dct2d.colram_reg[0]_output_0_0 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_2
1 1
.names dffre_u_dct2d.colram_reg[0]_output_0_0 lut_$abc$128901$abc$47083$li4_li4_input_0_0
1 1
.names dffre_u_dct2d.colram_reg[0]_output_0_0 lut_$abc$128901$abc$47083$li3_li3_input_0_0
1 1
.names lut_$abc$128901$new_new_n2225___output_0_0 lut_$abc$128901$abc$47083$li2_li2_input_0_2
1 1
.names lut_$abc$128901$new_new_n2225___output_0_0 lut_$abc$128901$abc$47083$li0_li0_input_0_2
1 1
.names lut_$abc$128901$new_new_n2225___output_0_0 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_input_0_2
1 1
.names lut_$abc$128901$new_new_n2225___output_0_0 lut_$abc$128901$abc$47083$li1_li1_input_0_2
1 1
.names lut_$abc$128901$new_new_n2225___output_0_0 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$198_input_0_2
1 1
.names dffre_u_dct2d.colr_reg[0]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.colr_reg[0]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.colr_reg[0]_output_0_0 lut_$abc$128901$abc$47083$li2_li2_input_0_0
1 1
.names dffre_u_dct2d.colr_reg[0]_output_0_0 lut_$abc$128901$abc$47083$li0_li0_input_0_0
1 1
.names dffre_u_dct2d.colr_reg[0]_output_0_0 lut_$abc$128901$abc$47083$li1_li1_input_0_0
1 1
.names lut_$abc$128901$abc$47083$li0_li0_output_0_0 dffre_u_dct2d.colr_reg[0]_input_0_0
1 1
.names dffre_u_dct2d.colr_reg[1]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.colr_reg[1]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.colr_reg[1]_output_0_0 lut_$abc$128901$abc$47083$li2_li2_input_0_1
1 1
.names dffre_u_dct2d.colr_reg[1]_output_0_0 lut_$abc$128901$abc$47083$li1_li1_input_0_1
1 1
.names lut_$abc$128901$abc$47083$li1_li1_output_0_0 dffre_u_dct2d.colr_reg[1]_input_0_0
1 1
.names dffre_u_dct2d.colr_reg[2]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.colr_reg[2]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.colr_reg[2]_output_0_0 lut_$abc$128901$abc$47083$li2_li2_input_0_4
1 1
.names lut_$abc$128901$abc$47083$li2_li2_output_0_0 dffre_u_dct2d.colr_reg[2]_input_0_0
1 1
.names lut_$abc$128901$abc$47083$li4_li4_output_0_0 dffre_u_dct2d.colram_reg[1]_input_0_0
1 1
.names lut_$abc$128901$abc$47083$li3_li3_output_0_0 dffre_u_dct2d.colram_reg[0]_input_0_0
1 1
.names lut_$abc$128901$abc$47083$li5_li5_output_0_0 dffre_u_dct2d.colram_reg[2]_input_0_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[27]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[16]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[38]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[18]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[22]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[33]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[77]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[55]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[44]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[66]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[68]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[35]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[79]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[34]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[46]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[48]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[47]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[56]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[57]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[67]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[45]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[19]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[30]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[41]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[52]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[63]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[37]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[49]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[74]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[85]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[81]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[26]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[29]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[40]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[59]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[69]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[80]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[70]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[36]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[51]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[73]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[62]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[84]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[43]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[83]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[17]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[39]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[28]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[50]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[61]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[15]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[60]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[72]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[71]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[82]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[87]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[21]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[32]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[65]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[76]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[24]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[78]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[14]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[25]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[58]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[11]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[23]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[12]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[13]_input_2_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_input_0_4
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$198_input_0_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_input_0_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_0
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_3
1 1
.names dffre_u_dct2d.stage1_reg_output_0_0 dffre_u_dct2d.latchbuf_reg[54]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_output_0_0 dffre_u_dct2d.rowr_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_output_0_0 dffre_u_dct2d.rowr_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_output_0_0 dffre_u_dct2d.rowr_reg[0]_input_2_0
1 1
.names dffre_u_dct2d.rowr_reg[1]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names dffre_u_dct2d.rowr_reg[1]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names dffre_u_dct2d.rowr_reg[1]_output_0_0 lut_$abc$128901$abc$47132$li2_li2_input_0_0
1 1
.names dffre_u_dct2d.rowr_reg[1]_output_0_0 lut_$abc$128901$abc$47132$li1_li1_input_0_0
1 1
.names dffre_u_dct2d.rowr_reg[0]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.rowr_reg[0]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.rowr_reg[0]_output_0_0 lut_$abc$128901$abc$47132$li2_li2_input_0_4
1 1
.names dffre_u_dct2d.rowr_reg[0]_output_0_0 lut_$abc$128901$abc$47132$li1_li1_input_0_4
1 1
.names dffre_u_dct2d.rowr_reg[0]_output_0_0 lut_$abc$128901$abc$47132$li0_li0_input_0_2
1 1
.names lut_$abc$128901$abc$47132$li1_li1_output_0_0 dffre_u_dct2d.rowr_reg[1]_input_0_0
1 1
.names dffre_u_dct2d.rowr_reg[2]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names dffre_u_dct2d.rowr_reg[2]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names dffre_u_dct2d.rowr_reg[2]_output_0_0 lut_$abc$128901$abc$47132$li2_li2_input_0_1
1 1
.names lut_$abc$128901$abc$47132$li2_li2_output_0_0 dffre_u_dct2d.rowr_reg[2]_input_0_0
1 1
.names lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_output_0_0 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_2
1 1
.names lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_output_0_0 dffre_u_dct1d.row_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_output_0_0 dffre_u_dct1d.row_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_output_0_0 dffre_u_dct1d.row_reg[0]_input_2_0
1 1
.names lut_$abc$128901$abc$47145$li1_li1_output_0_0 dffre_u_dct1d.row_reg[1]_input_0_0
1 1
.names lut_$abc$128901$abc$47145$li2_li2_output_0_0 dffre_u_dct1d.row_reg[2]_input_0_0
1 1
.names lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$198_output_0_0 dffre_u_dct2d.rmemsel_reg_input_2_0
1 1
.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_output_0_0 dffre_u_dct2d.stage1_reg_input_2_0
1 1
.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_output_0_0 dffre_u_dct2d.colr_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_output_0_0 dffre_u_dct2d.colr_reg[0]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_output_0_0 dffre_u_dct2d.colram_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_output_0_0 dffre_u_dct2d.colr_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_output_0_0 dffre_u_dct2d.colram_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_output_0_0 dffre_u_dct2d.colram_reg[0]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[54]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[10]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[9]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[8]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[7]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[21]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[17]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[32]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[28]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[43]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[39]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[52]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[86]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[87]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[19]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[59]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[65]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[60]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[62]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[64]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[30]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[76]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[41]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[40]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[84]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[29]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[85]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[73]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[74]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[18]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[50]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[61]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[83]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[72]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[6]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[5]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[63]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[45]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[48]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[47]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[58]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[3]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[4]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[25]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[14]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[70]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[69]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[71]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[75]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[82]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[51]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[44]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[49]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[12]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[56]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[46]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[81]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[80]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[79]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[35]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[36]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[42]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[38]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[37]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[13]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[57]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[55]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[24]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[68]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[67]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[23]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[66]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[34]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[78]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[77]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.rowram_reg[2]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.rowram_reg[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.rowram_reg[0]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[53]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[20]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[15]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[16]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[31]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[27]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.databuf_reg[26]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 dffre_u_dct2d.stage2_reg_input_0_0
1 1
.names dffre_u_dbufctl.memswitchwr_reg_output_0_0 lut_u2_ram.we_input_0_2
1 1
.names dffre_u_dbufctl.memswitchwr_reg_output_0_0 lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_input_0_2
1 1
.names dffre_u_dbufctl.memswitchwr_reg_output_0_0 lut_u1_ram.we_input_0_0
1 1
.names dffre_u_dbufctl.wmemsel_output_0_0 dffre_u_dbufctl.memswitchwr_reg_input_0_0
1 1
.names dffre_u_dbufctl.wmemsel_output_0_0 lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_input_0_4
1 1
.names dffre_u_dbufctl.datareadyack_output_0_0 lut_$abc$128901$abc$39340$li0_li0_input_0_3
1 1
.names dffre_u_dbufctl.datareadyack_output_0_0 lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_input_0_1
1 1
.names lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_output_0_0 dffre_u_dct2d.dataready_input_2_0
1 1
.names lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_output_0_0 dffre_u_dct1d.wmemsel_reg_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 dffre_u_dct1d.ramwaddro_s[3]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 dffre_u_dct1d.ramwaddro_s[5]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 dffre_u_dct1d.ramwaddro_s[4]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 dffre_u_dct1d.ramwe_s_input_0_0
1 1
.names lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 dffre_u_dct1d.ramwaddro_s[2]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 dffre_u_dct1d.ramwaddro_s[1]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 dffre_u_dct1d.ramwaddro_s[0]_input_2_0
1 1
.names lut_$abc$128901$abc$14444$li0585_li0585_output_0_0 dffre_u_dct2d.odv_d0_input_0_0
1 1
.names dffre_ramwe_s_output_0_0 lut_u2_ram.we_input_0_3
1 1
.names dffre_ramwe_s_output_0_0 lut_u1_ram.we_input_0_2
1 1
.names lut_u1_ram.we_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_17_0
1 1
.names lut_u1_ram.we_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_19_0
1 1
.names lut_u1_ram.we_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_19_1
1 1
.names lut_u2_ram.we_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_16_0
1 1
.names lut_u2_ram.we_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_18_0
1 1
.names lut_u2_ram.we_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_18_1
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0054_li0054_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0053_li0053_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 dffre_u_dct1d.even_not_odd_d1_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0051_li0051_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0052_li0052_input_0_5
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0048_li0048_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0050_li0050_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0047_li0047_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0045_li0045_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0049_li0049_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0046_li0046_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0044_li0044_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0043_li0043_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0042_li0042_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_output_0_0 lut_$abc$128901$abc$39355$li0041_li0041_input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n2252___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n2251___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$abc$128901$new_new_n2252___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$abc$128901$new_new_n2251___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2252___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2251___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n2252___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n2251___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$abc$128901$new_new_n2252___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 lut_$abc$128901$new_new_n2251___input_0_3
1 1
.names lut_$abc$128901$new_new_n2251___output_0_0 lut_$abc$128901$new_new_n2261___input_0_5
1 1
.names lut_$abc$128901$new_new_n2251___output_0_0 lut_$abc$128901$new_new_n2257___input_0_3
1 1
.names lut_$abc$128901$new_new_n2251___output_0_0 lut_$abc$128901$abc$39355$li0041_li0041_input_0_3
1 1
.names lut_$abc$128901$new_new_n2252___output_0_0 lut_$abc$128901$new_new_n2261___input_0_4
1 1
.names lut_$abc$128901$new_new_n2252___output_0_0 lut_$abc$128901$new_new_n2257___input_0_2
1 1
.names lut_$abc$128901$new_new_n2252___output_0_0 lut_$abc$128901$abc$39355$li0041_li0041_input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2261___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2257___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2253___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2261___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2257___input_0_5
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2253___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n2261___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n2257___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 lut_$abc$128901$new_new_n2253___input_0_4
1 1
.names lut_$abc$128901$new_new_n2253___output_0_0 lut_$abc$128901$abc$39355$li0041_li0041_input_0_5
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2255___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$abc$39355$li0041_li0041_input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2268___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2260___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n2255___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$abc$39355$li0041_li0041_input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n2268___input_0_5
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n2260___input_0_5
1 1
.names lut_$abc$128901$abc$39355$li0041_li0041_output_0_0 dffre_u_dct1d.dcto_1[3]_input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2255___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2268___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2260___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2255___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2268___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2260___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n2255___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n2268___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 lut_$abc$128901$new_new_n2260___input_0_0
1 1
.names lut_$abc$128901$new_new_n2255___output_0_0 lut_$abc$128901$abc$39355$li0042_li0042_input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2256___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2262___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2264___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2256___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2262___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2264___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2256___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2262___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 lut_$abc$128901$new_new_n2264___input_0_4
1 1
.names lut_$abc$128901$new_new_n2256___output_0_0 lut_$abc$128901$new_new_n2261___input_0_0
1 1
.names lut_$abc$128901$new_new_n2256___output_0_0 lut_$abc$128901$new_new_n2257___input_0_1
1 1
.names lut_$abc$128901$new_new_n2257___output_0_0 lut_$abc$128901$abc$39355$li0042_li0042_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0042_li0042_output_0_0 dffre_u_dct1d.dcto_1[4]_input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2267___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2259___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2270___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2267___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2259___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2270___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2267___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2259___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 lut_$abc$128901$new_new_n2270___input_0_1
1 1
.names lut_$abc$128901$new_new_n2259___output_0_0 lut_$abc$128901$new_new_n2268___input_0_3
1 1
.names lut_$abc$128901$new_new_n2259___output_0_0 lut_$abc$128901$new_new_n2260___input_0_1
1 1
.names lut_$abc$128901$new_new_n2260___output_0_0 lut_$abc$128901$abc$39355$li0043_li0043_input_0_0
1 1
.names lut_$abc$128901$new_new_n2261___output_0_0 lut_$abc$128901$new_new_n2293___input_0_2
1 1
.names lut_$abc$128901$new_new_n2261___output_0_0 lut_$abc$128901$new_new_n2265___input_0_3
1 1
.names lut_$abc$128901$new_new_n2261___output_0_0 lut_$abc$128901$new_new_n2278___input_0_3
1 1
.names lut_$abc$128901$new_new_n2261___output_0_0 lut_$abc$128901$abc$39355$li0043_li0043_input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2266___input_0_5
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2262___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2264___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2266___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2262___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2264___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2266___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2262___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 lut_$abc$128901$new_new_n2264___input_0_1
1 1
.names lut_$abc$128901$new_new_n2262___output_0_0 lut_$abc$128901$new_new_n2293___input_0_3
1 1
.names lut_$abc$128901$new_new_n2262___output_0_0 lut_$abc$128901$new_new_n2265___input_0_2
1 1
.names lut_$abc$128901$new_new_n2262___output_0_0 lut_$abc$128901$new_new_n2278___input_0_2
1 1
.names lut_$abc$128901$new_new_n2262___output_0_0 lut_$abc$128901$abc$39355$li0043_li0043_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0043_li0043_output_0_0 dffre_u_dct1d.dcto_1[5]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2264___output_0_0 lut_$abc$128901$new_new_n2265___input_0_1
1 1
.names lut_$abc$128901$new_new_n2264___output_0_0 lut_$abc$128901$new_new_n2276___input_0_1
1 1
.names lut_$abc$128901$new_new_n2265___output_0_0 lut_$abc$128901$abc$39355$li0044_li0044_input_0_3
1 1
.names lut_$abc$128901$new_new_n2265___output_0_0 lut_$abc$128901$new_new_n2274___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2266___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2276___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2277___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2274___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2266___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2276___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2277___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2274___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2266___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2276___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2277___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 lut_$abc$128901$new_new_n2274___input_0_0
1 1
.names lut_$abc$128901$new_new_n2266___output_0_0 lut_$abc$128901$new_new_n2276___input_0_3
1 1
.names lut_$abc$128901$new_new_n2266___output_0_0 lut_$abc$128901$new_new_n2277___input_0_3
1 1
.names lut_$abc$128901$new_new_n2266___output_0_0 lut_$abc$128901$abc$39355$li0044_li0044_input_0_4
1 1
.names lut_$abc$128901$new_new_n2266___output_0_0 lut_$abc$128901$new_new_n2274___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2267___input_0_5
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2281___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2272___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2280___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2267___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2281___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2272___input_0_5
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2280___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2267___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2281___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 lut_$abc$128901$new_new_n2272___input_0_2
1 1
.names lut_$abc$128901$new_new_n2267___output_0_0 lut_$abc$128901$abc$39355$li0044_li0044_input_0_1
1 1
.names lut_$abc$128901$new_new_n2267___output_0_0 lut_$abc$128901$new_new_n2280___input_0_4
1 1
.names lut_$abc$128901$new_new_n2268___output_0_0 lut_$abc$128901$new_new_n2304___input_0_2
1 1
.names lut_$abc$128901$new_new_n2268___output_0_0 lut_$abc$128901$new_new_n2282___input_0_2
1 1
.names lut_$abc$128901$new_new_n2268___output_0_0 lut_$abc$128901$abc$39355$li0044_li0044_input_0_2
1 1
.names lut_$abc$128901$new_new_n2268___output_0_0 lut_$abc$128901$new_new_n2272___input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0044_li0044_output_0_0 dffre_u_dct1d.dcto_1[6]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2270___output_0_0 lut_$abc$128901$new_new_n2281___input_0_1
1 1
.names lut_$abc$128901$new_new_n2270___output_0_0 lut_$abc$128901$new_new_n2272___input_0_1
1 1
.names lut_$abc$128901$new_new_n2270___output_0_0 lut_$abc$128901$new_new_n2280___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2283___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2271___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2283___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2271___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2283___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 lut_$abc$128901$new_new_n2271___input_0_1
1 1
.names lut_$abc$128901$new_new_n2271___output_0_0 lut_$abc$128901$new_new_n2281___input_0_0
1 1
.names lut_$abc$128901$new_new_n2271___output_0_0 lut_$abc$128901$new_new_n2272___input_0_0
1 1
.names lut_$abc$128901$new_new_n2271___output_0_0 lut_$abc$128901$new_new_n2280___input_0_0
1 1
.names lut_$abc$128901$new_new_n2272___output_0_0 lut_$abc$128901$abc$39355$li0045_li0045_input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2273___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2287___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2279___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2273___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2287___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2279___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2273___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2287___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 lut_$abc$128901$new_new_n2279___input_0_4
1 1
.names lut_$abc$128901$new_new_n2273___output_0_0 lut_$abc$128901$new_new_n2276___input_0_5
1 1
.names lut_$abc$128901$new_new_n2273___output_0_0 lut_$abc$128901$new_new_n2277___input_0_1
1 1
.names lut_$abc$128901$new_new_n2273___output_0_0 lut_$abc$128901$new_new_n2274___input_0_5
1 1
.names lut_$abc$128901$new_new_n2274___output_0_0 lut_$abc$128901$abc$39355$li0045_li0045_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0045_li0045_output_0_0 dffre_u_dct1d.dcto_1[7]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2276___output_0_0 lut_$abc$128901$new_new_n2293___input_0_5
1 1
.names lut_$abc$128901$new_new_n2276___output_0_0 lut_$abc$128901$new_new_n2278___input_0_0
1 1
.names lut_$abc$128901$new_new_n2277___output_0_0 lut_$abc$128901$new_new_n2293___input_0_0
1 1
.names lut_$abc$128901$new_new_n2277___output_0_0 lut_$abc$128901$new_new_n2278___input_0_4
1 1
.names lut_$abc$128901$new_new_n2278___output_0_0 lut_$abc$128901$new_new_n2289___input_0_4
1 1
.names lut_$abc$128901$new_new_n2278___output_0_0 lut_$abc$128901$abc$39355$li0046_li0046_input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2292___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2291___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2289___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2279___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2292___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2291___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2289___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2279___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2292___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2291___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2289___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 lut_$abc$128901$new_new_n2279___input_0_1
1 1
.names lut_$abc$128901$new_new_n2279___output_0_0 lut_$abc$128901$abc$39355$li0046_li0046_input_0_2
1 1
.names lut_$abc$128901$new_new_n2280___output_0_0 lut_$abc$128901$new_new_n2304___input_0_3
1 1
.names lut_$abc$128901$new_new_n2280___output_0_0 lut_$abc$128901$new_new_n2282___input_0_3
1 1
.names lut_$abc$128901$new_new_n2281___output_0_0 lut_$abc$128901$new_new_n2304___input_0_1
1 1
.names lut_$abc$128901$new_new_n2281___output_0_0 lut_$abc$128901$new_new_n2282___input_0_1
1 1
.names lut_$abc$128901$new_new_n2282___output_0_0 lut_$abc$128901$new_new_n2296___input_0_0
1 1
.names lut_$abc$128901$new_new_n2282___output_0_0 lut_$abc$128901$new_new_n2286___input_0_2
1 1
.names lut_$abc$128901$new_new_n2282___output_0_0 lut_$abc$128901$abc$39355$li0046_li0046_input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2303___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2302___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2296___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2283___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2286___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2303___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2302___input_0_5
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2296___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2283___input_0_5
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2286___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2303___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2302___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2296___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2283___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 lut_$abc$128901$new_new_n2286___input_0_4
1 1
.names lut_$abc$128901$new_new_n2283___output_0_0 lut_$abc$128901$new_new_n2303___input_0_3
1 1
.names lut_$abc$128901$new_new_n2283___output_0_0 lut_$abc$128901$new_new_n2296___input_0_5
1 1
.names lut_$abc$128901$new_new_n2283___output_0_0 lut_$abc$128901$new_new_n2286___input_0_3
1 1
.names lut_$abc$128901$new_new_n2283___output_0_0 lut_$abc$128901$abc$39355$li0046_li0046_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0046_li0046_output_0_0 dffre_u_dct1d.dcto_1[8]_input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2295___input_0_5
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2301___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2285___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2295___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2301___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2285___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2295___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2301___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 lut_$abc$128901$new_new_n2285___input_0_0
1 1
.names lut_$abc$128901$new_new_n2285___output_0_0 lut_$abc$128901$new_new_n2303___input_0_1
1 1
.names lut_$abc$128901$new_new_n2285___output_0_0 lut_$abc$128901$new_new_n2302___input_0_3
1 1
.names lut_$abc$128901$new_new_n2285___output_0_0 lut_$abc$128901$new_new_n2296___input_0_3
1 1
.names lut_$abc$128901$new_new_n2285___output_0_0 lut_$abc$128901$new_new_n2286___input_0_1
1 1
.names lut_$abc$128901$new_new_n2286___output_0_0 lut_$abc$128901$abc$39355$li0047_li0047_input_0_1
1 1
.names lut_$abc$128901$new_new_n2287___output_0_0 lut_$abc$128901$new_new_n2292___input_0_1
1 1
.names lut_$abc$128901$new_new_n2287___output_0_0 lut_$abc$128901$new_new_n2291___input_0_1
1 1
.names lut_$abc$128901$new_new_n2287___output_0_0 lut_$abc$128901$new_new_n2289___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2288___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2298___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2294___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2288___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2298___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2294___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2288___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2298___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 lut_$abc$128901$new_new_n2294___input_0_3
1 1
.names lut_$abc$128901$new_new_n2288___output_0_0 lut_$abc$128901$new_new_n2292___input_0_2
1 1
.names lut_$abc$128901$new_new_n2288___output_0_0 lut_$abc$128901$new_new_n2291___input_0_2
1 1
.names lut_$abc$128901$new_new_n2288___output_0_0 lut_$abc$128901$new_new_n2289___input_0_5
1 1
.names lut_$abc$128901$new_new_n2289___output_0_0 lut_$abc$128901$abc$39355$li0047_li0047_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0047_li0047_output_0_0 dffre_u_dct1d.dcto_1[9]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2291___output_0_0 lut_$abc$128901$new_new_n2293___input_0_1
1 1
.names lut_$abc$128901$new_new_n2292___output_0_0 lut_$abc$128901$new_new_n2293___input_0_4
1 1
.names lut_$abc$128901$new_new_n2293___output_0_0 lut_$abc$128901$new_new_n2324___input_0_4
1 1
.names lut_$abc$128901$new_new_n2293___output_0_0 lut_$abc$128901$abc$39355$li0048_li0048_input_0_2
1 1
.names lut_$abc$128901$new_new_n2293___output_0_0 lut_$abc$128901$new_new_n2311___input_0_3
1 1
.names lut_$abc$128901$new_new_n2293___output_0_0 lut_$abc$128901$new_new_n2300___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2300___input_0_5
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2309___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2310___input_0_5
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2294___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2300___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2309___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2310___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2294___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2300___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2309___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2310___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 lut_$abc$128901$new_new_n2294___input_0_2
1 1
.names lut_$abc$128901$new_new_n2294___output_0_0 lut_$abc$128901$new_new_n2324___input_0_2
1 1
.names lut_$abc$128901$new_new_n2294___output_0_0 lut_$abc$128901$abc$39355$li0048_li0048_input_0_0
1 1
.names lut_$abc$128901$new_new_n2294___output_0_0 lut_$abc$128901$new_new_n2311___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2295___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2301___input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2305___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2295___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2301___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2305___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2295___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2301___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 lut_$abc$128901$new_new_n2305___input_0_5
1 1
.names lut_$abc$128901$new_new_n2295___output_0_0 lut_$abc$128901$new_new_n2303___input_0_5
1 1
.names lut_$abc$128901$new_new_n2295___output_0_0 lut_$abc$128901$abc$39355$li0048_li0048_input_0_1
1 1
.names lut_$abc$128901$new_new_n2295___output_0_0 lut_$abc$128901$new_new_n2302___input_0_1
1 1
.names lut_$abc$128901$new_new_n2296___output_0_0 lut_$abc$128901$abc$39355$li0048_li0048_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0048_li0048_output_0_0 dffre_u_dct1d.dcto_1[10]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2298___output_0_0 lut_$abc$128901$new_new_n2300___input_0_1
1 1
.names lut_$abc$128901$new_new_n2298___output_0_0 lut_$abc$128901$new_new_n2309___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2312___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2299___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2310___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2312___input_0_5
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2299___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2310___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2312___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2299___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 lut_$abc$128901$new_new_n2310___input_0_2
1 1
.names lut_$abc$128901$new_new_n2299___output_0_0 lut_$abc$128901$new_new_n2300___input_0_3
1 1
.names lut_$abc$128901$new_new_n2299___output_0_0 lut_$abc$128901$new_new_n2309___input_0_3
1 1
.names lut_$abc$128901$new_new_n2300___output_0_0 lut_$abc$128901$abc$39355$li0049_li0049_input_0_1
1 1
.names lut_$abc$128901$new_new_n2301___output_0_0 lut_$abc$128901$new_new_n2302___input_0_2
1 1
.names lut_$abc$128901$new_new_n2302___output_0_0 lut_$abc$128901$new_new_n2304___input_0_0
1 1
.names lut_$abc$128901$new_new_n2303___output_0_0 lut_$abc$128901$new_new_n2304___input_0_4
1 1
.names lut_$abc$128901$new_new_n2304___output_0_0 lut_$abc$128901$new_new_n2314___input_0_5
1 1
.names lut_$abc$128901$new_new_n2304___output_0_0 lut_$abc$128901$new_new_n2308___input_0_5
1 1
.names lut_$abc$128901$new_new_n2304___output_0_0 lut_$abc$128901$abc$39355$li0049_li0049_input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2314___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2308___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2305___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2314___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2308___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2305___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2314___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2308___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 lut_$abc$128901$new_new_n2305___input_0_0
1 1
.names lut_$abc$128901$new_new_n2305___output_0_0 lut_$abc$128901$new_new_n2314___input_0_3
1 1
.names lut_$abc$128901$new_new_n2305___output_0_0 lut_$abc$128901$new_new_n2308___input_0_4
1 1
.names lut_$abc$128901$new_new_n2305___output_0_0 lut_$abc$128901$abc$39355$li0049_li0049_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0049_li0049_output_0_0 dffre_u_dct1d.dcto_1[11]_input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n2315___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n2307___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2315___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2307___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2315___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 lut_$abc$128901$new_new_n2307___input_0_2
1 1
.names lut_$abc$128901$new_new_n2307___output_0_0 lut_$abc$128901$new_new_n2314___input_0_4
1 1
.names lut_$abc$128901$new_new_n2307___output_0_0 lut_$abc$128901$new_new_n2308___input_0_3
1 1
.names lut_$abc$128901$new_new_n2308___output_0_0 lut_$abc$128901$abc$39355$li0050_li0050_input_0_2
1 1
.names lut_$abc$128901$new_new_n2309___output_0_0 lut_$abc$128901$new_new_n2324___input_0_1
1 1
.names lut_$abc$128901$new_new_n2309___output_0_0 lut_$abc$128901$new_new_n2311___input_0_1
1 1
.names lut_$abc$128901$new_new_n2310___output_0_0 lut_$abc$128901$new_new_n2311___input_0_2
1 1
.names lut_$abc$128901$new_new_n2310___output_0_0 lut_$abc$128901$new_new_n2323___input_0_2
1 1
.names lut_$abc$128901$new_new_n2311___output_0_0 lut_$abc$128901$abc$39355$li0050_li0050_input_0_1
1 1
.names lut_$abc$128901$new_new_n2311___output_0_0 lut_$abc$128901$new_new_n2318___input_0_1
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2318___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2312___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2322___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2323___input_0_5
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2318___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2312___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2322___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2323___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2318___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2312___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2322___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 lut_$abc$128901$new_new_n2323___input_0_1
1 1
.names lut_$abc$128901$new_new_n2312___output_0_0 lut_$abc$128901$abc$39355$li0050_li0050_input_0_4
1 1
.names lut_$abc$128901$new_new_n2312___output_0_0 lut_$abc$128901$new_new_n2318___input_0_4
1 1
.names lut_$abc$128901$new_new_n2312___output_0_0 lut_$abc$128901$new_new_n2322___input_0_4
1 1
.names lut_$abc$128901$new_new_n2312___output_0_0 lut_$abc$128901$new_new_n2323___input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0050_li0050_output_0_0 dffre_u_dct1d.dcto_1[12]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2314___output_0_0 lut_$abc$128901$new_new_n2328___input_0_2
1 1
.names lut_$abc$128901$new_new_n2314___output_0_0 lut_$abc$128901$new_new_n2316___input_0_2
1 1
.names lut_$abc$128901$new_new_n2314___output_0_0 lut_$abc$128901$new_new_n2321___input_0_5
1 1
.names lut_$abc$128901$new_new_n2315___output_0_0 lut_$abc$128901$new_new_n2328___input_0_5
1 1
.names lut_$abc$128901$new_new_n2315___output_0_0 lut_$abc$128901$new_new_n2316___input_0_0
1 1
.names lut_$abc$128901$new_new_n2315___output_0_0 lut_$abc$128901$new_new_n2321___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n2328___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n2316___input_0_4
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n2321___input_0_0
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n2329___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n2328___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n2316___input_0_1
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n2321___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2328___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2316___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 lut_$abc$128901$new_new_n2321___input_0_3
1 1
.names lut_$abc$128901$new_new_n2316___output_0_0 lut_$abc$128901$abc$39355$li0051_li0051_input_0_3
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n2327___input_0_5
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n2317___input_0_2
1 1
.names RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n2325___input_0_2
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2317___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2325___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2331___input_0_5
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2317___input_0_3
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 lut_$abc$128901$new_new_n2325___input_0_3
1 1
.names lut_$abc$128901$new_new_n2317___output_0_0 lut_$abc$128901$new_new_n2318___input_0_3
1 1
.names lut_$abc$128901$new_new_n2317___output_0_0 lut_$abc$128901$new_new_n2322___input_0_3
1 1
.names lut_$abc$128901$new_new_n2317___output_0_0 lut_$abc$128901$new_new_n2323___input_0_3
1 1
.names lut_$abc$128901$new_new_n2318___output_0_0 lut_$abc$128901$abc$39355$li0051_li0051_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0051_li0051_output_0_0 dffre_u_dct1d.dcto_1[13]_input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n2320___input_0_1
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 lut_$abc$128901$new_new_n2329___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n2320___input_0_0
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$new_new_n2329___input_0_2
1 1
.names lut_$abc$128901$new_new_n2320___output_0_0 lut_$abc$128901$new_new_n2328___input_0_4
1 1
.names lut_$abc$128901$new_new_n2320___output_0_0 lut_$abc$128901$new_new_n2321___input_0_1
1 1
.names lut_$abc$128901$new_new_n2321___output_0_0 lut_$abc$128901$abc$39355$li0052_li0052_input_0_1
1 1
.names lut_$abc$128901$new_new_n2322___output_0_0 lut_$abc$128901$new_new_n2324___input_0_3
1 1
.names lut_$abc$128901$new_new_n2323___output_0_0 lut_$abc$128901$new_new_n2324___input_0_0
1 1
.names lut_$abc$128901$new_new_n2324___output_0_0 lut_$abc$128901$abc$39355$li0052_li0052_input_0_4
1 1
.names lut_$abc$128901$new_new_n2324___output_0_0 lut_$abc$128901$new_new_n2327___input_0_1
1 1
.names lut_$abc$128901$new_new_n2324___output_0_0 lut_$abc$128901$new_new_n2331___input_0_1
1 1
.names lut_$abc$128901$new_new_n2325___output_0_0 lut_$abc$128901$abc$39355$li0052_li0052_input_0_2
1 1
.names lut_$abc$128901$new_new_n2325___output_0_0 lut_$abc$128901$new_new_n2327___input_0_2
1 1
.names lut_$abc$128901$new_new_n2325___output_0_0 lut_$abc$128901$new_new_n2331___input_0_2
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$abc$39355$li0052_li0052_input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2327___input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 lut_$abc$128901$new_new_n2331___input_0_4
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$abc$39355$li0052_li0052_input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n2327___input_0_3
1 1
.names RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n2331___input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0052_li0052_output_0_0 dffre_u_dct1d.dcto_1[14]_input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n2327___input_0_4
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 lut_$abc$128901$new_new_n2331___input_0_0
1 1
.names lut_$abc$128901$new_new_n2327___output_0_0 lut_$abc$128901$abc$39355$li0053_li0053_input_0_3
1 1
.names lut_$abc$128901$new_new_n2328___output_0_0 lut_$abc$128901$abc$39355$li0054_li0054_input_0_1
1 1
.names lut_$abc$128901$new_new_n2328___output_0_0 lut_$abc$128901$abc$39355$li0053_li0053_input_0_1
1 1
.names lut_$abc$128901$new_new_n2329___output_0_0 lut_$abc$128901$abc$39355$li0054_li0054_input_0_3
1 1
.names lut_$abc$128901$new_new_n2329___output_0_0 lut_$abc$128901$abc$39355$li0053_li0053_input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$abc$39355$li0054_li0054_input_0_0
1 1
.names RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 lut_$abc$128901$abc$39355$li0053_li0053_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0053_li0053_output_0_0 dffre_u_dct1d.dcto_1[15]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2331___output_0_0 lut_$abc$128901$abc$39355$li0054_li0054_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0054_li0054_output_0_0 dffre_u_dct1d.dcto_1[21]_input_0_0
1 1
.names dffre_u_dct1d.dcto_1[3]_output_0_0 lut_$abc$128901$new_new_n2340___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[3]_output_0_0 lut_$abc$128901$new_new_n2336___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[70]_output_0_0 lut_$abc$128901$new_new_n2340___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[70]_output_0_0 lut_$abc$128901$new_new_n2336___input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0066_li0066_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0071_li0071_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 dffre_u_dct1d.even_not_odd_d2_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0072_li0072_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0068_li0068_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0070_li0070_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0067_li0067_input_0_5
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0065_li0065_input_0_1
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0069_li0069_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0063_li0063_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0064_li0064_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0061_li0061_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0062_li0062_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0060_li0060_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_d1_output_0_0 lut_$abc$128901$abc$39355$li0059_li0059_input_0_3
1 1
.names dffre_u_dct1d.dcto_1[4]_output_0_0 lut_$abc$128901$new_new_n2340___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[4]_output_0_0 lut_$abc$128901$new_new_n2336___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[71]_output_0_0 lut_$abc$128901$new_new_n2340___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[71]_output_0_0 lut_$abc$128901$new_new_n2336___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[56]_output_0_0 lut_$abc$128901$new_new_n2340___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[56]_output_0_0 lut_$abc$128901$new_new_n2336___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[72]_output_0_0 lut_$abc$128901$new_new_n2335___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[72]_output_0_0 lut_$abc$128901$new_new_n2339___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[57]_output_0_0 lut_$abc$128901$new_new_n2335___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[57]_output_0_0 lut_$abc$128901$new_new_n2339___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n2344___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n2346___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n2335___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[5]_output_0_0 lut_$abc$128901$abc$39355$li0059_li0059_input_0_1
1 1
.names dffre_u_dct1d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n2338___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[5]_output_0_0 lut_$abc$128901$new_new_n2339___input_0_0
1 1
.names lut_$abc$128901$new_new_n2335___output_0_0 lut_$abc$128901$new_new_n2340___input_0_4
1 1
.names lut_$abc$128901$new_new_n2335___output_0_0 lut_$abc$128901$abc$39355$li0059_li0059_input_0_2
1 1
.names lut_$abc$128901$new_new_n2336___output_0_0 lut_$abc$128901$abc$39355$li0059_li0059_input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[72]_output_0_0 lut_$abc$128901$new_new_n2344___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[72]_output_0_0 lut_$abc$128901$new_new_n2346___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[72]_output_0_0 lut_$abc$128901$abc$39355$li0059_li0059_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[72]_output_0_0 lut_$abc$128901$new_new_n2338___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0059_li0059_output_0_0 dffre_u_dct1d.dcto_2[5]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2344___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2346___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2338___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2344___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2346___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2338___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2344___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2346___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2352___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2338___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2351___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2339___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2343___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[6]_output_0_0 lut_$abc$128901$new_new_n2350___input_0_0
1 1
.names lut_$abc$128901$new_new_n2338___output_0_0 lut_$abc$128901$abc$39355$li0060_li0060_input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2352___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2351___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2339___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2343___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[73]_output_0_0 lut_$abc$128901$new_new_n2350___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2352___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2351___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2339___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2343___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[58]_output_0_0 lut_$abc$128901$new_new_n2350___input_0_1
1 1
.names lut_$abc$128901$new_new_n2339___output_0_0 lut_$abc$128901$new_new_n2365___input_0_1
1 1
.names lut_$abc$128901$new_new_n2339___output_0_0 lut_$abc$128901$new_new_n2353___input_0_1
1 1
.names lut_$abc$128901$new_new_n2339___output_0_0 lut_$abc$128901$abc$39355$li0060_li0060_input_0_2
1 1
.names lut_$abc$128901$new_new_n2339___output_0_0 lut_$abc$128901$new_new_n2343___input_0_3
1 1
.names lut_$abc$128901$new_new_n2340___output_0_0 lut_$abc$128901$new_new_n2365___input_0_5
1 1
.names lut_$abc$128901$new_new_n2340___output_0_0 lut_$abc$128901$new_new_n2353___input_0_3
1 1
.names lut_$abc$128901$new_new_n2340___output_0_0 lut_$abc$128901$abc$39355$li0060_li0060_input_0_3
1 1
.names lut_$abc$128901$new_new_n2340___output_0_0 lut_$abc$128901$new_new_n2343___input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0060_li0060_output_0_0 dffre_u_dct1d.dcto_2[6]_input_0_0
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n2357___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n2349___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n2352___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n2342___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$abc$39355$li0061_li0061_input_0_5
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n2351___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n2348___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[7]_output_0_0 lut_$abc$128901$new_new_n2350___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[74]_output_0_0 lut_$abc$128901$new_new_n2349___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[74]_output_0_0 lut_$abc$128901$new_new_n2352___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[74]_output_0_0 lut_$abc$128901$new_new_n2342___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[74]_output_0_0 lut_$abc$128901$new_new_n2351___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[74]_output_0_0 lut_$abc$128901$new_new_n2350___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[59]_output_0_0 lut_$abc$128901$new_new_n2349___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[59]_output_0_0 lut_$abc$128901$new_new_n2352___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[59]_output_0_0 lut_$abc$128901$new_new_n2342___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[59]_output_0_0 lut_$abc$128901$new_new_n2351___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[59]_output_0_0 lut_$abc$128901$new_new_n2350___input_0_2
1 1
.names lut_$abc$128901$new_new_n2342___output_0_0 lut_$abc$128901$new_new_n2343___input_0_1
1 1
.names lut_$abc$128901$new_new_n2343___output_0_0 lut_$abc$128901$abc$39355$li0061_li0061_input_0_1
1 1
.names lut_$abc$128901$new_new_n2344___output_0_0 lut_$abc$128901$new_new_n2357___input_0_1
1 1
.names lut_$abc$128901$new_new_n2344___output_0_0 lut_$abc$128901$abc$39355$li0061_li0061_input_0_4
1 1
.names lut_$abc$128901$new_new_n2344___output_0_0 lut_$abc$128901$new_new_n2348___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[74]_output_0_0 lut_$abc$128901$new_new_n2357___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[74]_output_0_0 lut_$abc$128901$abc$39355$li0061_li0061_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[74]_output_0_0 lut_$abc$128901$new_new_n2348___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d1[59]_output_0_0 lut_$abc$128901$new_new_n2357___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[59]_output_0_0 lut_$abc$128901$abc$39355$li0061_li0061_input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[59]_output_0_0 lut_$abc$128901$new_new_n2348___input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0061_li0061_output_0_0 dffre_u_dct1d.dcto_2[7]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2346___output_0_0 lut_$abc$128901$new_new_n2357___input_0_5
1 1
.names lut_$abc$128901$new_new_n2346___output_0_0 lut_$abc$128901$new_new_n2348___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[75]_output_0_0 lut_$abc$128901$new_new_n2347___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[75]_output_0_0 lut_$abc$128901$new_new_n2358___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[60]_output_0_0 lut_$abc$128901$new_new_n2347___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[60]_output_0_0 lut_$abc$128901$new_new_n2358___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n2364___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n2363___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n2347___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n2349___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n2358___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[8]_output_0_0 lut_$abc$128901$new_new_n2356___input_0_4
1 1
.names lut_$abc$128901$new_new_n2347___output_0_0 lut_$abc$128901$new_new_n2357___input_0_4
1 1
.names lut_$abc$128901$new_new_n2347___output_0_0 lut_$abc$128901$new_new_n2348___input_0_1
1 1
.names lut_$abc$128901$new_new_n2348___output_0_0 lut_$abc$128901$abc$39355$li0062_li0062_input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[75]_output_0_0 lut_$abc$128901$new_new_n2364___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[75]_output_0_0 lut_$abc$128901$new_new_n2363___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[75]_output_0_0 lut_$abc$128901$new_new_n2349___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[75]_output_0_0 lut_$abc$128901$new_new_n2356___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[60]_output_0_0 lut_$abc$128901$new_new_n2364___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[60]_output_0_0 lut_$abc$128901$new_new_n2363___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[60]_output_0_0 lut_$abc$128901$new_new_n2349___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[60]_output_0_0 lut_$abc$128901$new_new_n2356___input_0_5
1 1
.names lut_$abc$128901$new_new_n2349___output_0_0 lut_$abc$128901$new_new_n2364___input_0_1
1 1
.names lut_$abc$128901$new_new_n2349___output_0_0 lut_$abc$128901$new_new_n2363___input_0_1
1 1
.names lut_$abc$128901$new_new_n2349___output_0_0 lut_$abc$128901$abc$39355$li0062_li0062_input_0_0
1 1
.names lut_$abc$128901$new_new_n2349___output_0_0 lut_$abc$128901$new_new_n2356___input_0_1
1 1
.names lut_$abc$128901$new_new_n2350___output_0_0 lut_$abc$128901$new_new_n2365___input_0_0
1 1
.names lut_$abc$128901$new_new_n2350___output_0_0 lut_$abc$128901$new_new_n2353___input_0_2
1 1
.names lut_$abc$128901$new_new_n2351___output_0_0 lut_$abc$128901$new_new_n2365___input_0_2
1 1
.names lut_$abc$128901$new_new_n2351___output_0_0 lut_$abc$128901$new_new_n2353___input_0_4
1 1
.names lut_$abc$128901$new_new_n2352___output_0_0 lut_$abc$128901$new_new_n2363___input_0_3
1 1
.names lut_$abc$128901$new_new_n2352___output_0_0 lut_$abc$128901$new_new_n2353___input_0_0
1 1
.names lut_$abc$128901$new_new_n2353___output_0_0 lut_$abc$128901$abc$39355$li0062_li0062_input_0_1
1 1
.names lut_$abc$128901$new_new_n2353___output_0_0 lut_$abc$128901$new_new_n2356___input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0062_li0062_output_0_0 dffre_u_dct1d.dcto_2[8]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[76]_output_0_0 lut_$abc$128901$new_new_n2355___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[76]_output_0_0 lut_$abc$128901$new_new_n2368___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[76]_output_0_0 lut_$abc$128901$new_new_n2366___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[61]_output_0_0 lut_$abc$128901$new_new_n2355___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[61]_output_0_0 lut_$abc$128901$new_new_n2368___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[61]_output_0_0 lut_$abc$128901$new_new_n2366___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n2355___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n2368___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n2361___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n2360___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n2373___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n2366___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[9]_output_0_0 lut_$abc$128901$new_new_n2358___input_0_2
1 1
.names lut_$abc$128901$new_new_n2355___output_0_0 lut_$abc$128901$new_new_n2364___input_0_4
1 1
.names lut_$abc$128901$new_new_n2355___output_0_0 lut_$abc$128901$new_new_n2363___input_0_4
1 1
.names lut_$abc$128901$new_new_n2355___output_0_0 lut_$abc$128901$new_new_n2356___input_0_3
1 1
.names lut_$abc$128901$new_new_n2356___output_0_0 lut_$abc$128901$abc$39355$li0063_li0063_input_0_3
1 1
.names lut_$abc$128901$new_new_n2357___output_0_0 lut_$abc$128901$new_new_n2362___input_0_3
1 1
.names lut_$abc$128901$new_new_n2357___output_0_0 lut_$abc$128901$new_new_n2371___input_0_3
1 1
.names lut_$abc$128901$new_new_n2357___output_0_0 lut_$abc$128901$abc$39355$li0063_li0063_input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[76]_output_0_0 lut_$abc$128901$new_new_n2361___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[76]_output_0_0 lut_$abc$128901$new_new_n2360___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[76]_output_0_0 lut_$abc$128901$new_new_n2373___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[76]_output_0_0 lut_$abc$128901$new_new_n2358___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d1[61]_output_0_0 lut_$abc$128901$new_new_n2361___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[61]_output_0_0 lut_$abc$128901$new_new_n2360___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[61]_output_0_0 lut_$abc$128901$new_new_n2373___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[61]_output_0_0 lut_$abc$128901$new_new_n2358___input_0_3
1 1
.names lut_$abc$128901$new_new_n2358___output_0_0 lut_$abc$128901$new_new_n2362___input_0_2
1 1
.names lut_$abc$128901$new_new_n2358___output_0_0 lut_$abc$128901$new_new_n2371___input_0_2
1 1
.names lut_$abc$128901$new_new_n2358___output_0_0 lut_$abc$128901$abc$39355$li0063_li0063_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0063_li0063_output_0_0 dffre_u_dct1d.dcto_2[9]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2360___output_0_0 lut_$abc$128901$new_new_n2362___input_0_4
1 1
.names lut_$abc$128901$new_new_n2360___output_0_0 lut_$abc$128901$new_new_n2371___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[77]_output_0_0 lut_$abc$128901$new_new_n2361___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[77]_output_0_0 lut_$abc$128901$new_new_n2373___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[62]_output_0_0 lut_$abc$128901$new_new_n2361___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[62]_output_0_0 lut_$abc$128901$new_new_n2373___input_0_1
1 1
.names lut_$abc$128901$new_new_n2361___output_0_0 lut_$abc$128901$new_new_n2362___input_0_0
1 1
.names lut_$abc$128901$new_new_n2361___output_0_0 lut_$abc$128901$new_new_n2371___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n2362___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n2371___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n2375___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n2368___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n2370___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[10]_output_0_0 lut_$abc$128901$new_new_n2366___input_0_2
1 1
.names lut_$abc$128901$new_new_n2362___output_0_0 lut_$abc$128901$abc$39355$li0064_li0064_input_0_0
1 1
.names lut_$abc$128901$new_new_n2363___output_0_0 lut_$abc$128901$new_new_n2365___input_0_4
1 1
.names lut_$abc$128901$new_new_n2364___output_0_0 lut_$abc$128901$new_new_n2365___input_0_3
1 1
.names lut_$abc$128901$new_new_n2365___output_0_0 lut_$abc$128901$new_new_n2369___input_0_2
1 1
.names lut_$abc$128901$new_new_n2365___output_0_0 lut_$abc$128901$new_new_n2382___input_0_2
1 1
.names lut_$abc$128901$new_new_n2365___output_0_0 lut_$abc$128901$new_new_n2408___input_0_3
1 1
.names lut_$abc$128901$new_new_n2365___output_0_0 lut_$abc$128901$new_new_n2399___input_0_5
1 1
.names lut_$abc$128901$new_new_n2365___output_0_0 lut_$abc$128901$abc$39355$li0064_li0064_input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[77]_output_0_0 lut_$abc$128901$new_new_n2375___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[77]_output_0_0 lut_$abc$128901$new_new_n2368___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[77]_output_0_0 lut_$abc$128901$new_new_n2370___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[77]_output_0_0 lut_$abc$128901$new_new_n2366___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[62]_output_0_0 lut_$abc$128901$new_new_n2375___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[62]_output_0_0 lut_$abc$128901$new_new_n2368___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[62]_output_0_0 lut_$abc$128901$new_new_n2370___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[62]_output_0_0 lut_$abc$128901$new_new_n2366___input_0_1
1 1
.names lut_$abc$128901$new_new_n2366___output_0_0 lut_$abc$128901$new_new_n2369___input_0_1
1 1
.names lut_$abc$128901$new_new_n2366___output_0_0 lut_$abc$128901$abc$39355$li0064_li0064_input_0_4
1 1
.names lut_$abc$128901$new_new_n2366___output_0_0 lut_$abc$128901$new_new_n2380___input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0064_li0064_output_0_0 dffre_u_dct1d.dcto_2[10]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2368___output_0_0 lut_$abc$128901$new_new_n2369___input_0_0
1 1
.names lut_$abc$128901$new_new_n2368___output_0_0 lut_$abc$128901$new_new_n2381___input_0_1
1 1
.names lut_$abc$128901$new_new_n2369___output_0_0 lut_$abc$128901$new_new_n2377___input_0_1
1 1
.names lut_$abc$128901$new_new_n2369___output_0_0 lut_$abc$128901$abc$39355$li0065_li0065_input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[78]_output_0_0 lut_$abc$128901$new_new_n2377___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[78]_output_0_0 lut_$abc$128901$new_new_n2381___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[78]_output_0_0 lut_$abc$128901$new_new_n2380___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[78]_output_0_0 lut_$abc$128901$new_new_n2370___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[63]_output_0_0 lut_$abc$128901$new_new_n2377___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[63]_output_0_0 lut_$abc$128901$new_new_n2381___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[63]_output_0_0 lut_$abc$128901$new_new_n2380___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[63]_output_0_0 lut_$abc$128901$new_new_n2370___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n2377___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n2381___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n2372___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n2380___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n2370___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n2378___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[11]_output_0_0 lut_$abc$128901$new_new_n2385___input_0_5
1 1
.names lut_$abc$128901$new_new_n2370___output_0_0 lut_$abc$128901$abc$39355$li0065_li0065_input_0_2
1 1
.names lut_$abc$128901$new_new_n2370___output_0_0 lut_$abc$128901$new_new_n2380___input_0_1
1 1
.names lut_$abc$128901$new_new_n2371___output_0_0 lut_$abc$128901$abc$39355$li0066_li0066_input_0_3
1 1
.names lut_$abc$128901$new_new_n2371___output_0_0 lut_$abc$128901$new_new_n2402___input_0_3
1 1
.names lut_$abc$128901$new_new_n2371___output_0_0 lut_$abc$128901$new_new_n2384___input_0_4
1 1
.names lut_$abc$128901$new_new_n2371___output_0_0 lut_$abc$128901$abc$39355$li0065_li0065_input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[78]_output_0_0 lut_$abc$128901$new_new_n2372___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[78]_output_0_0 lut_$abc$128901$new_new_n2378___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d1[78]_output_0_0 lut_$abc$128901$new_new_n2385___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[63]_output_0_0 lut_$abc$128901$new_new_n2372___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[63]_output_0_0 lut_$abc$128901$new_new_n2378___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[63]_output_0_0 lut_$abc$128901$new_new_n2385___input_0_3
1 1
.names lut_$abc$128901$new_new_n2372___output_0_0 lut_$abc$128901$abc$39355$li0066_li0066_input_0_2
1 1
.names lut_$abc$128901$new_new_n2372___output_0_0 lut_$abc$128901$new_new_n2402___input_0_4
1 1
.names lut_$abc$128901$new_new_n2372___output_0_0 lut_$abc$128901$new_new_n2384___input_0_1
1 1
.names lut_$abc$128901$new_new_n2372___output_0_0 lut_$abc$128901$new_new_n2373___input_0_4
1 1
.names lut_$abc$128901$new_new_n2373___output_0_0 lut_$abc$128901$abc$39355$li0066_li0066_input_0_0
1 1
.names lut_$abc$128901$new_new_n2373___output_0_0 lut_$abc$128901$new_new_n2402___input_0_5
1 1
.names lut_$abc$128901$new_new_n2373___output_0_0 lut_$abc$128901$new_new_n2384___input_0_3
1 1
.names lut_$abc$128901$new_new_n2373___output_0_0 lut_$abc$128901$abc$39355$li0065_li0065_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0065_li0065_output_0_0 dffre_u_dct1d.dcto_2[11]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2375___output_0_0 lut_$abc$128901$new_new_n2377___input_0_2
1 1
.names lut_$abc$128901$new_new_n2375___output_0_0 lut_$abc$128901$new_new_n2381___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[79]_output_0_0 lut_$abc$128901$new_new_n2376___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[79]_output_0_0 lut_$abc$128901$new_new_n2388___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[79]_output_0_0 lut_$abc$128901$new_new_n2383___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[64]_output_0_0 lut_$abc$128901$new_new_n2376___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[64]_output_0_0 lut_$abc$128901$new_new_n2388___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[64]_output_0_0 lut_$abc$128901$new_new_n2383___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n2376___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n2388___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n2378___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n2385___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n2392___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n2383___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[12]_output_0_0 lut_$abc$128901$new_new_n2386___input_0_1
1 1
.names lut_$abc$128901$new_new_n2376___output_0_0 lut_$abc$128901$new_new_n2377___input_0_5
1 1
.names lut_$abc$128901$new_new_n2376___output_0_0 lut_$abc$128901$new_new_n2381___input_0_4
1 1
.names lut_$abc$128901$new_new_n2376___output_0_0 lut_$abc$128901$new_new_n2380___input_0_4
1 1
.names lut_$abc$128901$new_new_n2377___output_0_0 lut_$abc$128901$abc$39355$li0066_li0066_input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[79]_output_0_0 lut_$abc$128901$new_new_n2378___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[79]_output_0_0 lut_$abc$128901$new_new_n2385___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[79]_output_0_0 lut_$abc$128901$new_new_n2392___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[79]_output_0_0 lut_$abc$128901$new_new_n2386___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[64]_output_0_0 lut_$abc$128901$new_new_n2378___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[64]_output_0_0 lut_$abc$128901$new_new_n2385___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[64]_output_0_0 lut_$abc$128901$new_new_n2392___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[64]_output_0_0 lut_$abc$128901$new_new_n2386___input_0_4
1 1
.names lut_$abc$128901$new_new_n2378___output_0_0 lut_$abc$128901$abc$39355$li0066_li0066_input_0_5
1 1
.names lut_$abc$128901$new_new_n2378___output_0_0 lut_$abc$128901$new_new_n2402___input_0_2
1 1
.names lut_$abc$128901$new_new_n2378___output_0_0 lut_$abc$128901$new_new_n2384___input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0066_li0066_output_0_0 dffre_u_dct1d.dcto_2[12]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2380___output_0_0 lut_$abc$128901$new_new_n2382___input_0_4
1 1
.names lut_$abc$128901$new_new_n2380___output_0_0 lut_$abc$128901$new_new_n2408___input_0_4
1 1
.names lut_$abc$128901$new_new_n2380___output_0_0 lut_$abc$128901$new_new_n2399___input_0_4
1 1
.names lut_$abc$128901$new_new_n2381___output_0_0 lut_$abc$128901$new_new_n2382___input_0_0
1 1
.names lut_$abc$128901$new_new_n2381___output_0_0 lut_$abc$128901$new_new_n2396___input_0_4
1 1
.names lut_$abc$128901$new_new_n2382___output_0_0 lut_$abc$128901$new_new_n2390___input_0_3
1 1
.names lut_$abc$128901$new_new_n2382___output_0_0 lut_$abc$128901$abc$39355$li0067_li0067_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2390___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2396___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2395___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2383___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2390___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2396___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2395___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2383___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2390___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2393___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2396___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2400___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2401___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2395___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2383___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[13]_output_0_0 lut_$abc$128901$new_new_n2386___input_0_5
1 1
.names lut_$abc$128901$new_new_n2383___output_0_0 lut_$abc$128901$abc$39355$li0067_li0067_input_0_2
1 1
.names lut_$abc$128901$new_new_n2384___output_0_0 lut_$abc$128901$new_new_n2393___input_0_2
1 1
.names lut_$abc$128901$new_new_n2384___output_0_0 lut_$abc$128901$abc$39355$li0067_li0067_input_0_4
1 1
.names lut_$abc$128901$new_new_n2385___output_0_0 lut_$abc$128901$new_new_n2393___input_0_3
1 1
.names lut_$abc$128901$new_new_n2385___output_0_0 lut_$abc$128901$abc$39355$li0067_li0067_input_0_1
1 1
.names lut_$abc$128901$new_new_n2385___output_0_0 lut_$abc$128901$new_new_n2400___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2393___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2400___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2401___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[80]_output_0_0 lut_$abc$128901$new_new_n2386___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2393___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2400___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2401___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[65]_output_0_0 lut_$abc$128901$new_new_n2386___input_0_2
1 1
.names lut_$abc$128901$new_new_n2386___output_0_0 lut_$abc$128901$abc$39355$li0067_li0067_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0067_li0067_output_0_0 dffre_u_dct1d.dcto_2[13]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2388___output_0_0 lut_$abc$128901$new_new_n2390___input_0_1
1 1
.names lut_$abc$128901$new_new_n2388___output_0_0 lut_$abc$128901$new_new_n2396___input_0_1
1 1
.names lut_$abc$128901$new_new_n2388___output_0_0 lut_$abc$128901$new_new_n2395___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[81]_output_0_0 lut_$abc$128901$new_new_n2398___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[81]_output_0_0 lut_$abc$128901$new_new_n2389___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[66]_output_0_0 lut_$abc$128901$new_new_n2398___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[66]_output_0_0 lut_$abc$128901$new_new_n2389___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n2391___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n2398___input_0_3
1 1
.names dffre_u_dct1d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n2389___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n2403___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[14]_output_0_0 lut_$abc$128901$new_new_n2405___input_0_3
1 1
.names lut_$abc$128901$new_new_n2389___output_0_0 lut_$abc$128901$new_new_n2390___input_0_2
1 1
.names lut_$abc$128901$new_new_n2389___output_0_0 lut_$abc$128901$new_new_n2396___input_0_0
1 1
.names lut_$abc$128901$new_new_n2389___output_0_0 lut_$abc$128901$new_new_n2395___input_0_1
1 1
.names lut_$abc$128901$new_new_n2390___output_0_0 lut_$abc$128901$abc$39355$li0068_li0068_input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[81]_output_0_0 lut_$abc$128901$new_new_n2391___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[81]_output_0_0 lut_$abc$128901$new_new_n2403___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[81]_output_0_0 lut_$abc$128901$new_new_n2405___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[66]_output_0_0 lut_$abc$128901$new_new_n2391___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[66]_output_0_0 lut_$abc$128901$new_new_n2403___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[66]_output_0_0 lut_$abc$128901$new_new_n2405___input_0_1
1 1
.names lut_$abc$128901$new_new_n2391___output_0_0 lut_$abc$128901$abc$39355$li0068_li0068_input_0_4
1 1
.names lut_$abc$128901$new_new_n2391___output_0_0 lut_$abc$128901$new_new_n2400___input_0_0
1 1
.names lut_$abc$128901$new_new_n2391___output_0_0 lut_$abc$128901$new_new_n2401___input_0_0
1 1
.names lut_$abc$128901$new_new_n2392___output_0_0 lut_$abc$128901$new_new_n2393___input_0_1
1 1
.names lut_$abc$128901$new_new_n2392___output_0_0 lut_$abc$128901$new_new_n2400___input_0_4
1 1
.names lut_$abc$128901$new_new_n2392___output_0_0 lut_$abc$128901$new_new_n2401___input_0_1
1 1
.names lut_$abc$128901$new_new_n2393___output_0_0 lut_$abc$128901$abc$39355$li0068_li0068_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0068_li0068_output_0_0 dffre_u_dct1d.dcto_2[14]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2395___output_0_0 lut_$abc$128901$new_new_n2408___input_0_0
1 1
.names lut_$abc$128901$new_new_n2395___output_0_0 lut_$abc$128901$new_new_n2399___input_0_0
1 1
.names lut_$abc$128901$new_new_n2396___output_0_0 lut_$abc$128901$new_new_n2408___input_0_1
1 1
.names lut_$abc$128901$new_new_n2396___output_0_0 lut_$abc$128901$new_new_n2399___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[82]_output_0_0 lut_$abc$128901$new_new_n2409___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[82]_output_0_0 lut_$abc$128901$new_new_n2397___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[67]_output_0_0 lut_$abc$128901$new_new_n2409___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[67]_output_0_0 lut_$abc$128901$new_new_n2397___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n2412___input_0_4
1 1
.names dffre_u_dct1d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n2407___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n2409___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n2397___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[15]_output_0_0 lut_$abc$128901$new_new_n2403___input_0_2
1 1
.names lut_$abc$128901$new_new_n2397___output_0_0 lut_$abc$128901$new_new_n2408___input_0_5
1 1
.names lut_$abc$128901$new_new_n2397___output_0_0 lut_$abc$128901$new_new_n2399___input_0_1
1 1
.names lut_$abc$128901$new_new_n2398___output_0_0 lut_$abc$128901$new_new_n2408___input_0_2
1 1
.names lut_$abc$128901$new_new_n2398___output_0_0 lut_$abc$128901$new_new_n2399___input_0_2
1 1
.names lut_$abc$128901$new_new_n2399___output_0_0 lut_$abc$128901$abc$39355$li0069_li0069_input_0_1
1 1
.names lut_$abc$128901$new_new_n2400___output_0_0 lut_$abc$128901$new_new_n2402___input_0_0
1 1
.names lut_$abc$128901$new_new_n2401___output_0_0 lut_$abc$128901$new_new_n2402___input_0_1
1 1
.names lut_$abc$128901$new_new_n2402___output_0_0 lut_$abc$128901$new_new_n2412___input_0_5
1 1
.names lut_$abc$128901$new_new_n2402___output_0_0 lut_$abc$128901$new_new_n2407___input_0_5
1 1
.names lut_$abc$128901$new_new_n2402___output_0_0 lut_$abc$128901$abc$39355$li0069_li0069_input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[82]_output_0_0 lut_$abc$128901$new_new_n2412___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[82]_output_0_0 lut_$abc$128901$new_new_n2407___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[82]_output_0_0 lut_$abc$128901$new_new_n2403___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d1[67]_output_0_0 lut_$abc$128901$new_new_n2412___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[67]_output_0_0 lut_$abc$128901$new_new_n2407___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[67]_output_0_0 lut_$abc$128901$new_new_n2403___input_0_3
1 1
.names lut_$abc$128901$new_new_n2403___output_0_0 lut_$abc$128901$abc$39355$li0069_li0069_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0069_li0069_output_0_0 dffre_u_dct1d.dcto_2[15]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2405___output_0_0 lut_$abc$128901$new_new_n2412___input_0_2
1 1
.names lut_$abc$128901$new_new_n2405___output_0_0 lut_$abc$128901$new_new_n2407___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d1[83]_output_0_0 lut_$abc$128901$new_new_n2406___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d1[83]_output_0_0 lut_$abc$128901$new_new_n2413___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[68]_output_0_0 lut_$abc$128901$new_new_n2406___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[68]_output_0_0 lut_$abc$128901$new_new_n2413___input_0_0
1 1
.names dffre_u_dct1d.dcto_1[21]_output_0_0 lut_$abc$128901$new_new_n2411___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[21]_output_0_0 lut_$abc$128901$new_new_n2415___input_0_1
1 1
.names dffre_u_dct1d.dcto_1[21]_output_0_0 lut_$abc$128901$new_new_n2409___input_0_5
1 1
.names dffre_u_dct1d.dcto_1[21]_output_0_0 lut_$abc$128901$new_new_n2406___input_0_2
1 1
.names dffre_u_dct1d.dcto_1[21]_output_0_0 lut_$abc$128901$new_new_n2413___input_0_2
1 1
.names lut_$abc$128901$new_new_n2406___output_0_0 lut_$abc$128901$new_new_n2412___input_0_3
1 1
.names lut_$abc$128901$new_new_n2406___output_0_0 lut_$abc$128901$new_new_n2407___input_0_1
1 1
.names lut_$abc$128901$new_new_n2407___output_0_0 lut_$abc$128901$abc$39355$li0070_li0070_input_0_4
1 1
.names lut_$abc$128901$new_new_n2408___output_0_0 lut_$abc$128901$new_new_n2411___input_0_2
1 1
.names lut_$abc$128901$new_new_n2408___output_0_0 lut_$abc$128901$new_new_n2415___input_0_2
1 1
.names lut_$abc$128901$new_new_n2408___output_0_0 lut_$abc$128901$abc$39355$li0070_li0070_input_0_2
1 1
.names dffre_u_dct1d.romodatao_d1[83]_output_0_0 lut_$abc$128901$new_new_n2411___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d1[83]_output_0_0 lut_$abc$128901$new_new_n2415___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[83]_output_0_0 lut_$abc$128901$new_new_n2409___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[68]_output_0_0 lut_$abc$128901$new_new_n2411___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d1[68]_output_0_0 lut_$abc$128901$new_new_n2415___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[68]_output_0_0 lut_$abc$128901$new_new_n2409___input_0_4
1 1
.names lut_$abc$128901$new_new_n2409___output_0_0 lut_$abc$128901$new_new_n2411___input_0_0
1 1
.names lut_$abc$128901$new_new_n2409___output_0_0 lut_$abc$128901$new_new_n2415___input_0_4
1 1
.names lut_$abc$128901$new_new_n2409___output_0_0 lut_$abc$128901$abc$39355$li0070_li0070_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0070_li0070_output_0_0 dffre_u_dct1d.dcto_2[16]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[69]_output_0_0 lut_$abc$128901$new_new_n2411___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d1[69]_output_0_0 lut_$abc$128901$new_new_n2415___input_0_5
1 1
.names lut_$abc$128901$new_new_n2411___output_0_0 lut_$abc$128901$abc$39355$li0071_li0071_input_0_1
1 1
.names lut_$abc$128901$new_new_n2412___output_0_0 lut_$abc$128901$abc$39355$li0071_li0071_input_0_3
1 1
.names lut_$abc$128901$new_new_n2412___output_0_0 lut_$abc$128901$abc$39355$li0072_li0072_input_0_3
1 1
.names lut_$abc$128901$new_new_n2413___output_0_0 lut_$abc$128901$abc$39355$li0071_li0071_input_0_0
1 1
.names lut_$abc$128901$new_new_n2413___output_0_0 lut_$abc$128901$abc$39355$li0072_li0072_input_0_1
1 1
.names dffre_u_dct1d.romedatao_d1[69]_output_0_0 lut_$abc$128901$abc$39355$li0071_li0071_input_0_2
1 1
.names dffre_u_dct1d.romedatao_d1[69]_output_0_0 lut_$abc$128901$abc$39355$li0072_li0072_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0071_li0071_output_0_0 dffre_u_dct1d.dcto_2[17]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2415___output_0_0 lut_$abc$128901$abc$39355$li0072_li0072_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0072_li0072_output_0_0 dffre_u_dct1d.dcto_2[21]_input_0_0
1 1
.names dffre_u_dct1d.dcto_2[5]_output_0_0 lut_$abc$128901$new_new_n2420___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[5]_output_0_0 lut_$abc$128901$new_new_n2419___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[42]_output_0_0 lut_$abc$128901$new_new_n2420___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[42]_output_0_0 lut_$abc$128901$new_new_n2419___input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0091_li0091_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0092_li0092_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0086_li0086_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0087_li0087_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0084_li0084_input_0_2
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0090_li0090_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 dffre_u_dct1d.even_not_odd_d3_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0088_li0088_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0085_li0085_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0089_li0089_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0083_li0083_input_0_4
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0082_li0082_input_0_0
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0079_li0079_input_0_5
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0081_li0081_input_0_3
1 1
.names dffre_u_dct1d.even_not_odd_d2_output_0_0 lut_$abc$128901$abc$39355$li0080_li0080_input_0_1
1 1
.names dffre_u_dct1d.dcto_2[6]_output_0_0 lut_$abc$128901$new_new_n2420___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[6]_output_0_0 lut_$abc$128901$new_new_n2419___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[43]_output_0_0 lut_$abc$128901$new_new_n2420___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[43]_output_0_0 lut_$abc$128901$new_new_n2419___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[28]_output_0_0 lut_$abc$128901$new_new_n2420___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[28]_output_0_0 lut_$abc$128901$new_new_n2419___input_0_0
1 1
.names lut_$abc$128901$new_new_n2419___output_0_0 lut_$abc$128901$new_new_n2429___input_0_2
1 1
.names lut_$abc$128901$new_new_n2419___output_0_0 lut_$abc$128901$new_new_n2472___input_0_1
1 1
.names lut_$abc$128901$new_new_n2419___output_0_0 lut_$abc$128901$abc$39355$li0079_li0079_input_0_0
1 1
.names lut_$abc$128901$new_new_n2419___output_0_0 lut_$abc$128901$new_new_n2425___input_0_4
1 1
.names lut_$abc$128901$new_new_n2420___output_0_0 lut_$abc$128901$new_new_n2429___input_0_3
1 1
.names lut_$abc$128901$new_new_n2420___output_0_0 lut_$abc$128901$new_new_n2472___input_0_3
1 1
.names lut_$abc$128901$new_new_n2420___output_0_0 lut_$abc$128901$abc$39355$li0079_li0079_input_0_2
1 1
.names lut_$abc$128901$new_new_n2420___output_0_0 lut_$abc$128901$new_new_n2425___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[44]_output_0_0 lut_$abc$128901$new_new_n2428___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[44]_output_0_0 lut_$abc$128901$new_new_n2427___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[44]_output_0_0 lut_$abc$128901$new_new_n2425___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[44]_output_0_0 lut_$abc$128901$new_new_n2421___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[29]_output_0_0 lut_$abc$128901$new_new_n2428___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[29]_output_0_0 lut_$abc$128901$new_new_n2427___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[29]_output_0_0 lut_$abc$128901$new_new_n2425___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[29]_output_0_0 lut_$abc$128901$new_new_n2421___input_0_3
1 1
.names lut_$abc$128901$new_new_n2421___output_0_0 lut_$abc$128901$abc$39355$li0079_li0079_input_0_4
1 1
.names dffre_u_dct1d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n2428___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n2431___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n2432___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n2427___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[7]_output_0_0 lut_$abc$128901$abc$39355$li0079_li0079_input_0_1
1 1
.names dffre_u_dct1d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n2425___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[7]_output_0_0 lut_$abc$128901$new_new_n2423___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[44]_output_0_0 lut_$abc$128901$new_new_n2431___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[44]_output_0_0 lut_$abc$128901$new_new_n2432___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[44]_output_0_0 lut_$abc$128901$abc$39355$li0079_li0079_input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[44]_output_0_0 lut_$abc$128901$new_new_n2423___input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0079_li0079_output_0_0 dffre_u_dct1d.dcto_3[7]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[45]_output_0_0 lut_$abc$128901$new_new_n2431___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[45]_output_0_0 lut_$abc$128901$new_new_n2432___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[45]_output_0_0 lut_$abc$128901$new_new_n2423___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[30]_output_0_0 lut_$abc$128901$new_new_n2431___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[30]_output_0_0 lut_$abc$128901$new_new_n2432___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[30]_output_0_0 lut_$abc$128901$new_new_n2423___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n2424___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n2437___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n2430___input_0_5
1 1
.names dffre_u_dct1d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n2431___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n2432___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n2427___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[8]_output_0_0 lut_$abc$128901$new_new_n2423___input_0_4
1 1
.names lut_$abc$128901$new_new_n2423___output_0_0 lut_$abc$128901$abc$39355$li0080_li0080_input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[45]_output_0_0 lut_$abc$128901$new_new_n2424___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[45]_output_0_0 lut_$abc$128901$new_new_n2437___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[45]_output_0_0 lut_$abc$128901$new_new_n2430___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[45]_output_0_0 lut_$abc$128901$new_new_n2427___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[30]_output_0_0 lut_$abc$128901$new_new_n2424___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[30]_output_0_0 lut_$abc$128901$new_new_n2437___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[30]_output_0_0 lut_$abc$128901$new_new_n2430___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[30]_output_0_0 lut_$abc$128901$new_new_n2427___input_0_3
1 1
.names lut_$abc$128901$new_new_n2424___output_0_0 lut_$abc$128901$new_new_n2429___input_0_4
1 1
.names lut_$abc$128901$new_new_n2424___output_0_0 lut_$abc$128901$new_new_n2472___input_0_4
1 1
.names lut_$abc$128901$new_new_n2424___output_0_0 lut_$abc$128901$new_new_n2425___input_0_5
1 1
.names lut_$abc$128901$new_new_n2425___output_0_0 lut_$abc$128901$abc$39355$li0080_li0080_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0080_li0080_output_0_0 dffre_u_dct1d.dcto_3[8]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2427___output_0_0 lut_$abc$128901$new_new_n2429___input_0_1
1 1
.names lut_$abc$128901$new_new_n2427___output_0_0 lut_$abc$128901$new_new_n2472___input_0_0
1 1
.names lut_$abc$128901$new_new_n2428___output_0_0 lut_$abc$128901$new_new_n2429___input_0_0
1 1
.names lut_$abc$128901$new_new_n2428___output_0_0 lut_$abc$128901$new_new_n2472___input_0_5
1 1
.names lut_$abc$128901$new_new_n2429___output_0_0 lut_$abc$128901$new_new_n2441___input_0_1
1 1
.names lut_$abc$128901$new_new_n2429___output_0_0 lut_$abc$128901$abc$39355$li0081_li0081_input_0_1
1 1
.names lut_$abc$128901$new_new_n2429___output_0_0 lut_$abc$128901$new_new_n2439___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2473___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2441___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2430___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2476___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2439___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2473___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2441___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2430___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2476___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2439___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2473___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2441___input_0_5
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2430___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2444___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2443___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2476___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2439___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2433___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[9]_output_0_0 lut_$abc$128901$new_new_n2436___input_0_0
1 1
.names lut_$abc$128901$new_new_n2430___output_0_0 lut_$abc$128901$new_new_n2472___input_0_2
1 1
.names lut_$abc$128901$new_new_n2430___output_0_0 lut_$abc$128901$abc$39355$li0081_li0081_input_0_4
1 1
.names lut_$abc$128901$new_new_n2431___output_0_0 lut_$abc$128901$new_new_n2449___input_0_3
1 1
.names lut_$abc$128901$new_new_n2431___output_0_0 lut_$abc$128901$abc$39355$li0081_li0081_input_0_2
1 1
.names lut_$abc$128901$new_new_n2431___output_0_0 lut_$abc$128901$new_new_n2436___input_0_5
1 1
.names lut_$abc$128901$new_new_n2431___output_0_0 lut_$abc$128901$new_new_n2445___input_0_1
1 1
.names lut_$abc$128901$new_new_n2432___output_0_0 lut_$abc$128901$new_new_n2449___input_0_4
1 1
.names lut_$abc$128901$new_new_n2432___output_0_0 lut_$abc$128901$abc$39355$li0081_li0081_input_0_5
1 1
.names lut_$abc$128901$new_new_n2432___output_0_0 lut_$abc$128901$new_new_n2436___input_0_2
1 1
.names lut_$abc$128901$new_new_n2432___output_0_0 lut_$abc$128901$new_new_n2445___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2444___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2443___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2433___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[46]_output_0_0 lut_$abc$128901$new_new_n2436___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2444___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2443___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2433___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[31]_output_0_0 lut_$abc$128901$new_new_n2436___input_0_3
1 1
.names lut_$abc$128901$new_new_n2433___output_0_0 lut_$abc$128901$abc$39355$li0081_li0081_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0081_li0081_output_0_0 dffre_u_dct1d.dcto_3[9]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2446___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2443___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2435___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2448___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2446___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2443___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2435___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2448___input_0_5
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2446___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2438___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2452___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2442___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2443___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2435___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2476___input_0_5
1 1
.names dffre_u_dct1d.dcto_2[10]_output_0_0 lut_$abc$128901$new_new_n2448___input_0_1
1 1
.names lut_$abc$128901$new_new_n2435___output_0_0 lut_$abc$128901$new_new_n2449___input_0_5
1 1
.names lut_$abc$128901$new_new_n2435___output_0_0 lut_$abc$128901$new_new_n2436___input_0_4
1 1
.names lut_$abc$128901$new_new_n2435___output_0_0 lut_$abc$128901$new_new_n2445___input_0_2
1 1
.names lut_$abc$128901$new_new_n2436___output_0_0 lut_$abc$128901$abc$39355$li0082_li0082_input_0_1
1 1
.names lut_$abc$128901$new_new_n2437___output_0_0 lut_$abc$128901$new_new_n2473___input_0_1
1 1
.names lut_$abc$128901$new_new_n2437___output_0_0 lut_$abc$128901$new_new_n2441___input_0_3
1 1
.names lut_$abc$128901$new_new_n2437___output_0_0 lut_$abc$128901$new_new_n2439___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2438___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2452___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2442___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[47]_output_0_0 lut_$abc$128901$new_new_n2476___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2438___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2452___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2442___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[32]_output_0_0 lut_$abc$128901$new_new_n2476___input_0_4
1 1
.names lut_$abc$128901$new_new_n2438___output_0_0 lut_$abc$128901$new_new_n2473___input_0_3
1 1
.names lut_$abc$128901$new_new_n2438___output_0_0 lut_$abc$128901$new_new_n2441___input_0_2
1 1
.names lut_$abc$128901$new_new_n2438___output_0_0 lut_$abc$128901$new_new_n2439___input_0_3
1 1
.names lut_$abc$128901$new_new_n2439___output_0_0 lut_$abc$128901$abc$39355$li0082_li0082_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0082_li0082_output_0_0 dffre_u_dct1d.dcto_3[10]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2441___output_0_0 lut_$abc$128901$abc$39355$li0084_li0084_input_0_0
1 1
.names lut_$abc$128901$new_new_n2441___output_0_0 lut_$abc$128901$new_new_n2457___input_0_2
1 1
.names lut_$abc$128901$new_new_n2441___output_0_0 lut_$abc$128901$abc$39355$li0083_li0083_input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[48]_output_0_0 lut_$abc$128901$new_new_n2453___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[48]_output_0_0 lut_$abc$128901$new_new_n2442___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[48]_output_0_0 lut_$abc$128901$new_new_n2457___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[33]_output_0_0 lut_$abc$128901$new_new_n2453___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[33]_output_0_0 lut_$abc$128901$new_new_n2442___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[33]_output_0_0 lut_$abc$128901$new_new_n2457___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n2453___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n2446___input_0_5
1 1
.names dffre_u_dct1d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n2450___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n2442___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n2457___input_0_5
1 1
.names dffre_u_dct1d.dcto_2[11]_output_0_0 lut_$abc$128901$new_new_n2448___input_0_4
1 1
.names lut_$abc$128901$new_new_n2442___output_0_0 lut_$abc$128901$new_new_n2477___input_0_4
1 1
.names lut_$abc$128901$new_new_n2442___output_0_0 lut_$abc$128901$abc$39355$li0084_li0084_input_0_5
1 1
.names lut_$abc$128901$new_new_n2442___output_0_0 lut_$abc$128901$new_new_n2473___input_0_5
1 1
.names lut_$abc$128901$new_new_n2442___output_0_0 lut_$abc$128901$abc$39355$li0083_li0083_input_0_1
1 1
.names lut_$abc$128901$new_new_n2443___output_0_0 lut_$abc$128901$new_new_n2449___input_0_2
1 1
.names lut_$abc$128901$new_new_n2443___output_0_0 lut_$abc$128901$new_new_n2445___input_0_3
1 1
.names lut_$abc$128901$new_new_n2444___output_0_0 lut_$abc$128901$new_new_n2449___input_0_0
1 1
.names lut_$abc$128901$new_new_n2444___output_0_0 lut_$abc$128901$new_new_n2445___input_0_4
1 1
.names lut_$abc$128901$new_new_n2445___output_0_0 lut_$abc$128901$abc$39355$li0083_li0083_input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[48]_output_0_0 lut_$abc$128901$new_new_n2446___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[48]_output_0_0 lut_$abc$128901$new_new_n2450___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[48]_output_0_0 lut_$abc$128901$new_new_n2448___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[33]_output_0_0 lut_$abc$128901$new_new_n2446___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[33]_output_0_0 lut_$abc$128901$new_new_n2450___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[33]_output_0_0 lut_$abc$128901$new_new_n2448___input_0_3
1 1
.names lut_$abc$128901$new_new_n2446___output_0_0 lut_$abc$128901$new_new_n2449___input_0_1
1 1
.names lut_$abc$128901$new_new_n2446___output_0_0 lut_$abc$128901$abc$39355$li0083_li0083_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0083_li0083_output_0_0 dffre_u_dct1d.dcto_3[11]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2448___output_0_0 lut_$abc$128901$new_new_n2484___input_0_1
1 1
.names lut_$abc$128901$new_new_n2448___output_0_0 lut_$abc$128901$new_new_n2464___input_0_4
1 1
.names lut_$abc$128901$new_new_n2448___output_0_0 lut_$abc$128901$new_new_n2451___input_0_2
1 1
.names lut_$abc$128901$new_new_n2449___output_0_0 lut_$abc$128901$new_new_n2484___input_0_3
1 1
.names lut_$abc$128901$new_new_n2449___output_0_0 lut_$abc$128901$new_new_n2464___input_0_0
1 1
.names lut_$abc$128901$new_new_n2449___output_0_0 lut_$abc$128901$new_new_n2451___input_0_5
1 1
.names lut_$abc$128901$new_new_n2450___output_0_0 lut_$abc$128901$new_new_n2462___input_0_3
1 1
.names lut_$abc$128901$new_new_n2450___output_0_0 lut_$abc$128901$new_new_n2463___input_0_3
1 1
.names lut_$abc$128901$new_new_n2450___output_0_0 lut_$abc$128901$new_new_n2456___input_0_5
1 1
.names lut_$abc$128901$new_new_n2450___output_0_0 lut_$abc$128901$new_new_n2451___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2462___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2463___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2456___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2451___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2462___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2463___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2456___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2451___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2461___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2458___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2453___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2462___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2463___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2471___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2456___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[12]_output_0_0 lut_$abc$128901$new_new_n2451___input_0_0
1 1
.names lut_$abc$128901$new_new_n2451___output_0_0 lut_$abc$128901$abc$39355$li0084_li0084_input_0_3
1 1
.names lut_$abc$128901$new_new_n2451___output_0_0 lut_$abc$128901$new_new_n2456___input_0_2
1 1
.names lut_$abc$128901$new_new_n2452___output_0_0 lut_$abc$128901$new_new_n2477___input_0_1
1 1
.names lut_$abc$128901$new_new_n2452___output_0_0 lut_$abc$128901$abc$39355$li0084_li0084_input_0_4
1 1
.names lut_$abc$128901$new_new_n2452___output_0_0 lut_$abc$128901$new_new_n2457___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2461___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2458___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2453___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[49]_output_0_0 lut_$abc$128901$new_new_n2471___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2461___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2458___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2453___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[34]_output_0_0 lut_$abc$128901$new_new_n2471___input_0_5
1 1
.names lut_$abc$128901$new_new_n2453___output_0_0 lut_$abc$128901$new_new_n2477___input_0_5
1 1
.names lut_$abc$128901$new_new_n2453___output_0_0 lut_$abc$128901$abc$39355$li0084_li0084_input_0_1
1 1
.names lut_$abc$128901$new_new_n2453___output_0_0 lut_$abc$128901$new_new_n2457___input_0_3
1 1
.names lut_$abc$128901$new_new_n2453___output_0_0 lut_$abc$128901$new_new_n2471___input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0084_li0084_output_0_0 dffre_u_dct1d.dcto_3[12]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[50]_output_0_0 lut_$abc$128901$new_new_n2455___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[50]_output_0_0 lut_$abc$128901$new_new_n2467___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[50]_output_0_0 lut_$abc$128901$new_new_n2465___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d2[35]_output_0_0 lut_$abc$128901$new_new_n2455___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[35]_output_0_0 lut_$abc$128901$new_new_n2467___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[35]_output_0_0 lut_$abc$128901$new_new_n2465___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n2458___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n2460___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n2455___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n2467___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n2470___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[13]_output_0_0 lut_$abc$128901$new_new_n2465___input_0_2
1 1
.names lut_$abc$128901$new_new_n2455___output_0_0 lut_$abc$128901$new_new_n2462___input_0_1
1 1
.names lut_$abc$128901$new_new_n2455___output_0_0 lut_$abc$128901$new_new_n2463___input_0_1
1 1
.names lut_$abc$128901$new_new_n2455___output_0_0 lut_$abc$128901$new_new_n2456___input_0_1
1 1
.names lut_$abc$128901$new_new_n2456___output_0_0 lut_$abc$128901$abc$39355$li0085_li0085_input_0_3
1 1
.names lut_$abc$128901$new_new_n2457___output_0_0 lut_$abc$128901$new_new_n2461___input_0_1
1 1
.names lut_$abc$128901$new_new_n2457___output_0_0 lut_$abc$128901$abc$39355$li0085_li0085_input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[50]_output_0_0 lut_$abc$128901$new_new_n2458___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[50]_output_0_0 lut_$abc$128901$new_new_n2460___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[50]_output_0_0 lut_$abc$128901$new_new_n2470___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[35]_output_0_0 lut_$abc$128901$new_new_n2458___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[35]_output_0_0 lut_$abc$128901$new_new_n2460___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[35]_output_0_0 lut_$abc$128901$new_new_n2470___input_0_2
1 1
.names lut_$abc$128901$new_new_n2458___output_0_0 lut_$abc$128901$new_new_n2461___input_0_5
1 1
.names lut_$abc$128901$new_new_n2458___output_0_0 lut_$abc$128901$new_new_n2477___input_0_2
1 1
.names lut_$abc$128901$new_new_n2458___output_0_0 lut_$abc$128901$abc$39355$li0085_li0085_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0085_li0085_output_0_0 dffre_u_dct1d.dcto_3[13]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[51]_output_0_0 lut_$abc$128901$new_new_n2460___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[51]_output_0_0 lut_$abc$128901$new_new_n2470___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[51]_output_0_0 lut_$abc$128901$new_new_n2474___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[36]_output_0_0 lut_$abc$128901$new_new_n2460___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[36]_output_0_0 lut_$abc$128901$new_new_n2470___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[36]_output_0_0 lut_$abc$128901$new_new_n2474___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n2460___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n2482___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n2483___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n2470___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n2474___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n2469___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[14]_output_0_0 lut_$abc$128901$new_new_n2465___input_0_1
1 1
.names lut_$abc$128901$new_new_n2460___output_0_0 lut_$abc$128901$new_new_n2461___input_0_3
1 1
.names lut_$abc$128901$new_new_n2460___output_0_0 lut_$abc$128901$new_new_n2477___input_0_3
1 1
.names lut_$abc$128901$new_new_n2460___output_0_0 lut_$abc$128901$new_new_n2471___input_0_4
1 1
.names lut_$abc$128901$new_new_n2461___output_0_0 lut_$abc$128901$abc$39355$li0086_li0086_input_0_1
1 1
.names lut_$abc$128901$new_new_n2462___output_0_0 lut_$abc$128901$new_new_n2484___input_0_0
1 1
.names lut_$abc$128901$new_new_n2462___output_0_0 lut_$abc$128901$new_new_n2464___input_0_1
1 1
.names lut_$abc$128901$new_new_n2463___output_0_0 lut_$abc$128901$new_new_n2484___input_0_2
1 1
.names lut_$abc$128901$new_new_n2463___output_0_0 lut_$abc$128901$new_new_n2464___input_0_2
1 1
.names lut_$abc$128901$new_new_n2464___output_0_0 lut_$abc$128901$abc$39355$li0086_li0086_input_0_4
1 1
.names lut_$abc$128901$new_new_n2464___output_0_0 lut_$abc$128901$new_new_n2469___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[51]_output_0_0 lut_$abc$128901$new_new_n2482___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[51]_output_0_0 lut_$abc$128901$new_new_n2483___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[51]_output_0_0 lut_$abc$128901$new_new_n2469___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[51]_output_0_0 lut_$abc$128901$new_new_n2465___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[36]_output_0_0 lut_$abc$128901$new_new_n2482___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[36]_output_0_0 lut_$abc$128901$new_new_n2483___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[36]_output_0_0 lut_$abc$128901$new_new_n2469___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[36]_output_0_0 lut_$abc$128901$new_new_n2465___input_0_0
1 1
.names lut_$abc$128901$new_new_n2465___output_0_0 lut_$abc$128901$abc$39355$li0086_li0086_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0086_li0086_output_0_0 dffre_u_dct1d.dcto_3[14]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2467___output_0_0 lut_$abc$128901$new_new_n2482___input_0_1
1 1
.names lut_$abc$128901$new_new_n2467___output_0_0 lut_$abc$128901$new_new_n2483___input_0_1
1 1
.names lut_$abc$128901$new_new_n2467___output_0_0 lut_$abc$128901$new_new_n2469___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[52]_output_0_0 lut_$abc$128901$new_new_n2487___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[52]_output_0_0 lut_$abc$128901$new_new_n2468___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[52]_output_0_0 lut_$abc$128901$new_new_n2485___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d2[37]_output_0_0 lut_$abc$128901$new_new_n2487___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[37]_output_0_0 lut_$abc$128901$new_new_n2468___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[37]_output_0_0 lut_$abc$128901$new_new_n2485___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n2487___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n2468___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n2481___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n2490___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n2475___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[15]_output_0_0 lut_$abc$128901$new_new_n2485___input_0_2
1 1
.names lut_$abc$128901$new_new_n2468___output_0_0 lut_$abc$128901$new_new_n2482___input_0_4
1 1
.names lut_$abc$128901$new_new_n2468___output_0_0 lut_$abc$128901$new_new_n2483___input_0_4
1 1
.names lut_$abc$128901$new_new_n2468___output_0_0 lut_$abc$128901$new_new_n2469___input_0_5
1 1
.names lut_$abc$128901$new_new_n2469___output_0_0 lut_$abc$128901$abc$39355$li0087_li0087_input_0_1
1 1
.names lut_$abc$128901$new_new_n2470___output_0_0 lut_$abc$128901$new_new_n2471___input_0_1
1 1
.names lut_$abc$128901$new_new_n2471___output_0_0 lut_$abc$128901$new_new_n2480___input_0_2
1 1
.names lut_$abc$128901$new_new_n2471___output_0_0 lut_$abc$128901$new_new_n2478___input_0_0
1 1
.names lut_$abc$128901$new_new_n2472___output_0_0 lut_$abc$128901$new_new_n2480___input_0_4
1 1
.names lut_$abc$128901$new_new_n2472___output_0_0 lut_$abc$128901$new_new_n2478___input_0_3
1 1
.names lut_$abc$128901$new_new_n2473___output_0_0 lut_$abc$128901$new_new_n2480___input_0_5
1 1
.names lut_$abc$128901$new_new_n2473___output_0_0 lut_$abc$128901$new_new_n2478___input_0_4
1 1
.names lut_$abc$128901$new_new_n2474___output_0_0 lut_$abc$128901$new_new_n2480___input_0_3
1 1
.names lut_$abc$128901$new_new_n2474___output_0_0 lut_$abc$128901$new_new_n2478___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[52]_output_0_0 lut_$abc$128901$new_new_n2481___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[52]_output_0_0 lut_$abc$128901$new_new_n2490___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[52]_output_0_0 lut_$abc$128901$new_new_n2475___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[37]_output_0_0 lut_$abc$128901$new_new_n2481___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[37]_output_0_0 lut_$abc$128901$new_new_n2490___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[37]_output_0_0 lut_$abc$128901$new_new_n2475___input_0_2
1 1
.names lut_$abc$128901$new_new_n2475___output_0_0 lut_$abc$128901$new_new_n2480___input_0_1
1 1
.names lut_$abc$128901$new_new_n2475___output_0_0 lut_$abc$128901$new_new_n2478___input_0_5
1 1
.names lut_$abc$128901$new_new_n2476___output_0_0 lut_$abc$128901$new_new_n2477___input_0_0
1 1
.names lut_$abc$128901$new_new_n2477___output_0_0 lut_$abc$128901$new_new_n2480___input_0_0
1 1
.names lut_$abc$128901$new_new_n2477___output_0_0 lut_$abc$128901$new_new_n2478___input_0_1
1 1
.names lut_$abc$128901$new_new_n2478___output_0_0 lut_$abc$128901$abc$39355$li0087_li0087_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0087_li0087_output_0_0 dffre_u_dct1d.dcto_3[15]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2480___output_0_0 lut_$abc$128901$new_new_n2494___input_0_1
1 1
.names lut_$abc$128901$new_new_n2480___output_0_0 lut_$abc$128901$abc$39355$li0088_li0088_input_0_2
1 1
.names lut_$abc$128901$new_new_n2480___output_0_0 lut_$abc$128901$new_new_n2492___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[53]_output_0_0 lut_$abc$128901$new_new_n2494___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[53]_output_0_0 lut_$abc$128901$new_new_n2492___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[53]_output_0_0 lut_$abc$128901$new_new_n2481___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[38]_output_0_0 lut_$abc$128901$new_new_n2494___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[38]_output_0_0 lut_$abc$128901$new_new_n2492___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[38]_output_0_0 lut_$abc$128901$new_new_n2481___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n2496___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n2494___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n2489___input_0_1
1 1
.names dffre_u_dct1d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n2492___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n2481___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[16]_output_0_0 lut_$abc$128901$new_new_n2485___input_0_1
1 1
.names lut_$abc$128901$new_new_n2481___output_0_0 lut_$abc$128901$abc$39355$li0088_li0088_input_0_3
1 1
.names lut_$abc$128901$new_new_n2482___output_0_0 lut_$abc$128901$new_new_n2484___input_0_4
1 1
.names lut_$abc$128901$new_new_n2483___output_0_0 lut_$abc$128901$new_new_n2484___input_0_5
1 1
.names lut_$abc$128901$new_new_n2484___output_0_0 lut_$abc$128901$new_new_n2496___input_0_5
1 1
.names lut_$abc$128901$new_new_n2484___output_0_0 lut_$abc$128901$abc$39355$li0088_li0088_input_0_1
1 1
.names lut_$abc$128901$new_new_n2484___output_0_0 lut_$abc$128901$new_new_n2489___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[53]_output_0_0 lut_$abc$128901$new_new_n2496___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[53]_output_0_0 lut_$abc$128901$new_new_n2489___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[53]_output_0_0 lut_$abc$128901$new_new_n2485___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[38]_output_0_0 lut_$abc$128901$new_new_n2496___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[38]_output_0_0 lut_$abc$128901$new_new_n2489___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d2[38]_output_0_0 lut_$abc$128901$new_new_n2485___input_0_4
1 1
.names lut_$abc$128901$new_new_n2485___output_0_0 lut_$abc$128901$abc$39355$li0088_li0088_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0088_li0088_output_0_0 dffre_u_dct1d.dcto_3[16]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2487___output_0_0 lut_$abc$128901$new_new_n2496___input_0_2
1 1
.names lut_$abc$128901$new_new_n2487___output_0_0 lut_$abc$128901$new_new_n2489___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[54]_output_0_0 lut_$abc$128901$new_new_n2488___input_0_4
1 1
.names dffre_u_dct1d.romedatao_d2[54]_output_0_0 lut_$abc$128901$new_new_n2499___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[54]_output_0_0 lut_$abc$128901$new_new_n2497___input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[39]_output_0_0 lut_$abc$128901$new_new_n2488___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[39]_output_0_0 lut_$abc$128901$new_new_n2499___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[39]_output_0_0 lut_$abc$128901$new_new_n2497___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n2491___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n2488___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n2499___input_0_3
1 1
.names dffre_u_dct1d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n2497___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n2495___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[17]_output_0_0 lut_$abc$128901$new_new_n2501___input_0_4
1 1
.names lut_$abc$128901$new_new_n2488___output_0_0 lut_$abc$128901$new_new_n2496___input_0_4
1 1
.names lut_$abc$128901$new_new_n2488___output_0_0 lut_$abc$128901$new_new_n2489___input_0_2
1 1
.names lut_$abc$128901$new_new_n2489___output_0_0 lut_$abc$128901$abc$39355$li0089_li0089_input_0_1
1 1
.names lut_$abc$128901$new_new_n2490___output_0_0 lut_$abc$128901$new_new_n2494___input_0_4
1 1
.names lut_$abc$128901$new_new_n2490___output_0_0 lut_$abc$128901$new_new_n2492___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[54]_output_0_0 lut_$abc$128901$new_new_n2491___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[54]_output_0_0 lut_$abc$128901$new_new_n2495___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[54]_output_0_0 lut_$abc$128901$new_new_n2501___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[39]_output_0_0 lut_$abc$128901$new_new_n2491___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[39]_output_0_0 lut_$abc$128901$new_new_n2495___input_0_5
1 1
.names dffre_u_dct1d.romodatao_d2[39]_output_0_0 lut_$abc$128901$new_new_n2501___input_0_1
1 1
.names lut_$abc$128901$new_new_n2491___output_0_0 lut_$abc$128901$new_new_n2494___input_0_2
1 1
.names lut_$abc$128901$new_new_n2491___output_0_0 lut_$abc$128901$new_new_n2492___input_0_2
1 1
.names lut_$abc$128901$new_new_n2492___output_0_0 lut_$abc$128901$abc$39355$li0089_li0089_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0089_li0089_output_0_0 dffre_u_dct1d.dcto_3[17]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2494___output_0_0 lut_$abc$128901$new_new_n2502___input_0_5
1 1
.names lut_$abc$128901$new_new_n2494___output_0_0 lut_$abc$128901$new_new_n2505___input_0_5
1 1
.names lut_$abc$128901$new_new_n2494___output_0_0 lut_$abc$128901$abc$39355$li0090_li0090_input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[55]_output_0_0 lut_$abc$128901$new_new_n2502___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[55]_output_0_0 lut_$abc$128901$new_new_n2505___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[55]_output_0_0 lut_$abc$128901$new_new_n2495___input_0_1
1 1
.names dffre_u_dct1d.romodatao_d2[40]_output_0_0 lut_$abc$128901$new_new_n2502___input_0_2
1 1
.names dffre_u_dct1d.romodatao_d2[40]_output_0_0 lut_$abc$128901$new_new_n2505___input_0_4
1 1
.names dffre_u_dct1d.romodatao_d2[40]_output_0_0 lut_$abc$128901$new_new_n2495___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[21]_output_0_0 lut_$abc$128901$new_new_n2500___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[21]_output_0_0 lut_$abc$128901$new_new_n2502___input_0_0
1 1
.names dffre_u_dct1d.dcto_2[21]_output_0_0 lut_$abc$128901$new_new_n2505___input_0_2
1 1
.names dffre_u_dct1d.dcto_2[21]_output_0_0 lut_$abc$128901$new_new_n2504___input_0_4
1 1
.names dffre_u_dct1d.dcto_2[21]_output_0_0 lut_$abc$128901$new_new_n2497___input_0_5
1 1
.names dffre_u_dct1d.dcto_2[21]_output_0_0 lut_$abc$128901$new_new_n2495___input_0_4
1 1
.names lut_$abc$128901$new_new_n2495___output_0_0 lut_$abc$128901$abc$39355$li0090_li0090_input_0_1
1 1
.names lut_$abc$128901$new_new_n2496___output_0_0 lut_$abc$128901$new_new_n2500___input_0_2
1 1
.names lut_$abc$128901$new_new_n2496___output_0_0 lut_$abc$128901$new_new_n2504___input_0_2
1 1
.names lut_$abc$128901$new_new_n2496___output_0_0 lut_$abc$128901$abc$39355$li0090_li0090_input_0_2
1 1
.names dffre_u_dct1d.romedatao_d2[55]_output_0_0 lut_$abc$128901$new_new_n2500___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d2[55]_output_0_0 lut_$abc$128901$new_new_n2504___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[55]_output_0_0 lut_$abc$128901$new_new_n2497___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[40]_output_0_0 lut_$abc$128901$new_new_n2500___input_0_3
1 1
.names dffre_u_dct1d.romedatao_d2[40]_output_0_0 lut_$abc$128901$new_new_n2504___input_0_1
1 1
.names dffre_u_dct1d.romedatao_d2[40]_output_0_0 lut_$abc$128901$new_new_n2497___input_0_3
1 1
.names lut_$abc$128901$new_new_n2497___output_0_0 lut_$abc$128901$abc$39355$li0090_li0090_input_0_4
1 1
.names lut_$abc$128901$abc$39355$li0090_li0090_output_0_0 dffre_u_dct1d.dcto_3[18]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2499___output_0_0 lut_$abc$128901$new_new_n2500___input_0_1
1 1
.names lut_$abc$128901$new_new_n2499___output_0_0 lut_$abc$128901$new_new_n2504___input_0_5
1 1
.names dffre_u_dct1d.romedatao_d2[41]_output_0_0 lut_$abc$128901$new_new_n2500___input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[41]_output_0_0 lut_$abc$128901$new_new_n2504___input_0_0
1 1
.names lut_$abc$128901$new_new_n2500___output_0_0 lut_$abc$128901$abc$39355$li0091_li0091_input_0_1
1 1
.names lut_$abc$128901$new_new_n2501___output_0_0 lut_$abc$128901$new_new_n2502___input_0_4
1 1
.names lut_$abc$128901$new_new_n2501___output_0_0 lut_$abc$128901$new_new_n2505___input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[41]_output_0_0 lut_$abc$128901$new_new_n2502___input_0_3
1 1
.names dffre_u_dct1d.romodatao_d2[41]_output_0_0 lut_$abc$128901$new_new_n2505___input_0_1
1 1
.names lut_$abc$128901$new_new_n2502___output_0_0 lut_$abc$128901$abc$39355$li0091_li0091_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0091_li0091_output_0_0 dffre_u_dct1d.dcto_3[19]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2504___output_0_0 lut_$abc$128901$abc$39355$li0092_li0092_input_0_4
1 1
.names lut_$abc$128901$new_new_n2505___output_0_0 lut_$abc$128901$abc$39355$li0092_li0092_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0092_li0092_output_0_0 dffre_u_dct1d.dcto_3[21]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2507___output_0_0 lut_$abc$128901$abc$39355$li0093_li0093_input_0_3
1 1
.names lut_$abc$128901$new_new_n2508___output_0_0 lut_$abc$128901$abc$39355$li0093_li0093_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0093_li0093_output_0_0 dffre_u_dct1d.dcto_4[12]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2510___output_0_0 lut_$abc$128901$new_new_n2517___input_0_2
1 1
.names lut_$abc$128901$new_new_n2510___output_0_0 lut_$abc$128901$new_new_n2515___input_0_5
1 1
.names lut_$abc$128901$new_new_n2510___output_0_0 lut_$abc$128901$abc$39355$li0094_li0094_input_0_1
1 1
.names lut_$abc$128901$new_new_n2511___output_0_0 lut_$abc$128901$abc$39355$li0094_li0094_input_0_4
1 1
.names lut_$abc$128901$new_new_n2512___output_0_0 lut_$abc$128901$abc$39355$li0094_li0094_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0094_li0094_output_0_0 dffre_u_dct1d.dcto_4[13]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2514___output_0_0 lut_$abc$128901$abc$39355$li0095_li0095_input_0_3
1 1
.names lut_$abc$128901$new_new_n2515___output_0_0 lut_$abc$128901$abc$39355$li0095_li0095_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0095_li0095_output_0_0 dffre_u_dct1d.dcto_4[14]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2517___output_0_0 lut_$abc$128901$abc$39355$li0097_li0097_input_0_3
1 1
.names lut_$abc$128901$new_new_n2517___output_0_0 lut_$abc$128901$abc$39355$li0096_li0096_input_0_1
1 1
.names lut_$abc$128901$new_new_n2518___output_0_0 lut_$abc$128901$abc$39355$li0096_li0096_input_0_4
1 1
.names lut_$abc$128901$new_new_n2519___output_0_0 lut_$abc$128901$abc$39355$li0096_li0096_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0096_li0096_output_0_0 dffre_u_dct1d.dcto_4[15]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2521___output_0_0 lut_$abc$128901$abc$39355$li0097_li0097_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0097_li0097_output_0_0 dffre_u_dct1d.dcto_4[16]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2523___output_0_0 lut_$abc$128901$abc$39355$li0098_li0098_input_0_2
1 1
.names lut_$abc$128901$abc$39355$li0098_li0098_output_0_0 dffre_u_dct1d.dcto_4[17]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2525___output_0_0 lut_$abc$128901$abc$39355$li0099_li0099_input_0_4
1 1
.names lut_$abc$128901$new_new_n2526___output_0_0 lut_$abc$128901$abc$39355$li0099_li0099_input_0_1
1 1
.names lut_$abc$128901$abc$39355$li0099_li0099_output_0_0 dffre_u_dct1d.dcto_4[18]_input_0_0
1 1
.names lut_$abc$128901$abc$39355$li0100_li0100_output_0_0 dffre_u_dct1d.dcto_4[19]_input_0_0
1 1
.names lut_$abc$128901$new_new_n2529___output_0_0 lut_$abc$128901$abc$39355$li0101_li0101_input_0_3
1 1
.names lut_$abc$128901$abc$39355$li0101_li0101_output_0_0 dffre_u_dct1d.dcto_4[20]_input_0_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.even_not_odd_d1_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.even_not_odd_d1_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.even_not_odd_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[75]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.even_not_odd_d3_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.even_not_odd_d2_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[110]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.even_not_odd_d4_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.rmemsel_reg_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.even_not_odd_d2_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[75]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.even_not_odd_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwe_d3_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwe_d2_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[104]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[89]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[102]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[87]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[105]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[108]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[93]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[106]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[91]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[92]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[107]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[110]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[95]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[96]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[109]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[111]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[94]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[95]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d1[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d2[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[86]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[87]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.even_not_odd_d3_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[85]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[70]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[84]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[85]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[84]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[75]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[106]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[103]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[91]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[105]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[104]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[90]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[103]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[88]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[75]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[102]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[87]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[71]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[87]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[70]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[70]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[71]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[71]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_4[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[86]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[101]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_3[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[70]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[71]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[70]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[100]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_2[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[86]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[101]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$dcto[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_4[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[71]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[75]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[99]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[85]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[100]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_1[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[98]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[84]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[71]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_1[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dcto_3[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.dcto_2[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.inpcnt_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.inpcnt_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.inpcnt_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.colr_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.colr_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.colram_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.colr_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dataready_2_reg_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.dataready_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dbufctl.wmemsel_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dbufctl.memswitchwr_reg_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.col_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$abc$22838$lo08_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.col_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.col_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$abc$22901$lo5_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.col_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.col_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.col_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.wmemsel_reg_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.row_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.row_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.wmemsel_d3_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.row_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.wmemsel_d1_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.wmemsel_d2_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_ramwe_s_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwe_d1_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.latchbuf_reg[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.col_2_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.col_2_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.col_2_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_s[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d1[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_s[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.stage2_reg_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_s[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwe_s_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_s[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d2[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.colram_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.colram_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u1_ram.waddr[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d3[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d1[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d2[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d3[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u1_ram.waddr[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.odv_d0_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.odv_d1_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.odv_d3_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.odv_d2_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.odv_d4_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_$iopadmap$odv_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.rowram_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.rowram_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.rowram_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.latchbuf_reg[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.stage1_reg_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.rowr_reg[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.rowr_reg[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.rowr_reg[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d2[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d1[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d3[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u1_ram.waddr[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d2[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d1[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u1_ram.waddr[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d3[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[88]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[90]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[107]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[92]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[94]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[108]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[93]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[97]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[109]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[77]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[75]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[89]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[60]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[75]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[63]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.databuf_reg[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[68]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[111]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[96]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[97]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[73]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[72]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[83]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[58]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[78]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[71]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[76]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d4[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.databuf_reg[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d3[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[29]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[36]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[51]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d1[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d1[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d2[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romeaddro[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romodatao_d2[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[23]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[40]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[33]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[28]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[38]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[39]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[41]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[37]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[55]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[49]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[53]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[42]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[54]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[52]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[13]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[47]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[50]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[46]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[30]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[31]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[35]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[43]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[45]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[44]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[57]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[2]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[12]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[11]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romeaddro[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.stage2_reg_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d3[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u1_ram.waddr[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u1_ram.waddr[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d2[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d3[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_d1[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[9]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[32]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[22]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[24]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[61]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[62]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[56]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[69]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[66]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[67]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[64]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[65]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romoaddro[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[74]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[59]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[70]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[81]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[82]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[79]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[80]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_s[1]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.ramwaddro_s[0]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[20]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dbufctl.datareadyack_input_2_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[21]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[19]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[3]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[4]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[6]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d1[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[17]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[15]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[26]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d1[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[14]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[27]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[25]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d3[10]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romedatao_d3[5]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[18]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d3[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[7]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[48]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romodatao_d2[34]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d2[8]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct2d.romedatao_d4[16]_input_1_0
1 1
.names lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 dffre_u_dct1d.romoaddro[6]_input_1_0
1 1
.names lut_$abc$128901$abc$46691$li58_li58_output_0_0 dffre_u_dct1d.latchbuf_reg[71]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$506.X[0]_output_0_0 dffre_u_dct1d.inpcnt_reg[0]_input_0_0
1 1
.names lut_u_dct1d.stage2_cnt_reg[0]_output_0_0 dffre_u_dct1d.even_not_odd_input_0_0
1 1
.names lut_u_dct2d.stage2_cnt_reg[0]_output_0_0 dffre_u_dct2d.even_not_odd_input_0_0
1 1
.names lut_$abc$128901$abc$47132$li0_li0_output_0_0 dffre_u_dct2d.rowr_reg[0]_input_0_0
1 1
.names dffre_u_dct1d.romeaddro[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$434.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$434.BB[0]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$434.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$434.BB[1]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$434.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$434.BB[2]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$434.BB[3]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$434.BB[3]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$428.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$428.BB[0]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$428.BB[1]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$428.BB[1]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$428.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$428.BB[2]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$428.BB[3]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$428.BB[3]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$422.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$422.BB[0]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$422.BB[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$422.BB[1]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$422.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$422.BB[2]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$422.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$422.BB[3]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$416.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$416.BB[0]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$416.BB[1]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$416.BB[1]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[20]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$416.BB[2]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$416.BB[2]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[21]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$416.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$416.BB[3]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[24]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$410.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$410.BB[0]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[25]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$410.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$410.BB[1]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[26]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$410.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$410.BB[2]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[27]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$410.BB[3]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$410.BB[3]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[30]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$404.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$404.BB[0]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[31]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$404.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$404.BB[1]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[32]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$404.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$404.BB[2]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[33]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$404.BB[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$404.BB[3]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[36]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$398.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$398.BB[0]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[37]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$398.BB[1]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$398.BB[1]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[38]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$398.BB[2]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$398.BB[2]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[39]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$398.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$398.BB[3]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[42]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$392.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$392.BB[0]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct1d.romeaddro[43]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$392.BB[1]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$392.BB[1]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct1d.romeaddro[44]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$392.BB[2]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$392.BB[2]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct1d.romeaddro[45]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$392.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$392.BB[3]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct1d.romeaddro[48]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$386.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[0]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[0]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romeaddro[49]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$386.BB[1]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[1]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[1]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romeaddro[50]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$386.BB[2]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[2]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[2]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$437.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$437.BB[0]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$437.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$437.BB[1]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$437.BB[2]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$437.BB[2]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$437.BB[3]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$437.BB[3]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romoaddro[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$431.BB[0]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$431.BB[0]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$431.BB[1]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$431.BB[1]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$431.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$431.BB[2]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$431.BB[3]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$431.BB[3]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romoaddro[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$425.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$425.BB[0]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$425.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$425.BB[1]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$425.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$425.BB[2]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$425.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$425.BB[3]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romoaddro[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$419.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$419.BB[0]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$419.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$419.BB[1]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[20]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$419.BB[2]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$419.BB[2]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[21]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$419.BB[3]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$419.BB[3]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romoaddro[24]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$413.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$413.BB[0]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[25]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$413.BB[1]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$413.BB[1]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[26]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$413.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$413.BB[2]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[27]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$413.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$413.BB[3]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romoaddro[30]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$407.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$407.BB[0]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[31]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$407.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$407.BB[1]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[32]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$407.BB[2]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$407.BB[2]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[33]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$407.BB[3]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$407.BB[3]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romoaddro[36]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$401.BB[0]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$401.BB[0]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[37]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$401.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$401.BB[1]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[38]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$401.BB[2]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$401.BB[2]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[39]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$401.BB[3]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$401.BB[3]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romoaddro[42]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$395.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$395.BB[0]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct1d.romoaddro[43]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$395.BB[1]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$395.BB[1]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct1d.romoaddro[44]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$395.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$395.BB[2]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct1d.romoaddro[45]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$395.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$395.BB[3]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romeaddro[53]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names dffre_u_dct1d.romeaddro[51]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$386.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[3]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.BB[3]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct1d.romeaddro[52]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names dffre_u_dct2d.romeaddro[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$452.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$452.BB[0]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$452.BB[1]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$452.BB[1]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$452.BB[2]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$452.BB[2]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$452.BB[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$452.BB[3]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$446.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$446.BB[0]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$446.BB[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$446.BB[1]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$446.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$446.BB[2]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$446.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$446.BB[3]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$500.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$500.BB[0]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$500.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$500.BB[1]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$500.BB[2]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$500.BB[2]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$500.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$500.BB[3]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$494.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$494.BB[0]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$494.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$494.BB[1]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[20]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$494.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$494.BB[2]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[21]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$494.BB[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$494.BB[3]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[24]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$488.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$488.BB[0]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[25]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$488.BB[1]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$488.BB[1]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[26]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$488.BB[2]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$488.BB[2]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[27]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$488.BB[3]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$488.BB[3]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[30]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$482.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$482.BB[0]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[31]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$482.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$482.BB[1]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[32]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$482.BB[2]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$482.BB[2]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[33]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$482.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$482.BB[3]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[36]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$476.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$476.BB[0]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[37]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$476.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$476.BB[1]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[38]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$476.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$476.BB[2]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[39]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$476.BB[3]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$476.BB[3]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[42]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$470.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$470.BB[0]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[43]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$470.BB[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$470.BB[1]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[44]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$470.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$470.BB[2]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[45]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$470.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$470.BB[3]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[48]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$464.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$464.BB[0]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[49]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$464.BB[1]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$464.BB[1]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[50]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$464.BB[2]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$464.BB[2]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[51]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$464.BB[3]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$464.BB[3]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[54]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$458.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$458.BB[0]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names dffre_u_dct2d.romeaddro[55]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$458.BB[1]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$458.BB[1]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names dffre_u_dct2d.romeaddro[56]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$458.BB[2]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$458.BB[2]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names dffre_u_dct2d.romeaddro[57]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$458.BB[3]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$458.BB[3]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names dffre_u_dct2d.romeaddro[60]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$440.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[0]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[0]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romeaddro[61]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$440.BB[1]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[1]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[1]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romeaddro[62]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$440.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[2]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[2]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romeaddro[63]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$440.BB[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[3]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[3]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$455.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$455.BB[0]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$455.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$455.BB[1]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$455.BB[2]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$455.BB[2]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$455.BB[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$455.BB[3]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$449.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$449.BB[0]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$449.BB[1]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$449.BB[1]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$449.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$449.BB[2]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$449.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$449.BB[3]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$503.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$503.BB[0]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$503.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$503.BB[1]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$503.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$503.BB[2]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$503.BB[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$503.BB[3]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$497.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$497.BB[0]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$497.BB[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$497.BB[1]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[20]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$497.BB[2]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$497.BB[2]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[21]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$497.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$497.BB[3]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[24]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$491.BB[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$491.BB[0]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[25]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$491.BB[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$491.BB[1]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[26]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$491.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$491.BB[2]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[27]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$491.BB[3]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$491.BB[3]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[30]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$485.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$485.BB[0]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[31]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$485.BB[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$485.BB[1]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[32]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$485.BB[2]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$485.BB[2]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[33]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$485.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$485.BB[3]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[36]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$479.BB[0]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$479.BB[0]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[37]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$479.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$479.BB[1]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[38]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$479.BB[2]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$479.BB[2]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[39]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$479.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$479.BB[3]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[42]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$473.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$473.BB[0]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[43]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$473.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$473.BB[1]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[44]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$473.BB[2]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$473.BB[2]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[45]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$473.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$473.BB[3]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[48]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$467.BB[0]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$467.BB[0]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[49]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$467.BB[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$467.BB[1]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[50]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$467.BB[2]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$467.BB[2]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[51]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$467.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$467.BB[3]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romoaddro[54]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$461.BB[0]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$461.BB[0]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4
1 1
.names dffre_u_dct2d.romoaddro[55]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$461.BB[1]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$461.BB[1]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5
1 1
.names dffre_u_dct2d.romoaddro[56]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$461.BB[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$461.BB[2]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6
1 1
.names dffre_u_dct2d.romoaddro[57]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$461.BB[3]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$461.BB[3]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7
1 1
.names dffre_u_dct2d.romeaddro[65]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9
1 1
.names dffre_u_dct2d.romeaddro[64]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$557.X[0]_output_0_0 dffre_u_dct2d.rowram_reg[0]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$545.X[0]_output_0_0 dffre_u_dct1d.row_reg[0]_input_0_0
1 1
.names lut_$abc$128901$abc$47118$li0_li0_output_0_0 dffre_u_dct2d.rmemsel_reg_input_0_0
1 1
.names lut_$abc$128901$abc$39340$li0_li0_output_0_0 dffre_u_dct2d.dataready_input_0_0
1 1
.names dffre_u_dct1d.wmemsel_reg_output_0_0 lut_$abc$128901$abc$47199$li0_li0_input_0_0
1 1
.names dffre_u_dct1d.wmemsel_reg_output_0_0 dffre_u_dct1d.wmemsel_d1_input_0_0
1 1
.names lut_$abc$128901$abc$47199$li0_li0_output_0_0 dffre_u_dct1d.wmemsel_reg_input_0_0
1 1
.names dffre_u_dct2d.odv_d0_output_0_0 dffre_u_dct2d.odv_d1_input_0_0
1 1
.names dffre_u_dct2d.odv_d1_output_0_0 dffre_u_dct2d.odv_d2_input_0_0
1 1
.names dffre_u_dct2d.odv_d2_output_0_0 dffre_u_dct2d.odv_d3_input_0_0
1 1
.names dffre_u_dct2d.odv_d3_output_0_0 dffre_u_dct2d.odv_d4_input_0_0
1 1
.names dffre_u_dct2d.odv_d4_output_0_0 dffre_$iopadmap$odv_input_0_0
1 1
.names dffre_u_dct1d.ramwe_s_output_0_0 dffre_u_dct1d.ramwe_d1_input_0_0
1 1
.names dffre_u_dct1d.ramwe_d1_output_0_0 dffre_u_dct1d.ramwe_d2_input_0_0
1 1
.names dffre_u_dct1d.ramwe_d2_output_0_0 dffre_u_dct1d.ramwe_d3_input_0_0
1 1
.names dffre_u_dct1d.ramwe_d3_output_0_0 dffre_ramwe_s_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_s[0]_output_0_0 dffre_u_dct1d.ramwaddro_d1[0]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d1[0]_output_0_0 dffre_u_dct1d.ramwaddro_d2[0]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d2[0]_output_0_0 dffre_u_dct1d.ramwaddro_d3[0]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d3[0]_output_0_0 dffre_u1_ram.waddr[0]_input_0_0
1 1
.names dffre_u1_ram.waddr[0]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_4
1 1
.names dffre_u1_ram.waddr[0]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_4
1 1
.names dffre_u_dct1d.ramwaddro_s[1]_output_0_0 dffre_u_dct1d.ramwaddro_d1[1]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d1[1]_output_0_0 dffre_u_dct1d.ramwaddro_d2[1]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d2[1]_output_0_0 dffre_u_dct1d.ramwaddro_d3[1]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d3[1]_output_0_0 dffre_u1_ram.waddr[1]_input_0_0
1 1
.names dffre_u1_ram.waddr[1]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_5
1 1
.names dffre_u1_ram.waddr[1]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_5
1 1
.names dffre_u_dct1d.ramwaddro_s[2]_output_0_0 dffre_u_dct1d.ramwaddro_d1[2]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d1[2]_output_0_0 dffre_u_dct1d.ramwaddro_d2[2]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d2[2]_output_0_0 dffre_u_dct1d.ramwaddro_d3[2]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d3[2]_output_0_0 dffre_u1_ram.waddr[2]_input_0_0
1 1
.names dffre_u1_ram.waddr[2]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_6
1 1
.names dffre_u1_ram.waddr[2]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_6
1 1
.names dffre_u_dct1d.ramwaddro_s[3]_output_0_0 dffre_u_dct1d.ramwaddro_d1[3]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d1[3]_output_0_0 dffre_u_dct1d.ramwaddro_d2[3]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d2[3]_output_0_0 dffre_u_dct1d.ramwaddro_d3[3]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d3[3]_output_0_0 dffre_u1_ram.waddr[3]_input_0_0
1 1
.names dffre_u1_ram.waddr[3]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_7
1 1
.names dffre_u1_ram.waddr[3]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_7
1 1
.names dffre_u_dct1d.ramwaddro_s[4]_output_0_0 dffre_u_dct1d.ramwaddro_d1[4]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d1[4]_output_0_0 dffre_u_dct1d.ramwaddro_d2[4]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d2[4]_output_0_0 dffre_u_dct1d.ramwaddro_d3[4]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d3[4]_output_0_0 dffre_u1_ram.waddr[4]_input_0_0
1 1
.names dffre_u1_ram.waddr[4]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_8
1 1
.names dffre_u1_ram.waddr[4]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_8
1 1
.names dffre_u_dct1d.ramwaddro_s[5]_output_0_0 dffre_u_dct1d.ramwaddro_d1[5]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d1[5]_output_0_0 dffre_u_dct1d.ramwaddro_d2[5]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d2[5]_output_0_0 dffre_u_dct1d.ramwaddro_d3[5]_input_0_0
1 1
.names dffre_u_dct1d.ramwaddro_d3[5]_output_0_0 dffre_u1_ram.waddr[5]_input_0_0
1 1
.names dffre_u1_ram.waddr[5]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_9
1 1
.names dffre_u1_ram.waddr[5]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_9
1 1
.names dffre_u_dct1d.wmemsel_d1_output_0_0 dffre_u_dct1d.wmemsel_d2_input_0_0
1 1
.names dffre_u_dct1d.wmemsel_d2_output_0_0 dffre_u_dct1d.wmemsel_d3_input_0_0
1 1
.names dffre_u_dct1d.wmemsel_d3_output_0_0 dffre_u_dbufctl.wmemsel_input_0_0
1 1
.names dffre_u_dct1d.dcto_4[12]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_0
1 1
.names dffre_u_dct1d.dcto_4[12]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_0
1 1
.names dffre_u_dct1d.dcto_4[13]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_1
1 1
.names dffre_u_dct1d.dcto_4[13]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_1
1 1
.names dffre_u_dct1d.dcto_4[14]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_2
1 1
.names dffre_u_dct1d.dcto_4[14]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_2
1 1
.names dffre_u_dct1d.dcto_4[15]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_3
1 1
.names dffre_u_dct1d.dcto_4[15]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_3
1 1
.names dffre_u_dct1d.dcto_4[16]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_4
1 1
.names dffre_u_dct1d.dcto_4[16]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_4
1 1
.names dffre_u_dct1d.dcto_4[17]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_5
1 1
.names dffre_u_dct1d.dcto_4[17]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_5
1 1
.names dffre_u_dct1d.dcto_4[18]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_6
1 1
.names dffre_u_dct1d.dcto_4[18]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_6
1 1
.names dffre_u_dct1d.dcto_4[19]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_7
1 1
.names dffre_u_dct1d.dcto_4[19]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_7
1 1
.names dffre_u_dct1d.dcto_4[20]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_8
1 1
.names dffre_u_dct1d.dcto_4[20]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_8
1 1
.names dffre_u_dct1d.dcto_4[21]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_9
1 1
.names dffre_u_dct1d.dcto_4[21]_output_0_0 RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_9
1 1
.names dffre_u_dct1d.databuf_reg[35]_output_0_0 dffre_u_dct1d.romeaddro[0]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[26]_output_0_0 dffre_u_dct1d.romeaddro[1]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[17]_output_0_0 dffre_u_dct1d.romeaddro[2]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[8]_output_0_0 dffre_u_dct1d.romeaddro[3]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[34]_output_0_0 dffre_u_dct1d.romeaddro[6]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[25]_output_0_0 dffre_u_dct1d.romeaddro[7]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[16]_output_0_0 dffre_u_dct1d.romeaddro[8]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[7]_output_0_0 dffre_u_dct1d.romeaddro[9]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[33]_output_0_0 dffre_u_dct1d.romeaddro[12]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[24]_output_0_0 dffre_u_dct1d.romeaddro[13]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[15]_output_0_0 dffre_u_dct1d.romeaddro[14]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[6]_output_0_0 dffre_u_dct1d.romeaddro[15]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[32]_output_0_0 dffre_u_dct1d.romeaddro[18]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[23]_output_0_0 dffre_u_dct1d.romeaddro[19]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[14]_output_0_0 dffre_u_dct1d.romeaddro[20]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[5]_output_0_0 dffre_u_dct1d.romeaddro[21]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[31]_output_0_0 dffre_u_dct1d.romeaddro[24]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[22]_output_0_0 dffre_u_dct1d.romeaddro[25]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[13]_output_0_0 dffre_u_dct1d.romeaddro[26]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[4]_output_0_0 dffre_u_dct1d.romeaddro[27]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[30]_output_0_0 dffre_u_dct1d.romeaddro[30]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[21]_output_0_0 dffre_u_dct1d.romeaddro[31]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[12]_output_0_0 dffre_u_dct1d.romeaddro[32]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[3]_output_0_0 dffre_u_dct1d.romeaddro[33]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[29]_output_0_0 dffre_u_dct1d.romeaddro[36]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[20]_output_0_0 dffre_u_dct1d.romeaddro[37]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[11]_output_0_0 dffre_u_dct1d.romeaddro[38]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[2]_output_0_0 dffre_u_dct1d.romeaddro[39]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[28]_output_0_0 dffre_u_dct1d.romeaddro[42]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[19]_output_0_0 dffre_u_dct1d.romeaddro[43]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[10]_output_0_0 dffre_u_dct1d.romeaddro[44]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[1]_output_0_0 dffre_u_dct1d.romeaddro[45]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[63]_output_0_0 dffre_u_dct1d.romeaddro[48]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[54]_output_0_0 dffre_u_dct1d.romeaddro[49]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[45]_output_0_0 dffre_u_dct1d.romeaddro[50]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct1d.romedatao_d1[2]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[2]_output_0_0 dffre_u_dct1d.romedatao_d2[2]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct1d.romedatao_d1[3]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[3]_output_0_0 dffre_u_dct1d.romedatao_d2[3]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct1d.romedatao_d1[4]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[4]_output_0_0 dffre_u_dct1d.romedatao_d2[4]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct1d.romedatao_d1[5]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[5]_output_0_0 dffre_u_dct1d.romedatao_d2[5]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct1d.romedatao_d1[6]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[6]_output_0_0 dffre_u_dct1d.romedatao_d2[6]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct1d.romedatao_d1[7]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[7]_output_0_0 dffre_u_dct1d.romedatao_d2[7]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct1d.romedatao_d1[8]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[8]_output_0_0 dffre_u_dct1d.romedatao_d2[8]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct1d.romedatao_d1[9]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[9]_output_0_0 dffre_u_dct1d.romedatao_d2[9]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct1d.romedatao_d1[10]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[10]_output_0_0 dffre_u_dct1d.romedatao_d2[10]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct1d.romedatao_d1[11]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[11]_output_0_0 dffre_u_dct1d.romedatao_d2[11]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct1d.romedatao_d1[12]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[12]_output_0_0 dffre_u_dct1d.romedatao_d2[12]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct1d.romedatao_d1[13]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[13]_output_0_0 dffre_u_dct1d.romedatao_d2[13]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct1d.romedatao_d1[16]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[16]_output_0_0 dffre_u_dct1d.romedatao_d2[16]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct1d.romedatao_d1[17]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[17]_output_0_0 dffre_u_dct1d.romedatao_d2[17]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct1d.romedatao_d1[18]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[18]_output_0_0 dffre_u_dct1d.romedatao_d2[18]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct1d.romedatao_d1[19]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[19]_output_0_0 dffre_u_dct1d.romedatao_d2[19]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct1d.romedatao_d1[20]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[20]_output_0_0 dffre_u_dct1d.romedatao_d2[20]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct1d.romedatao_d1[21]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[21]_output_0_0 dffre_u_dct1d.romedatao_d2[21]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct1d.romedatao_d1[22]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[22]_output_0_0 dffre_u_dct1d.romedatao_d2[22]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct1d.romedatao_d1[23]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[23]_output_0_0 dffre_u_dct1d.romedatao_d2[23]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct1d.romedatao_d1[24]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[24]_output_0_0 dffre_u_dct1d.romedatao_d2[24]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct1d.romedatao_d1[25]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[25]_output_0_0 dffre_u_dct1d.romedatao_d2[25]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct1d.romedatao_d1[26]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[26]_output_0_0 dffre_u_dct1d.romedatao_d2[26]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct1d.romedatao_d1[27]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[27]_output_0_0 dffre_u_dct1d.romedatao_d2[27]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct1d.romedatao_d1[30]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[30]_output_0_0 dffre_u_dct1d.romedatao_d2[30]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct1d.romedatao_d1[31]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[31]_output_0_0 dffre_u_dct1d.romedatao_d2[31]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct1d.romedatao_d1[32]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[32]_output_0_0 dffre_u_dct1d.romedatao_d2[32]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct1d.romedatao_d1[33]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[33]_output_0_0 dffre_u_dct1d.romedatao_d2[33]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct1d.romedatao_d1[34]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[34]_output_0_0 dffre_u_dct1d.romedatao_d2[34]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct1d.romedatao_d1[35]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[35]_output_0_0 dffre_u_dct1d.romedatao_d2[35]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct1d.romedatao_d1[36]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[36]_output_0_0 dffre_u_dct1d.romedatao_d2[36]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct1d.romedatao_d1[37]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[37]_output_0_0 dffre_u_dct1d.romedatao_d2[37]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct1d.romedatao_d1[38]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[38]_output_0_0 dffre_u_dct1d.romedatao_d2[38]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct1d.romedatao_d1[39]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[39]_output_0_0 dffre_u_dct1d.romedatao_d2[39]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct1d.romedatao_d1[40]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[40]_output_0_0 dffre_u_dct1d.romedatao_d2[40]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct1d.romedatao_d1[41]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[41]_output_0_0 dffre_u_dct1d.romedatao_d2[41]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct1d.romedatao_d1[44]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[44]_output_0_0 dffre_u_dct1d.romedatao_d2[44]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct1d.romedatao_d1[45]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[45]_output_0_0 dffre_u_dct1d.romedatao_d2[45]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct1d.romedatao_d1[46]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[46]_output_0_0 dffre_u_dct1d.romedatao_d2[46]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct1d.romedatao_d1[47]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[47]_output_0_0 dffre_u_dct1d.romedatao_d2[47]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct1d.romedatao_d1[48]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[48]_output_0_0 dffre_u_dct1d.romedatao_d2[48]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct1d.romedatao_d1[49]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[49]_output_0_0 dffre_u_dct1d.romedatao_d2[49]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct1d.romedatao_d1[50]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[50]_output_0_0 dffre_u_dct1d.romedatao_d2[50]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct1d.romedatao_d1[51]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[51]_output_0_0 dffre_u_dct1d.romedatao_d2[51]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct1d.romedatao_d1[52]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[52]_output_0_0 dffre_u_dct1d.romedatao_d2[52]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct1d.romedatao_d1[53]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[53]_output_0_0 dffre_u_dct1d.romedatao_d2[53]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct1d.romedatao_d1[54]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[54]_output_0_0 dffre_u_dct1d.romedatao_d2[54]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct1d.romedatao_d1[55]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d1[55]_output_0_0 dffre_u_dct1d.romedatao_d2[55]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct1d.romedatao_d1[58]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct1d.romedatao_d1[59]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct1d.romedatao_d1[60]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct1d.romedatao_d1[61]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct1d.romedatao_d1[62]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct1d.romedatao_d1[63]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct1d.romedatao_d1[64]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct1d.romedatao_d1[65]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct1d.romedatao_d1[66]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct1d.romedatao_d1[67]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct1d.romedatao_d1[68]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct1d.romedatao_d1[69]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct1d.romedatao_d1[72]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct1d.romedatao_d1[73]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct1d.romedatao_d1[74]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct1d.romedatao_d1[75]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct1d.romedatao_d1[76]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct1d.romedatao_d1[77]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct1d.romedatao_d1[78]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct1d.romedatao_d1[79]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct1d.romedatao_d1[80]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct1d.romedatao_d1[81]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct1d.romedatao_d1[82]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct1d.romedatao_d1[83]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[2]_output_0_0 dffre_u_dct1d.romedatao_d3[2]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[3]_output_0_0 dffre_u_dct1d.romedatao_d3[3]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[4]_output_0_0 dffre_u_dct1d.romedatao_d3[4]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[5]_output_0_0 dffre_u_dct1d.romedatao_d3[5]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[6]_output_0_0 dffre_u_dct1d.romedatao_d3[6]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[7]_output_0_0 dffre_u_dct1d.romedatao_d3[7]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[8]_output_0_0 dffre_u_dct1d.romedatao_d3[8]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[9]_output_0_0 dffre_u_dct1d.romedatao_d3[9]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[10]_output_0_0 dffre_u_dct1d.romedatao_d3[10]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[11]_output_0_0 dffre_u_dct1d.romedatao_d3[11]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[12]_output_0_0 dffre_u_dct1d.romedatao_d3[12]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[13]_output_0_0 dffre_u_dct1d.romedatao_d3[13]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[16]_output_0_0 dffre_u_dct1d.romedatao_d3[16]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[17]_output_0_0 dffre_u_dct1d.romedatao_d3[17]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[18]_output_0_0 dffre_u_dct1d.romedatao_d3[18]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[19]_output_0_0 dffre_u_dct1d.romedatao_d3[19]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[20]_output_0_0 dffre_u_dct1d.romedatao_d3[20]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[21]_output_0_0 dffre_u_dct1d.romedatao_d3[21]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[22]_output_0_0 dffre_u_dct1d.romedatao_d3[22]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[23]_output_0_0 dffre_u_dct1d.romedatao_d3[23]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[24]_output_0_0 dffre_u_dct1d.romedatao_d3[24]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[25]_output_0_0 dffre_u_dct1d.romedatao_d3[25]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[26]_output_0_0 dffre_u_dct1d.romedatao_d3[26]_input_0_0
1 1
.names dffre_u_dct1d.romedatao_d2[27]_output_0_0 dffre_u_dct1d.romedatao_d3[27]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[71]_output_0_0 dffre_u_dct1d.romoaddro[0]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[62]_output_0_0 dffre_u_dct1d.romoaddro[1]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[53]_output_0_0 dffre_u_dct1d.romoaddro[2]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[44]_output_0_0 dffre_u_dct1d.romoaddro[3]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[70]_output_0_0 dffre_u_dct1d.romoaddro[6]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[61]_output_0_0 dffre_u_dct1d.romoaddro[7]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[52]_output_0_0 dffre_u_dct1d.romoaddro[8]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[43]_output_0_0 dffre_u_dct1d.romoaddro[9]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[69]_output_0_0 dffre_u_dct1d.romoaddro[12]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[60]_output_0_0 dffre_u_dct1d.romoaddro[13]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[51]_output_0_0 dffre_u_dct1d.romoaddro[14]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[42]_output_0_0 dffre_u_dct1d.romoaddro[15]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[68]_output_0_0 dffre_u_dct1d.romoaddro[18]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[59]_output_0_0 dffre_u_dct1d.romoaddro[19]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[50]_output_0_0 dffre_u_dct1d.romoaddro[20]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[41]_output_0_0 dffre_u_dct1d.romoaddro[21]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[67]_output_0_0 dffre_u_dct1d.romoaddro[24]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[58]_output_0_0 dffre_u_dct1d.romoaddro[25]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[49]_output_0_0 dffre_u_dct1d.romoaddro[26]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[40]_output_0_0 dffre_u_dct1d.romoaddro[27]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[66]_output_0_0 dffre_u_dct1d.romoaddro[30]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[57]_output_0_0 dffre_u_dct1d.romoaddro[31]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[48]_output_0_0 dffre_u_dct1d.romoaddro[32]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[39]_output_0_0 dffre_u_dct1d.romoaddro[33]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[65]_output_0_0 dffre_u_dct1d.romoaddro[36]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[56]_output_0_0 dffre_u_dct1d.romoaddro[37]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[47]_output_0_0 dffre_u_dct1d.romoaddro[38]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[38]_output_0_0 dffre_u_dct1d.romoaddro[39]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[64]_output_0_0 dffre_u_dct1d.romoaddro[42]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[55]_output_0_0 dffre_u_dct1d.romoaddro[43]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[46]_output_0_0 dffre_u_dct1d.romoaddro[44]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[37]_output_0_0 dffre_u_dct1d.romoaddro[45]_input_0_0
1 1
.names dffre_u_dct1d.databuf_reg[36]_output_0_0 dffre_u_dct1d.romeaddro[51]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct1d.romodatao_d1[0]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[0]_output_0_0 dffre_u_dct1d.romodatao_d2[0]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct1d.romodatao_d1[1]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[1]_output_0_0 dffre_u_dct1d.romodatao_d2[1]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct1d.romodatao_d1[2]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[2]_output_0_0 dffre_u_dct1d.romodatao_d2[2]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct1d.romodatao_d1[3]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[3]_output_0_0 dffre_u_dct1d.romodatao_d2[3]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct1d.romodatao_d1[4]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[4]_output_0_0 dffre_u_dct1d.romodatao_d2[4]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct1d.romodatao_d1[5]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[5]_output_0_0 dffre_u_dct1d.romodatao_d2[5]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct1d.romodatao_d1[6]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[6]_output_0_0 dffre_u_dct1d.romodatao_d2[6]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct1d.romodatao_d1[7]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[7]_output_0_0 dffre_u_dct1d.romodatao_d2[7]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct1d.romodatao_d1[8]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[8]_output_0_0 dffre_u_dct1d.romodatao_d2[8]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct1d.romodatao_d1[9]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[9]_output_0_0 dffre_u_dct1d.romodatao_d2[9]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct1d.romodatao_d1[10]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[10]_output_0_0 dffre_u_dct1d.romodatao_d2[10]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct1d.romodatao_d1[11]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[11]_output_0_0 dffre_u_dct1d.romodatao_d2[11]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct1d.romodatao_d1[12]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[12]_output_0_0 dffre_u_dct1d.romodatao_d2[12]_input_0_0
1 1
.names RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct1d.romodatao_d1[13]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[13]_output_0_0 dffre_u_dct1d.romodatao_d2[13]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct1d.romodatao_d1[14]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[14]_output_0_0 dffre_u_dct1d.romodatao_d2[14]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct1d.romodatao_d1[15]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[15]_output_0_0 dffre_u_dct1d.romodatao_d2[15]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct1d.romodatao_d1[16]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[16]_output_0_0 dffre_u_dct1d.romodatao_d2[16]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct1d.romodatao_d1[17]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[17]_output_0_0 dffre_u_dct1d.romodatao_d2[17]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct1d.romodatao_d1[18]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[18]_output_0_0 dffre_u_dct1d.romodatao_d2[18]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct1d.romodatao_d1[19]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[19]_output_0_0 dffre_u_dct1d.romodatao_d2[19]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct1d.romodatao_d1[20]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[20]_output_0_0 dffre_u_dct1d.romodatao_d2[20]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct1d.romodatao_d1[21]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[21]_output_0_0 dffre_u_dct1d.romodatao_d2[21]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct1d.romodatao_d1[22]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[22]_output_0_0 dffre_u_dct1d.romodatao_d2[22]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct1d.romodatao_d1[23]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[23]_output_0_0 dffre_u_dct1d.romodatao_d2[23]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct1d.romodatao_d1[24]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[24]_output_0_0 dffre_u_dct1d.romodatao_d2[24]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct1d.romodatao_d1[25]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[25]_output_0_0 dffre_u_dct1d.romodatao_d2[25]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct1d.romodatao_d1[26]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[26]_output_0_0 dffre_u_dct1d.romodatao_d2[26]_input_0_0
1 1
.names RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct1d.romodatao_d1[27]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[27]_output_0_0 dffre_u_dct1d.romodatao_d2[27]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct1d.romodatao_d1[28]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[28]_output_0_0 dffre_u_dct1d.romodatao_d2[28]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct1d.romodatao_d1[29]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[29]_output_0_0 dffre_u_dct1d.romodatao_d2[29]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct1d.romodatao_d1[30]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[30]_output_0_0 dffre_u_dct1d.romodatao_d2[30]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct1d.romodatao_d1[31]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[31]_output_0_0 dffre_u_dct1d.romodatao_d2[31]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct1d.romodatao_d1[32]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[32]_output_0_0 dffre_u_dct1d.romodatao_d2[32]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct1d.romodatao_d1[33]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[33]_output_0_0 dffre_u_dct1d.romodatao_d2[33]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct1d.romodatao_d1[34]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[34]_output_0_0 dffre_u_dct1d.romodatao_d2[34]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct1d.romodatao_d1[35]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[35]_output_0_0 dffre_u_dct1d.romodatao_d2[35]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct1d.romodatao_d1[36]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[36]_output_0_0 dffre_u_dct1d.romodatao_d2[36]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct1d.romodatao_d1[37]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[37]_output_0_0 dffre_u_dct1d.romodatao_d2[37]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct1d.romodatao_d1[38]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[38]_output_0_0 dffre_u_dct1d.romodatao_d2[38]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct1d.romodatao_d1[39]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[39]_output_0_0 dffre_u_dct1d.romodatao_d2[39]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct1d.romodatao_d1[40]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[40]_output_0_0 dffre_u_dct1d.romodatao_d2[40]_input_0_0
1 1
.names RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct1d.romodatao_d1[41]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[41]_output_0_0 dffre_u_dct1d.romodatao_d2[41]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct1d.romodatao_d1[42]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[42]_output_0_0 dffre_u_dct1d.romodatao_d2[42]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct1d.romodatao_d1[43]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[43]_output_0_0 dffre_u_dct1d.romodatao_d2[43]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct1d.romodatao_d1[44]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[44]_output_0_0 dffre_u_dct1d.romodatao_d2[44]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct1d.romodatao_d1[45]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[45]_output_0_0 dffre_u_dct1d.romodatao_d2[45]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct1d.romodatao_d1[46]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[46]_output_0_0 dffre_u_dct1d.romodatao_d2[46]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct1d.romodatao_d1[47]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[47]_output_0_0 dffre_u_dct1d.romodatao_d2[47]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct1d.romodatao_d1[48]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[48]_output_0_0 dffre_u_dct1d.romodatao_d2[48]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct1d.romodatao_d1[49]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[49]_output_0_0 dffre_u_dct1d.romodatao_d2[49]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct1d.romodatao_d1[50]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[50]_output_0_0 dffre_u_dct1d.romodatao_d2[50]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct1d.romodatao_d1[51]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[51]_output_0_0 dffre_u_dct1d.romodatao_d2[51]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct1d.romodatao_d1[52]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[52]_output_0_0 dffre_u_dct1d.romodatao_d2[52]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct1d.romodatao_d1[53]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[53]_output_0_0 dffre_u_dct1d.romodatao_d2[53]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct1d.romodatao_d1[54]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[54]_output_0_0 dffre_u_dct1d.romodatao_d2[54]_input_0_0
1 1
.names RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct1d.romodatao_d1[55]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d1[55]_output_0_0 dffre_u_dct1d.romodatao_d2[55]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct1d.romodatao_d1[56]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct1d.romodatao_d1[57]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct1d.romodatao_d1[58]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct1d.romodatao_d1[59]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct1d.romodatao_d1[60]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct1d.romodatao_d1[61]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct1d.romodatao_d1[62]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct1d.romodatao_d1[63]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct1d.romodatao_d1[64]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct1d.romodatao_d1[65]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct1d.romodatao_d1[66]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct1d.romodatao_d1[67]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct1d.romodatao_d1[68]_input_0_0
1 1
.names RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct1d.romodatao_d1[69]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct1d.romodatao_d1[70]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct1d.romodatao_d1[71]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct1d.romodatao_d1[72]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct1d.romodatao_d1[73]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct1d.romodatao_d1[74]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct1d.romodatao_d1[75]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct1d.romodatao_d1[76]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct1d.romodatao_d1[77]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct1d.romodatao_d1[78]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct1d.romodatao_d1[79]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct1d.romodatao_d1[80]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct1d.romodatao_d1[81]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct1d.romodatao_d1[82]_input_0_0
1 1
.names RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct1d.romodatao_d1[83]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[0]_output_0_0 dffre_u_dct1d.romodatao_d3[0]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[1]_output_0_0 dffre_u_dct1d.romodatao_d3[1]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[2]_output_0_0 dffre_u_dct1d.romodatao_d3[2]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[3]_output_0_0 dffre_u_dct1d.romodatao_d3[3]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[4]_output_0_0 dffre_u_dct1d.romodatao_d3[4]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[5]_output_0_0 dffre_u_dct1d.romodatao_d3[5]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[6]_output_0_0 dffre_u_dct1d.romodatao_d3[6]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[7]_output_0_0 dffre_u_dct1d.romodatao_d3[7]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[8]_output_0_0 dffre_u_dct1d.romodatao_d3[8]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[9]_output_0_0 dffre_u_dct1d.romodatao_d3[9]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[10]_output_0_0 dffre_u_dct1d.romodatao_d3[10]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[11]_output_0_0 dffre_u_dct1d.romodatao_d3[11]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[12]_output_0_0 dffre_u_dct1d.romodatao_d3[12]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[13]_output_0_0 dffre_u_dct1d.romodatao_d3[13]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[14]_output_0_0 dffre_u_dct1d.romodatao_d3[14]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[15]_output_0_0 dffre_u_dct1d.romodatao_d3[15]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[16]_output_0_0 dffre_u_dct1d.romodatao_d3[16]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[17]_output_0_0 dffre_u_dct1d.romodatao_d3[17]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[18]_output_0_0 dffre_u_dct1d.romodatao_d3[18]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[19]_output_0_0 dffre_u_dct1d.romodatao_d3[19]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[20]_output_0_0 dffre_u_dct1d.romodatao_d3[20]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[21]_output_0_0 dffre_u_dct1d.romodatao_d3[21]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[22]_output_0_0 dffre_u_dct1d.romodatao_d3[22]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[23]_output_0_0 dffre_u_dct1d.romodatao_d3[23]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[24]_output_0_0 dffre_u_dct1d.romodatao_d3[24]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[25]_output_0_0 dffre_u_dct1d.romodatao_d3[25]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[26]_output_0_0 dffre_u_dct1d.romodatao_d3[26]_input_0_0
1 1
.names dffre_u_dct1d.romodatao_d2[27]_output_0_0 dffre_u_dct1d.romodatao_d3[27]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[43]_output_0_0 dffre_u_dct2d.romeaddro[0]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[32]_output_0_0 dffre_u_dct2d.romeaddro[1]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[21]_output_0_0 dffre_u_dct2d.romeaddro[2]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[10]_output_0_0 dffre_u_dct2d.romeaddro[3]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[42]_output_0_0 dffre_u_dct2d.romeaddro[6]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[31]_output_0_0 dffre_u_dct2d.romeaddro[7]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[20]_output_0_0 dffre_u_dct2d.romeaddro[8]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[9]_output_0_0 dffre_u_dct2d.romeaddro[9]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[41]_output_0_0 dffre_u_dct2d.romeaddro[12]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[30]_output_0_0 dffre_u_dct2d.romeaddro[13]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[19]_output_0_0 dffre_u_dct2d.romeaddro[14]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[8]_output_0_0 dffre_u_dct2d.romeaddro[15]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[40]_output_0_0 dffre_u_dct2d.romeaddro[18]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[29]_output_0_0 dffre_u_dct2d.romeaddro[19]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[18]_output_0_0 dffre_u_dct2d.romeaddro[20]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[7]_output_0_0 dffre_u_dct2d.romeaddro[21]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[39]_output_0_0 dffre_u_dct2d.romeaddro[24]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[28]_output_0_0 dffre_u_dct2d.romeaddro[25]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[17]_output_0_0 dffre_u_dct2d.romeaddro[26]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[6]_output_0_0 dffre_u_dct2d.romeaddro[27]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[38]_output_0_0 dffre_u_dct2d.romeaddro[30]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[27]_output_0_0 dffre_u_dct2d.romeaddro[31]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[16]_output_0_0 dffre_u_dct2d.romeaddro[32]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[5]_output_0_0 dffre_u_dct2d.romeaddro[33]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[37]_output_0_0 dffre_u_dct2d.romeaddro[36]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[26]_output_0_0 dffre_u_dct2d.romeaddro[37]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[15]_output_0_0 dffre_u_dct2d.romeaddro[38]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[4]_output_0_0 dffre_u_dct2d.romeaddro[39]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[36]_output_0_0 dffre_u_dct2d.romeaddro[42]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[25]_output_0_0 dffre_u_dct2d.romeaddro[43]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[14]_output_0_0 dffre_u_dct2d.romeaddro[44]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[3]_output_0_0 dffre_u_dct2d.romeaddro[45]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[35]_output_0_0 dffre_u_dct2d.romeaddro[48]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[24]_output_0_0 dffre_u_dct2d.romeaddro[49]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[13]_output_0_0 dffre_u_dct2d.romeaddro[50]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[2]_output_0_0 dffre_u_dct2d.romeaddro[51]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[34]_output_0_0 dffre_u_dct2d.romeaddro[54]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[23]_output_0_0 dffre_u_dct2d.romeaddro[55]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[12]_output_0_0 dffre_u_dct2d.romeaddro[56]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[1]_output_0_0 dffre_u_dct2d.romeaddro[57]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[77]_output_0_0 dffre_u_dct2d.romeaddro[60]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[66]_output_0_0 dffre_u_dct2d.romeaddro[61]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[55]_output_0_0 dffre_u_dct2d.romeaddro[62]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[44]_output_0_0 dffre_u_dct2d.romeaddro[63]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[2]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[2]_output_0_0 dffre_u_dct2d.romedatao_d2[2]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[3]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[3]_output_0_0 dffre_u_dct2d.romedatao_d2[3]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[4]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[4]_output_0_0 dffre_u_dct2d.romedatao_d2[4]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[5]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[5]_output_0_0 dffre_u_dct2d.romedatao_d2[5]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[6]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[6]_output_0_0 dffre_u_dct2d.romedatao_d2[6]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[7]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[7]_output_0_0 dffre_u_dct2d.romedatao_d2[7]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[8]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[8]_output_0_0 dffre_u_dct2d.romedatao_d2[8]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[9]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[9]_output_0_0 dffre_u_dct2d.romedatao_d2[9]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[10]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[10]_output_0_0 dffre_u_dct2d.romedatao_d2[10]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[11]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[11]_output_0_0 dffre_u_dct2d.romedatao_d2[11]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[12]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[12]_output_0_0 dffre_u_dct2d.romedatao_d2[12]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[13]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[13]_output_0_0 dffre_u_dct2d.romedatao_d2[13]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[16]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[16]_output_0_0 dffre_u_dct2d.romedatao_d2[16]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[17]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[17]_output_0_0 dffre_u_dct2d.romedatao_d2[17]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[18]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[18]_output_0_0 dffre_u_dct2d.romedatao_d2[18]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[19]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[19]_output_0_0 dffre_u_dct2d.romedatao_d2[19]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[20]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[20]_output_0_0 dffre_u_dct2d.romedatao_d2[20]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[21]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[21]_output_0_0 dffre_u_dct2d.romedatao_d2[21]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[22]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[22]_output_0_0 dffre_u_dct2d.romedatao_d2[22]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[23]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[23]_output_0_0 dffre_u_dct2d.romedatao_d2[23]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[24]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[24]_output_0_0 dffre_u_dct2d.romedatao_d2[24]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[25]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[25]_output_0_0 dffre_u_dct2d.romedatao_d2[25]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[26]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[26]_output_0_0 dffre_u_dct2d.romedatao_d2[26]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[27]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[27]_output_0_0 dffre_u_dct2d.romedatao_d2[27]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[30]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[30]_output_0_0 dffre_u_dct2d.romedatao_d2[30]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[31]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[31]_output_0_0 dffre_u_dct2d.romedatao_d2[31]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[32]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[32]_output_0_0 dffre_u_dct2d.romedatao_d2[32]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[33]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[33]_output_0_0 dffre_u_dct2d.romedatao_d2[33]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[34]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[34]_output_0_0 dffre_u_dct2d.romedatao_d2[34]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[35]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[35]_output_0_0 dffre_u_dct2d.romedatao_d2[35]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[36]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[36]_output_0_0 dffre_u_dct2d.romedatao_d2[36]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[37]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[37]_output_0_0 dffre_u_dct2d.romedatao_d2[37]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[38]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[38]_output_0_0 dffre_u_dct2d.romedatao_d2[38]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[39]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[39]_output_0_0 dffre_u_dct2d.romedatao_d2[39]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[40]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[40]_output_0_0 dffre_u_dct2d.romedatao_d2[40]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[41]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[41]_output_0_0 dffre_u_dct2d.romedatao_d2[41]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[44]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[44]_output_0_0 dffre_u_dct2d.romedatao_d2[44]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[45]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[45]_output_0_0 dffre_u_dct2d.romedatao_d2[45]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[46]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[46]_output_0_0 dffre_u_dct2d.romedatao_d2[46]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[47]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[47]_output_0_0 dffre_u_dct2d.romedatao_d2[47]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[48]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[48]_output_0_0 dffre_u_dct2d.romedatao_d2[48]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[49]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[49]_output_0_0 dffre_u_dct2d.romedatao_d2[49]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[50]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[50]_output_0_0 dffre_u_dct2d.romedatao_d2[50]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[51]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[51]_output_0_0 dffre_u_dct2d.romedatao_d2[51]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[52]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[52]_output_0_0 dffre_u_dct2d.romedatao_d2[52]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[53]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[53]_output_0_0 dffre_u_dct2d.romedatao_d2[53]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[54]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[54]_output_0_0 dffre_u_dct2d.romedatao_d2[54]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[55]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[55]_output_0_0 dffre_u_dct2d.romedatao_d2[55]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[58]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[58]_output_0_0 dffre_u_dct2d.romedatao_d2[58]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[59]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[59]_output_0_0 dffre_u_dct2d.romedatao_d2[59]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[60]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[60]_output_0_0 dffre_u_dct2d.romedatao_d2[60]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[61]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[61]_output_0_0 dffre_u_dct2d.romedatao_d2[61]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[62]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[62]_output_0_0 dffre_u_dct2d.romedatao_d2[62]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[63]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[63]_output_0_0 dffre_u_dct2d.romedatao_d2[63]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[64]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[64]_output_0_0 dffre_u_dct2d.romedatao_d2[64]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[65]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[65]_output_0_0 dffre_u_dct2d.romedatao_d2[65]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[66]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[66]_output_0_0 dffre_u_dct2d.romedatao_d2[66]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[67]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[67]_output_0_0 dffre_u_dct2d.romedatao_d2[67]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[68]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[68]_output_0_0 dffre_u_dct2d.romedatao_d2[68]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[69]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[69]_output_0_0 dffre_u_dct2d.romedatao_d2[69]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[72]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[72]_output_0_0 dffre_u_dct2d.romedatao_d2[72]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[73]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[73]_output_0_0 dffre_u_dct2d.romedatao_d2[73]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[74]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[74]_output_0_0 dffre_u_dct2d.romedatao_d2[74]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[75]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[75]_output_0_0 dffre_u_dct2d.romedatao_d2[75]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[76]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[76]_output_0_0 dffre_u_dct2d.romedatao_d2[76]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[77]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[77]_output_0_0 dffre_u_dct2d.romedatao_d2[77]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[78]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[78]_output_0_0 dffre_u_dct2d.romedatao_d2[78]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[79]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[79]_output_0_0 dffre_u_dct2d.romedatao_d2[79]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[80]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[80]_output_0_0 dffre_u_dct2d.romedatao_d2[80]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[81]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[81]_output_0_0 dffre_u_dct2d.romedatao_d2[81]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[82]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[82]_output_0_0 dffre_u_dct2d.romedatao_d2[82]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[83]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d1[83]_output_0_0 dffre_u_dct2d.romedatao_d2[83]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[86]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[87]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[88]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[89]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[90]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[91]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[92]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[93]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[94]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[95]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[96]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[97]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 dffre_u_dct2d.romedatao_d1[100]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 dffre_u_dct2d.romedatao_d1[101]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 dffre_u_dct2d.romedatao_d1[102]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 dffre_u_dct2d.romedatao_d1[103]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 dffre_u_dct2d.romedatao_d1[104]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 dffre_u_dct2d.romedatao_d1[105]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 dffre_u_dct2d.romedatao_d1[106]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 dffre_u_dct2d.romedatao_d1[107]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 dffre_u_dct2d.romedatao_d1[108]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 dffre_u_dct2d.romedatao_d1[109]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 dffre_u_dct2d.romedatao_d1[110]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 dffre_u_dct2d.romedatao_d1[111]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[2]_output_0_0 dffre_u_dct2d.romedatao_d3[2]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[3]_output_0_0 dffre_u_dct2d.romedatao_d3[3]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[4]_output_0_0 dffre_u_dct2d.romedatao_d3[4]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[5]_output_0_0 dffre_u_dct2d.romedatao_d3[5]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[6]_output_0_0 dffre_u_dct2d.romedatao_d3[6]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[7]_output_0_0 dffre_u_dct2d.romedatao_d3[7]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[8]_output_0_0 dffre_u_dct2d.romedatao_d3[8]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[9]_output_0_0 dffre_u_dct2d.romedatao_d3[9]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[10]_output_0_0 dffre_u_dct2d.romedatao_d3[10]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[11]_output_0_0 dffre_u_dct2d.romedatao_d3[11]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[12]_output_0_0 dffre_u_dct2d.romedatao_d3[12]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[13]_output_0_0 dffre_u_dct2d.romedatao_d3[13]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[16]_output_0_0 dffre_u_dct2d.romedatao_d3[16]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[17]_output_0_0 dffre_u_dct2d.romedatao_d3[17]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[18]_output_0_0 dffre_u_dct2d.romedatao_d3[18]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[19]_output_0_0 dffre_u_dct2d.romedatao_d3[19]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[20]_output_0_0 dffre_u_dct2d.romedatao_d3[20]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[21]_output_0_0 dffre_u_dct2d.romedatao_d3[21]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[22]_output_0_0 dffre_u_dct2d.romedatao_d3[22]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[23]_output_0_0 dffre_u_dct2d.romedatao_d3[23]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[24]_output_0_0 dffre_u_dct2d.romedatao_d3[24]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[25]_output_0_0 dffre_u_dct2d.romedatao_d3[25]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[26]_output_0_0 dffre_u_dct2d.romedatao_d3[26]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[27]_output_0_0 dffre_u_dct2d.romedatao_d3[27]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[30]_output_0_0 dffre_u_dct2d.romedatao_d3[30]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[31]_output_0_0 dffre_u_dct2d.romedatao_d3[31]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[32]_output_0_0 dffre_u_dct2d.romedatao_d3[32]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[33]_output_0_0 dffre_u_dct2d.romedatao_d3[33]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[34]_output_0_0 dffre_u_dct2d.romedatao_d3[34]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[35]_output_0_0 dffre_u_dct2d.romedatao_d3[35]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[36]_output_0_0 dffre_u_dct2d.romedatao_d3[36]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[37]_output_0_0 dffre_u_dct2d.romedatao_d3[37]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[38]_output_0_0 dffre_u_dct2d.romedatao_d3[38]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[39]_output_0_0 dffre_u_dct2d.romedatao_d3[39]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[40]_output_0_0 dffre_u_dct2d.romedatao_d3[40]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[41]_output_0_0 dffre_u_dct2d.romedatao_d3[41]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[44]_output_0_0 dffre_u_dct2d.romedatao_d3[44]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[45]_output_0_0 dffre_u_dct2d.romedatao_d3[45]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[46]_output_0_0 dffre_u_dct2d.romedatao_d3[46]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[47]_output_0_0 dffre_u_dct2d.romedatao_d3[47]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[48]_output_0_0 dffre_u_dct2d.romedatao_d3[48]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[49]_output_0_0 dffre_u_dct2d.romedatao_d3[49]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[50]_output_0_0 dffre_u_dct2d.romedatao_d3[50]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[51]_output_0_0 dffre_u_dct2d.romedatao_d3[51]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[52]_output_0_0 dffre_u_dct2d.romedatao_d3[52]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[53]_output_0_0 dffre_u_dct2d.romedatao_d3[53]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[54]_output_0_0 dffre_u_dct2d.romedatao_d3[54]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d2[55]_output_0_0 dffre_u_dct2d.romedatao_d3[55]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[2]_output_0_0 dffre_u_dct2d.romedatao_d4[2]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[3]_output_0_0 dffre_u_dct2d.romedatao_d4[3]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[4]_output_0_0 dffre_u_dct2d.romedatao_d4[4]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[5]_output_0_0 dffre_u_dct2d.romedatao_d4[5]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[6]_output_0_0 dffre_u_dct2d.romedatao_d4[6]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[7]_output_0_0 dffre_u_dct2d.romedatao_d4[7]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[8]_output_0_0 dffre_u_dct2d.romedatao_d4[8]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[9]_output_0_0 dffre_u_dct2d.romedatao_d4[9]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[10]_output_0_0 dffre_u_dct2d.romedatao_d4[10]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[11]_output_0_0 dffre_u_dct2d.romedatao_d4[11]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[12]_output_0_0 dffre_u_dct2d.romedatao_d4[12]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[13]_output_0_0 dffre_u_dct2d.romedatao_d4[13]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[16]_output_0_0 dffre_u_dct2d.romedatao_d4[16]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[17]_output_0_0 dffre_u_dct2d.romedatao_d4[17]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[18]_output_0_0 dffre_u_dct2d.romedatao_d4[18]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[19]_output_0_0 dffre_u_dct2d.romedatao_d4[19]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[20]_output_0_0 dffre_u_dct2d.romedatao_d4[20]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[21]_output_0_0 dffre_u_dct2d.romedatao_d4[21]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[22]_output_0_0 dffre_u_dct2d.romedatao_d4[22]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[23]_output_0_0 dffre_u_dct2d.romedatao_d4[23]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[24]_output_0_0 dffre_u_dct2d.romedatao_d4[24]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[25]_output_0_0 dffre_u_dct2d.romedatao_d4[25]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[26]_output_0_0 dffre_u_dct2d.romedatao_d4[26]_input_0_0
1 1
.names dffre_u_dct2d.romedatao_d3[27]_output_0_0 dffre_u_dct2d.romedatao_d4[27]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[87]_output_0_0 dffre_u_dct2d.romoaddro[0]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[76]_output_0_0 dffre_u_dct2d.romoaddro[1]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[65]_output_0_0 dffre_u_dct2d.romoaddro[2]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[54]_output_0_0 dffre_u_dct2d.romoaddro[3]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[86]_output_0_0 dffre_u_dct2d.romoaddro[6]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[75]_output_0_0 dffre_u_dct2d.romoaddro[7]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[64]_output_0_0 dffre_u_dct2d.romoaddro[8]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[53]_output_0_0 dffre_u_dct2d.romoaddro[9]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[85]_output_0_0 dffre_u_dct2d.romoaddro[12]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[74]_output_0_0 dffre_u_dct2d.romoaddro[13]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[63]_output_0_0 dffre_u_dct2d.romoaddro[14]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[52]_output_0_0 dffre_u_dct2d.romoaddro[15]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[84]_output_0_0 dffre_u_dct2d.romoaddro[18]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[73]_output_0_0 dffre_u_dct2d.romoaddro[19]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[62]_output_0_0 dffre_u_dct2d.romoaddro[20]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[51]_output_0_0 dffre_u_dct2d.romoaddro[21]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[83]_output_0_0 dffre_u_dct2d.romoaddro[24]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[72]_output_0_0 dffre_u_dct2d.romoaddro[25]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[61]_output_0_0 dffre_u_dct2d.romoaddro[26]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[50]_output_0_0 dffre_u_dct2d.romoaddro[27]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[82]_output_0_0 dffre_u_dct2d.romoaddro[30]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[71]_output_0_0 dffre_u_dct2d.romoaddro[31]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[60]_output_0_0 dffre_u_dct2d.romoaddro[32]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[49]_output_0_0 dffre_u_dct2d.romoaddro[33]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[81]_output_0_0 dffre_u_dct2d.romoaddro[36]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[70]_output_0_0 dffre_u_dct2d.romoaddro[37]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[59]_output_0_0 dffre_u_dct2d.romoaddro[38]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[48]_output_0_0 dffre_u_dct2d.romoaddro[39]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[80]_output_0_0 dffre_u_dct2d.romoaddro[42]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[69]_output_0_0 dffre_u_dct2d.romoaddro[43]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[58]_output_0_0 dffre_u_dct2d.romoaddro[44]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[47]_output_0_0 dffre_u_dct2d.romoaddro[45]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[79]_output_0_0 dffre_u_dct2d.romoaddro[48]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[68]_output_0_0 dffre_u_dct2d.romoaddro[49]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[57]_output_0_0 dffre_u_dct2d.romoaddro[50]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[46]_output_0_0 dffre_u_dct2d.romoaddro[51]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[78]_output_0_0 dffre_u_dct2d.romoaddro[54]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[67]_output_0_0 dffre_u_dct2d.romoaddro[55]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[56]_output_0_0 dffre_u_dct2d.romoaddro[56]_input_0_0
1 1
.names dffre_u_dct2d.databuf_reg[45]_output_0_0 dffre_u_dct2d.romoaddro[57]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[0]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[0]_output_0_0 dffre_u_dct2d.romodatao_d2[0]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[1]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[1]_output_0_0 dffre_u_dct2d.romodatao_d2[1]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[2]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[2]_output_0_0 dffre_u_dct2d.romodatao_d2[2]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[3]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[3]_output_0_0 dffre_u_dct2d.romodatao_d2[3]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[4]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[4]_output_0_0 dffre_u_dct2d.romodatao_d2[4]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[5]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[5]_output_0_0 dffre_u_dct2d.romodatao_d2[5]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[6]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[6]_output_0_0 dffre_u_dct2d.romodatao_d2[6]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[7]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[7]_output_0_0 dffre_u_dct2d.romodatao_d2[7]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[8]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[8]_output_0_0 dffre_u_dct2d.romodatao_d2[8]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[9]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[9]_output_0_0 dffre_u_dct2d.romodatao_d2[9]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[10]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[10]_output_0_0 dffre_u_dct2d.romodatao_d2[10]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[11]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[11]_output_0_0 dffre_u_dct2d.romodatao_d2[11]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[12]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[12]_output_0_0 dffre_u_dct2d.romodatao_d2[12]_input_0_0
1 1
.names RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[13]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[13]_output_0_0 dffre_u_dct2d.romodatao_d2[13]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[14]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[14]_output_0_0 dffre_u_dct2d.romodatao_d2[14]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[15]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[15]_output_0_0 dffre_u_dct2d.romodatao_d2[15]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[16]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[16]_output_0_0 dffre_u_dct2d.romodatao_d2[16]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[17]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[17]_output_0_0 dffre_u_dct2d.romodatao_d2[17]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[18]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[18]_output_0_0 dffre_u_dct2d.romodatao_d2[18]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[19]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[19]_output_0_0 dffre_u_dct2d.romodatao_d2[19]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[20]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[20]_output_0_0 dffre_u_dct2d.romodatao_d2[20]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[21]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[21]_output_0_0 dffre_u_dct2d.romodatao_d2[21]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[22]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[22]_output_0_0 dffre_u_dct2d.romodatao_d2[22]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[23]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[23]_output_0_0 dffre_u_dct2d.romodatao_d2[23]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[24]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[24]_output_0_0 dffre_u_dct2d.romodatao_d2[24]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[25]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[25]_output_0_0 dffre_u_dct2d.romodatao_d2[25]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[26]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[26]_output_0_0 dffre_u_dct2d.romodatao_d2[26]_input_0_0
1 1
.names RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[27]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[27]_output_0_0 dffre_u_dct2d.romodatao_d2[27]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[28]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[28]_output_0_0 dffre_u_dct2d.romodatao_d2[28]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[29]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[29]_output_0_0 dffre_u_dct2d.romodatao_d2[29]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[30]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[30]_output_0_0 dffre_u_dct2d.romodatao_d2[30]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[31]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[31]_output_0_0 dffre_u_dct2d.romodatao_d2[31]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[32]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[32]_output_0_0 dffre_u_dct2d.romodatao_d2[32]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[33]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[33]_output_0_0 dffre_u_dct2d.romodatao_d2[33]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[34]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[34]_output_0_0 dffre_u_dct2d.romodatao_d2[34]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[35]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[35]_output_0_0 dffre_u_dct2d.romodatao_d2[35]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[36]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[36]_output_0_0 dffre_u_dct2d.romodatao_d2[36]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[37]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[37]_output_0_0 dffre_u_dct2d.romodatao_d2[37]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[38]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[38]_output_0_0 dffre_u_dct2d.romodatao_d2[38]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[39]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[39]_output_0_0 dffre_u_dct2d.romodatao_d2[39]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[40]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[40]_output_0_0 dffre_u_dct2d.romodatao_d2[40]_input_0_0
1 1
.names RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[41]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[41]_output_0_0 dffre_u_dct2d.romodatao_d2[41]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[42]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[42]_output_0_0 dffre_u_dct2d.romodatao_d2[42]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[43]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[43]_output_0_0 dffre_u_dct2d.romodatao_d2[43]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[44]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[44]_output_0_0 dffre_u_dct2d.romodatao_d2[44]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[45]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[45]_output_0_0 dffre_u_dct2d.romodatao_d2[45]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[46]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[46]_output_0_0 dffre_u_dct2d.romodatao_d2[46]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[47]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[47]_output_0_0 dffre_u_dct2d.romodatao_d2[47]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[48]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[48]_output_0_0 dffre_u_dct2d.romodatao_d2[48]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[49]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[49]_output_0_0 dffre_u_dct2d.romodatao_d2[49]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[50]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[50]_output_0_0 dffre_u_dct2d.romodatao_d2[50]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[51]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[51]_output_0_0 dffre_u_dct2d.romodatao_d2[51]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[52]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[52]_output_0_0 dffre_u_dct2d.romodatao_d2[52]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[53]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[53]_output_0_0 dffre_u_dct2d.romodatao_d2[53]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[54]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[54]_output_0_0 dffre_u_dct2d.romodatao_d2[54]_input_0_0
1 1
.names RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[55]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[55]_output_0_0 dffre_u_dct2d.romodatao_d2[55]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[56]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[56]_output_0_0 dffre_u_dct2d.romodatao_d2[56]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[57]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[57]_output_0_0 dffre_u_dct2d.romodatao_d2[57]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[58]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[58]_output_0_0 dffre_u_dct2d.romodatao_d2[58]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[59]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[59]_output_0_0 dffre_u_dct2d.romodatao_d2[59]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[60]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[60]_output_0_0 dffre_u_dct2d.romodatao_d2[60]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[61]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[61]_output_0_0 dffre_u_dct2d.romodatao_d2[61]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[62]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[62]_output_0_0 dffre_u_dct2d.romodatao_d2[62]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[63]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[63]_output_0_0 dffre_u_dct2d.romodatao_d2[63]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[64]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[64]_output_0_0 dffre_u_dct2d.romodatao_d2[64]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[65]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[65]_output_0_0 dffre_u_dct2d.romodatao_d2[65]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[66]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[66]_output_0_0 dffre_u_dct2d.romodatao_d2[66]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[67]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[67]_output_0_0 dffre_u_dct2d.romodatao_d2[67]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[68]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[68]_output_0_0 dffre_u_dct2d.romodatao_d2[68]_input_0_0
1 1
.names RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[69]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[69]_output_0_0 dffre_u_dct2d.romodatao_d2[69]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[70]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[70]_output_0_0 dffre_u_dct2d.romodatao_d2[70]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[71]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[71]_output_0_0 dffre_u_dct2d.romodatao_d2[71]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[72]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[72]_output_0_0 dffre_u_dct2d.romodatao_d2[72]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[73]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[73]_output_0_0 dffre_u_dct2d.romodatao_d2[73]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[74]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[74]_output_0_0 dffre_u_dct2d.romodatao_d2[74]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[75]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[75]_output_0_0 dffre_u_dct2d.romodatao_d2[75]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[76]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[76]_output_0_0 dffre_u_dct2d.romodatao_d2[76]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[77]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[77]_output_0_0 dffre_u_dct2d.romodatao_d2[77]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[78]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[78]_output_0_0 dffre_u_dct2d.romodatao_d2[78]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[79]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[79]_output_0_0 dffre_u_dct2d.romodatao_d2[79]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[80]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[80]_output_0_0 dffre_u_dct2d.romodatao_d2[80]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[81]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[81]_output_0_0 dffre_u_dct2d.romodatao_d2[81]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[82]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[82]_output_0_0 dffre_u_dct2d.romodatao_d2[82]_input_0_0
1 1
.names RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[83]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d1[83]_output_0_0 dffre_u_dct2d.romodatao_d2[83]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[84]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[85]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[86]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[87]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[88]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[89]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[90]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[91]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[92]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[93]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[94]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[95]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[96]_input_0_0
1 1
.names RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[97]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 dffre_u_dct2d.romodatao_d1[98]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 dffre_u_dct2d.romodatao_d1[99]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 dffre_u_dct2d.romodatao_d1[100]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 dffre_u_dct2d.romodatao_d1[101]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 dffre_u_dct2d.romodatao_d1[102]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 dffre_u_dct2d.romodatao_d1[103]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 dffre_u_dct2d.romodatao_d1[104]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 dffre_u_dct2d.romodatao_d1[105]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 dffre_u_dct2d.romodatao_d1[106]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 dffre_u_dct2d.romodatao_d1[107]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 dffre_u_dct2d.romodatao_d1[108]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 dffre_u_dct2d.romodatao_d1[109]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 dffre_u_dct2d.romodatao_d1[110]_input_0_0
1 1
.names RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 dffre_u_dct2d.romodatao_d1[111]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[0]_output_0_0 dffre_u_dct2d.romodatao_d3[0]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[1]_output_0_0 dffre_u_dct2d.romodatao_d3[1]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[2]_output_0_0 dffre_u_dct2d.romodatao_d3[2]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[3]_output_0_0 dffre_u_dct2d.romodatao_d3[3]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[4]_output_0_0 dffre_u_dct2d.romodatao_d3[4]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[5]_output_0_0 dffre_u_dct2d.romodatao_d3[5]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[6]_output_0_0 dffre_u_dct2d.romodatao_d3[6]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[7]_output_0_0 dffre_u_dct2d.romodatao_d3[7]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[8]_output_0_0 dffre_u_dct2d.romodatao_d3[8]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[9]_output_0_0 dffre_u_dct2d.romodatao_d3[9]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[10]_output_0_0 dffre_u_dct2d.romodatao_d3[10]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[11]_output_0_0 dffre_u_dct2d.romodatao_d3[11]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[12]_output_0_0 dffre_u_dct2d.romodatao_d3[12]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[13]_output_0_0 dffre_u_dct2d.romodatao_d3[13]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[14]_output_0_0 dffre_u_dct2d.romodatao_d3[14]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[15]_output_0_0 dffre_u_dct2d.romodatao_d3[15]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[16]_output_0_0 dffre_u_dct2d.romodatao_d3[16]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[17]_output_0_0 dffre_u_dct2d.romodatao_d3[17]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[18]_output_0_0 dffre_u_dct2d.romodatao_d3[18]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[19]_output_0_0 dffre_u_dct2d.romodatao_d3[19]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[20]_output_0_0 dffre_u_dct2d.romodatao_d3[20]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[21]_output_0_0 dffre_u_dct2d.romodatao_d3[21]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[22]_output_0_0 dffre_u_dct2d.romodatao_d3[22]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[23]_output_0_0 dffre_u_dct2d.romodatao_d3[23]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[24]_output_0_0 dffre_u_dct2d.romodatao_d3[24]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[25]_output_0_0 dffre_u_dct2d.romodatao_d3[25]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[26]_output_0_0 dffre_u_dct2d.romodatao_d3[26]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[27]_output_0_0 dffre_u_dct2d.romodatao_d3[27]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[28]_output_0_0 dffre_u_dct2d.romodatao_d3[28]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[29]_output_0_0 dffre_u_dct2d.romodatao_d3[29]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[30]_output_0_0 dffre_u_dct2d.romodatao_d3[30]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[31]_output_0_0 dffre_u_dct2d.romodatao_d3[31]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[32]_output_0_0 dffre_u_dct2d.romodatao_d3[32]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[33]_output_0_0 dffre_u_dct2d.romodatao_d3[33]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[34]_output_0_0 dffre_u_dct2d.romodatao_d3[34]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[35]_output_0_0 dffre_u_dct2d.romodatao_d3[35]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[36]_output_0_0 dffre_u_dct2d.romodatao_d3[36]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[37]_output_0_0 dffre_u_dct2d.romodatao_d3[37]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[38]_output_0_0 dffre_u_dct2d.romodatao_d3[38]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[39]_output_0_0 dffre_u_dct2d.romodatao_d3[39]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[40]_output_0_0 dffre_u_dct2d.romodatao_d3[40]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[41]_output_0_0 dffre_u_dct2d.romodatao_d3[41]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[42]_output_0_0 dffre_u_dct2d.romodatao_d3[42]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[43]_output_0_0 dffre_u_dct2d.romodatao_d3[43]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[44]_output_0_0 dffre_u_dct2d.romodatao_d3[44]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[45]_output_0_0 dffre_u_dct2d.romodatao_d3[45]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[46]_output_0_0 dffre_u_dct2d.romodatao_d3[46]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[47]_output_0_0 dffre_u_dct2d.romodatao_d3[47]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[48]_output_0_0 dffre_u_dct2d.romodatao_d3[48]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[49]_output_0_0 dffre_u_dct2d.romodatao_d3[49]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[50]_output_0_0 dffre_u_dct2d.romodatao_d3[50]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[51]_output_0_0 dffre_u_dct2d.romodatao_d3[51]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[52]_output_0_0 dffre_u_dct2d.romodatao_d3[52]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[53]_output_0_0 dffre_u_dct2d.romodatao_d3[53]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[54]_output_0_0 dffre_u_dct2d.romodatao_d3[54]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d2[55]_output_0_0 dffre_u_dct2d.romodatao_d3[55]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[0]_output_0_0 dffre_u_dct2d.romodatao_d4[0]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[1]_output_0_0 dffre_u_dct2d.romodatao_d4[1]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[2]_output_0_0 dffre_u_dct2d.romodatao_d4[2]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[3]_output_0_0 dffre_u_dct2d.romodatao_d4[3]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[4]_output_0_0 dffre_u_dct2d.romodatao_d4[4]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[5]_output_0_0 dffre_u_dct2d.romodatao_d4[5]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[6]_output_0_0 dffre_u_dct2d.romodatao_d4[6]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[7]_output_0_0 dffre_u_dct2d.romodatao_d4[7]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[8]_output_0_0 dffre_u_dct2d.romodatao_d4[8]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[9]_output_0_0 dffre_u_dct2d.romodatao_d4[9]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[10]_output_0_0 dffre_u_dct2d.romodatao_d4[10]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[11]_output_0_0 dffre_u_dct2d.romodatao_d4[11]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[12]_output_0_0 dffre_u_dct2d.romodatao_d4[12]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[13]_output_0_0 dffre_u_dct2d.romodatao_d4[13]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[14]_output_0_0 dffre_u_dct2d.romodatao_d4[14]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[15]_output_0_0 dffre_u_dct2d.romodatao_d4[15]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[16]_output_0_0 dffre_u_dct2d.romodatao_d4[16]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[17]_output_0_0 dffre_u_dct2d.romodatao_d4[17]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[18]_output_0_0 dffre_u_dct2d.romodatao_d4[18]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[19]_output_0_0 dffre_u_dct2d.romodatao_d4[19]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[20]_output_0_0 dffre_u_dct2d.romodatao_d4[20]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[21]_output_0_0 dffre_u_dct2d.romodatao_d4[21]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[22]_output_0_0 dffre_u_dct2d.romodatao_d4[22]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[23]_output_0_0 dffre_u_dct2d.romodatao_d4[23]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[24]_output_0_0 dffre_u_dct2d.romodatao_d4[24]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[25]_output_0_0 dffre_u_dct2d.romodatao_d4[25]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[26]_output_0_0 dffre_u_dct2d.romodatao_d4[26]_input_0_0
1 1
.names dffre_u_dct2d.romodatao_d3[27]_output_0_0 dffre_u_dct2d.romodatao_d4[27]_input_0_0
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=__vpr__unconn0 \
    RDATA_A1[11]=__vpr__unconn1 \
    RDATA_A1[12]=__vpr__unconn2 \
    RDATA_A1[13]=__vpr__unconn3 \
    RDATA_A1[14]=__vpr__unconn4 \
    RDATA_A1[15]=__vpr__unconn5 \
    RDATA_A1[16]=__vpr__unconn6 \
    RDATA_A1[17]=__vpr__unconn7 \
    RDATA_A2[0]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap705\bram_u2_ram.mem.0.0_u1_ram.mem.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=__vpr__unconn8 \
    RDATA_A2[11]=__vpr__unconn9 \
    RDATA_A2[12]=__vpr__unconn10 \
    RDATA_A2[13]=__vpr__unconn11 \
    RDATA_A2[14]=__vpr__unconn12 \
    RDATA_A2[15]=__vpr__unconn13 \
    RDATA_A2[16]=__vpr__unconn14 \
    RDATA_A2[17]=__vpr__unconn15 \
    RDATA_B1[0]=__vpr__unconn16 \
    RDATA_B1[1]=__vpr__unconn17 \
    RDATA_B1[2]=__vpr__unconn18 \
    RDATA_B1[3]=__vpr__unconn19 \
    RDATA_B1[4]=__vpr__unconn20 \
    RDATA_B1[5]=__vpr__unconn21 \
    RDATA_B1[6]=__vpr__unconn22 \
    RDATA_B1[7]=__vpr__unconn23 \
    RDATA_B1[8]=__vpr__unconn24 \
    RDATA_B1[9]=__vpr__unconn25 \
    RDATA_B1[10]=__vpr__unconn26 \
    RDATA_B1[11]=__vpr__unconn27 \
    RDATA_B1[12]=__vpr__unconn28 \
    RDATA_B1[13]=__vpr__unconn29 \
    RDATA_B1[14]=__vpr__unconn30 \
    RDATA_B1[15]=__vpr__unconn31 \
    RDATA_B1[16]=__vpr__unconn32 \
    RDATA_B1[17]=__vpr__unconn33 \
    RDATA_B2[0]=__vpr__unconn34 \
    RDATA_B2[1]=__vpr__unconn35 \
    RDATA_B2[2]=__vpr__unconn36 \
    RDATA_B2[3]=__vpr__unconn37 \
    RDATA_B2[4]=__vpr__unconn38 \
    RDATA_B2[5]=__vpr__unconn39 \
    RDATA_B2[6]=__vpr__unconn40 \
    RDATA_B2[7]=__vpr__unconn41 \
    RDATA_B2[8]=__vpr__unconn42 \
    RDATA_B2[9]=__vpr__unconn43 \
    RDATA_B2[10]=__vpr__unconn44 \
    RDATA_B2[11]=__vpr__unconn45 \
    RDATA_B2[12]=__vpr__unconn46 \
    RDATA_B2[13]=__vpr__unconn47 \
    RDATA_B2[14]=__vpr__unconn48 \
    RDATA_B2[15]=__vpr__unconn49 \
    RDATA_B2[16]=__vpr__unconn50 \
    RDATA_B2[17]=__vpr__unconn51
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=__vpr__unconn52 \
    RDATA_A1[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn53 \
    RDATA_A1[13]=__vpr__unconn54 \
    RDATA_A1[14]=__vpr__unconn55 \
    RDATA_A1[15]=__vpr__unconn56 \
    RDATA_A1[16]=__vpr__unconn57 \
    RDATA_A1[17]=__vpr__unconn58 \
    RDATA_A2[0]=__vpr__unconn59 \
    RDATA_A2[1]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap704\bram_g_rom_st1:1.u1_rome.1307.0.0_g_rom_st1:1.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn60 \
    RDATA_A2[15]=__vpr__unconn61 \
    RDATA_A2[16]=__vpr__unconn62 \
    RDATA_A2[17]=__vpr__unconn63 \
    RDATA_B1[0]=__vpr__unconn64 \
    RDATA_B1[1]=__vpr__unconn65 \
    RDATA_B1[2]=__vpr__unconn66 \
    RDATA_B1[3]=__vpr__unconn67 \
    RDATA_B1[4]=__vpr__unconn68 \
    RDATA_B1[5]=__vpr__unconn69 \
    RDATA_B1[6]=__vpr__unconn70 \
    RDATA_B1[7]=__vpr__unconn71 \
    RDATA_B1[8]=__vpr__unconn72 \
    RDATA_B1[9]=__vpr__unconn73 \
    RDATA_B1[10]=__vpr__unconn74 \
    RDATA_B1[11]=__vpr__unconn75 \
    RDATA_B1[12]=__vpr__unconn76 \
    RDATA_B1[13]=__vpr__unconn77 \
    RDATA_B1[14]=__vpr__unconn78 \
    RDATA_B1[15]=__vpr__unconn79 \
    RDATA_B1[16]=__vpr__unconn80 \
    RDATA_B1[17]=__vpr__unconn81 \
    RDATA_B2[0]=__vpr__unconn82 \
    RDATA_B2[1]=__vpr__unconn83 \
    RDATA_B2[2]=__vpr__unconn84 \
    RDATA_B2[3]=__vpr__unconn85 \
    RDATA_B2[4]=__vpr__unconn86 \
    RDATA_B2[5]=__vpr__unconn87 \
    RDATA_B2[6]=__vpr__unconn88 \
    RDATA_B2[7]=__vpr__unconn89 \
    RDATA_B2[8]=__vpr__unconn90 \
    RDATA_B2[9]=__vpr__unconn91 \
    RDATA_B2[10]=__vpr__unconn92 \
    RDATA_B2[11]=__vpr__unconn93 \
    RDATA_B2[12]=__vpr__unconn94 \
    RDATA_B2[13]=__vpr__unconn95 \
    RDATA_B2[14]=__vpr__unconn96 \
    RDATA_B2[15]=__vpr__unconn97 \
    RDATA_B2[16]=__vpr__unconn98 \
    RDATA_B2[17]=__vpr__unconn99
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn100 \
    RDATA_A1[13]=__vpr__unconn101 \
    RDATA_A1[14]=__vpr__unconn102 \
    RDATA_A1[15]=__vpr__unconn103 \
    RDATA_A1[16]=__vpr__unconn104 \
    RDATA_A1[17]=__vpr__unconn105 \
    RDATA_A2[0]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap706\bram_g_rom_st1:2.u1_rome.1307.0.0_g_rom_st1:2.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn106 \
    RDATA_A2[15]=__vpr__unconn107 \
    RDATA_A2[16]=__vpr__unconn108 \
    RDATA_A2[17]=__vpr__unconn109 \
    RDATA_B1[0]=__vpr__unconn110 \
    RDATA_B1[1]=__vpr__unconn111 \
    RDATA_B1[2]=__vpr__unconn112 \
    RDATA_B1[3]=__vpr__unconn113 \
    RDATA_B1[4]=__vpr__unconn114 \
    RDATA_B1[5]=__vpr__unconn115 \
    RDATA_B1[6]=__vpr__unconn116 \
    RDATA_B1[7]=__vpr__unconn117 \
    RDATA_B1[8]=__vpr__unconn118 \
    RDATA_B1[9]=__vpr__unconn119 \
    RDATA_B1[10]=__vpr__unconn120 \
    RDATA_B1[11]=__vpr__unconn121 \
    RDATA_B1[12]=__vpr__unconn122 \
    RDATA_B1[13]=__vpr__unconn123 \
    RDATA_B1[14]=__vpr__unconn124 \
    RDATA_B1[15]=__vpr__unconn125 \
    RDATA_B1[16]=__vpr__unconn126 \
    RDATA_B1[17]=__vpr__unconn127 \
    RDATA_B2[0]=__vpr__unconn128 \
    RDATA_B2[1]=__vpr__unconn129 \
    RDATA_B2[2]=__vpr__unconn130 \
    RDATA_B2[3]=__vpr__unconn131 \
    RDATA_B2[4]=__vpr__unconn132 \
    RDATA_B2[5]=__vpr__unconn133 \
    RDATA_B2[6]=__vpr__unconn134 \
    RDATA_B2[7]=__vpr__unconn135 \
    RDATA_B2[8]=__vpr__unconn136 \
    RDATA_B2[9]=__vpr__unconn137 \
    RDATA_B2[10]=__vpr__unconn138 \
    RDATA_B2[11]=__vpr__unconn139 \
    RDATA_B2[12]=__vpr__unconn140 \
    RDATA_B2[13]=__vpr__unconn141 \
    RDATA_B2[14]=__vpr__unconn142 \
    RDATA_B2[15]=__vpr__unconn143 \
    RDATA_B2[16]=__vpr__unconn144 \
    RDATA_B2[17]=__vpr__unconn145
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn146 \
    RDATA_A1[13]=__vpr__unconn147 \
    RDATA_A1[14]=__vpr__unconn148 \
    RDATA_A1[15]=__vpr__unconn149 \
    RDATA_A1[16]=__vpr__unconn150 \
    RDATA_A1[17]=__vpr__unconn151 \
    RDATA_A2[0]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap707\bram_g_rom_st1:3.u1_rome.1307.0.0_g_rom_st1:3.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn152 \
    RDATA_A2[15]=__vpr__unconn153 \
    RDATA_A2[16]=__vpr__unconn154 \
    RDATA_A2[17]=__vpr__unconn155 \
    RDATA_B1[0]=__vpr__unconn156 \
    RDATA_B1[1]=__vpr__unconn157 \
    RDATA_B1[2]=__vpr__unconn158 \
    RDATA_B1[3]=__vpr__unconn159 \
    RDATA_B1[4]=__vpr__unconn160 \
    RDATA_B1[5]=__vpr__unconn161 \
    RDATA_B1[6]=__vpr__unconn162 \
    RDATA_B1[7]=__vpr__unconn163 \
    RDATA_B1[8]=__vpr__unconn164 \
    RDATA_B1[9]=__vpr__unconn165 \
    RDATA_B1[10]=__vpr__unconn166 \
    RDATA_B1[11]=__vpr__unconn167 \
    RDATA_B1[12]=__vpr__unconn168 \
    RDATA_B1[13]=__vpr__unconn169 \
    RDATA_B1[14]=__vpr__unconn170 \
    RDATA_B1[15]=__vpr__unconn171 \
    RDATA_B1[16]=__vpr__unconn172 \
    RDATA_B1[17]=__vpr__unconn173 \
    RDATA_B2[0]=__vpr__unconn174 \
    RDATA_B2[1]=__vpr__unconn175 \
    RDATA_B2[2]=__vpr__unconn176 \
    RDATA_B2[3]=__vpr__unconn177 \
    RDATA_B2[4]=__vpr__unconn178 \
    RDATA_B2[5]=__vpr__unconn179 \
    RDATA_B2[6]=__vpr__unconn180 \
    RDATA_B2[7]=__vpr__unconn181 \
    RDATA_B2[8]=__vpr__unconn182 \
    RDATA_B2[9]=__vpr__unconn183 \
    RDATA_B2[10]=__vpr__unconn184 \
    RDATA_B2[11]=__vpr__unconn185 \
    RDATA_B2[12]=__vpr__unconn186 \
    RDATA_B2[13]=__vpr__unconn187 \
    RDATA_B2[14]=__vpr__unconn188 \
    RDATA_B2[15]=__vpr__unconn189 \
    RDATA_B2[16]=__vpr__unconn190 \
    RDATA_B2[17]=__vpr__unconn191
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn192 \
    RDATA_A1[13]=__vpr__unconn193 \
    RDATA_A1[14]=__vpr__unconn194 \
    RDATA_A1[15]=__vpr__unconn195 \
    RDATA_A1[16]=__vpr__unconn196 \
    RDATA_A1[17]=__vpr__unconn197 \
    RDATA_A2[0]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap708\bram_g_rom_st1:4.u1_rome.1307.0.0_g_rom_st1:4.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn198 \
    RDATA_A2[15]=__vpr__unconn199 \
    RDATA_A2[16]=__vpr__unconn200 \
    RDATA_A2[17]=__vpr__unconn201 \
    RDATA_B1[0]=__vpr__unconn202 \
    RDATA_B1[1]=__vpr__unconn203 \
    RDATA_B1[2]=__vpr__unconn204 \
    RDATA_B1[3]=__vpr__unconn205 \
    RDATA_B1[4]=__vpr__unconn206 \
    RDATA_B1[5]=__vpr__unconn207 \
    RDATA_B1[6]=__vpr__unconn208 \
    RDATA_B1[7]=__vpr__unconn209 \
    RDATA_B1[8]=__vpr__unconn210 \
    RDATA_B1[9]=__vpr__unconn211 \
    RDATA_B1[10]=__vpr__unconn212 \
    RDATA_B1[11]=__vpr__unconn213 \
    RDATA_B1[12]=__vpr__unconn214 \
    RDATA_B1[13]=__vpr__unconn215 \
    RDATA_B1[14]=__vpr__unconn216 \
    RDATA_B1[15]=__vpr__unconn217 \
    RDATA_B1[16]=__vpr__unconn218 \
    RDATA_B1[17]=__vpr__unconn219 \
    RDATA_B2[0]=__vpr__unconn220 \
    RDATA_B2[1]=__vpr__unconn221 \
    RDATA_B2[2]=__vpr__unconn222 \
    RDATA_B2[3]=__vpr__unconn223 \
    RDATA_B2[4]=__vpr__unconn224 \
    RDATA_B2[5]=__vpr__unconn225 \
    RDATA_B2[6]=__vpr__unconn226 \
    RDATA_B2[7]=__vpr__unconn227 \
    RDATA_B2[8]=__vpr__unconn228 \
    RDATA_B2[9]=__vpr__unconn229 \
    RDATA_B2[10]=__vpr__unconn230 \
    RDATA_B2[11]=__vpr__unconn231 \
    RDATA_B2[12]=__vpr__unconn232 \
    RDATA_B2[13]=__vpr__unconn233 \
    RDATA_B2[14]=__vpr__unconn234 \
    RDATA_B2[15]=__vpr__unconn235 \
    RDATA_B2[16]=__vpr__unconn236 \
    RDATA_B2[17]=__vpr__unconn237
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn238 \
    RDATA_A1[13]=__vpr__unconn239 \
    RDATA_A1[14]=__vpr__unconn240 \
    RDATA_A1[15]=__vpr__unconn241 \
    RDATA_A1[16]=__vpr__unconn242 \
    RDATA_A1[17]=__vpr__unconn243 \
    RDATA_A2[0]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap709\bram_g_rom_st1:5.u1_rome.1307.0.0_g_rom_st1:5.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn244 \
    RDATA_A2[15]=__vpr__unconn245 \
    RDATA_A2[16]=__vpr__unconn246 \
    RDATA_A2[17]=__vpr__unconn247 \
    RDATA_B1[0]=__vpr__unconn248 \
    RDATA_B1[1]=__vpr__unconn249 \
    RDATA_B1[2]=__vpr__unconn250 \
    RDATA_B1[3]=__vpr__unconn251 \
    RDATA_B1[4]=__vpr__unconn252 \
    RDATA_B1[5]=__vpr__unconn253 \
    RDATA_B1[6]=__vpr__unconn254 \
    RDATA_B1[7]=__vpr__unconn255 \
    RDATA_B1[8]=__vpr__unconn256 \
    RDATA_B1[9]=__vpr__unconn257 \
    RDATA_B1[10]=__vpr__unconn258 \
    RDATA_B1[11]=__vpr__unconn259 \
    RDATA_B1[12]=__vpr__unconn260 \
    RDATA_B1[13]=__vpr__unconn261 \
    RDATA_B1[14]=__vpr__unconn262 \
    RDATA_B1[15]=__vpr__unconn263 \
    RDATA_B1[16]=__vpr__unconn264 \
    RDATA_B1[17]=__vpr__unconn265 \
    RDATA_B2[0]=__vpr__unconn266 \
    RDATA_B2[1]=__vpr__unconn267 \
    RDATA_B2[2]=__vpr__unconn268 \
    RDATA_B2[3]=__vpr__unconn269 \
    RDATA_B2[4]=__vpr__unconn270 \
    RDATA_B2[5]=__vpr__unconn271 \
    RDATA_B2[6]=__vpr__unconn272 \
    RDATA_B2[7]=__vpr__unconn273 \
    RDATA_B2[8]=__vpr__unconn274 \
    RDATA_B2[9]=__vpr__unconn275 \
    RDATA_B2[10]=__vpr__unconn276 \
    RDATA_B2[11]=__vpr__unconn277 \
    RDATA_B2[12]=__vpr__unconn278 \
    RDATA_B2[13]=__vpr__unconn279 \
    RDATA_B2[14]=__vpr__unconn280 \
    RDATA_B2[15]=__vpr__unconn281 \
    RDATA_B2[16]=__vpr__unconn282 \
    RDATA_B2[17]=__vpr__unconn283
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn284 \
    RDATA_A1[13]=__vpr__unconn285 \
    RDATA_A1[14]=__vpr__unconn286 \
    RDATA_A1[15]=__vpr__unconn287 \
    RDATA_A1[16]=__vpr__unconn288 \
    RDATA_A1[17]=__vpr__unconn289 \
    RDATA_A2[0]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap710\bram_g_rom_st1:6.u1_rome.1307.0.0_g_rom_st1:6.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn290 \
    RDATA_A2[15]=__vpr__unconn291 \
    RDATA_A2[16]=__vpr__unconn292 \
    RDATA_A2[17]=__vpr__unconn293 \
    RDATA_B1[0]=__vpr__unconn294 \
    RDATA_B1[1]=__vpr__unconn295 \
    RDATA_B1[2]=__vpr__unconn296 \
    RDATA_B1[3]=__vpr__unconn297 \
    RDATA_B1[4]=__vpr__unconn298 \
    RDATA_B1[5]=__vpr__unconn299 \
    RDATA_B1[6]=__vpr__unconn300 \
    RDATA_B1[7]=__vpr__unconn301 \
    RDATA_B1[8]=__vpr__unconn302 \
    RDATA_B1[9]=__vpr__unconn303 \
    RDATA_B1[10]=__vpr__unconn304 \
    RDATA_B1[11]=__vpr__unconn305 \
    RDATA_B1[12]=__vpr__unconn306 \
    RDATA_B1[13]=__vpr__unconn307 \
    RDATA_B1[14]=__vpr__unconn308 \
    RDATA_B1[15]=__vpr__unconn309 \
    RDATA_B1[16]=__vpr__unconn310 \
    RDATA_B1[17]=__vpr__unconn311 \
    RDATA_B2[0]=__vpr__unconn312 \
    RDATA_B2[1]=__vpr__unconn313 \
    RDATA_B2[2]=__vpr__unconn314 \
    RDATA_B2[3]=__vpr__unconn315 \
    RDATA_B2[4]=__vpr__unconn316 \
    RDATA_B2[5]=__vpr__unconn317 \
    RDATA_B2[6]=__vpr__unconn318 \
    RDATA_B2[7]=__vpr__unconn319 \
    RDATA_B2[8]=__vpr__unconn320 \
    RDATA_B2[9]=__vpr__unconn321 \
    RDATA_B2[10]=__vpr__unconn322 \
    RDATA_B2[11]=__vpr__unconn323 \
    RDATA_B2[12]=__vpr__unconn324 \
    RDATA_B2[13]=__vpr__unconn325 \
    RDATA_B2[14]=__vpr__unconn326 \
    RDATA_B2[15]=__vpr__unconn327 \
    RDATA_B2[16]=__vpr__unconn328 \
    RDATA_B2[17]=__vpr__unconn329
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn330 \
    RDATA_A1[13]=__vpr__unconn331 \
    RDATA_A1[14]=__vpr__unconn332 \
    RDATA_A1[15]=__vpr__unconn333 \
    RDATA_A1[16]=__vpr__unconn334 \
    RDATA_A1[17]=__vpr__unconn335 \
    RDATA_A2[0]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap711\bram_g_rom_st1:7.u1_rome.1307.0.0_g_rom_st1:7.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn336 \
    RDATA_A2[15]=__vpr__unconn337 \
    RDATA_A2[16]=__vpr__unconn338 \
    RDATA_A2[17]=__vpr__unconn339 \
    RDATA_B1[0]=__vpr__unconn340 \
    RDATA_B1[1]=__vpr__unconn341 \
    RDATA_B1[2]=__vpr__unconn342 \
    RDATA_B1[3]=__vpr__unconn343 \
    RDATA_B1[4]=__vpr__unconn344 \
    RDATA_B1[5]=__vpr__unconn345 \
    RDATA_B1[6]=__vpr__unconn346 \
    RDATA_B1[7]=__vpr__unconn347 \
    RDATA_B1[8]=__vpr__unconn348 \
    RDATA_B1[9]=__vpr__unconn349 \
    RDATA_B1[10]=__vpr__unconn350 \
    RDATA_B1[11]=__vpr__unconn351 \
    RDATA_B1[12]=__vpr__unconn352 \
    RDATA_B1[13]=__vpr__unconn353 \
    RDATA_B1[14]=__vpr__unconn354 \
    RDATA_B1[15]=__vpr__unconn355 \
    RDATA_B1[16]=__vpr__unconn356 \
    RDATA_B1[17]=__vpr__unconn357 \
    RDATA_B2[0]=__vpr__unconn358 \
    RDATA_B2[1]=__vpr__unconn359 \
    RDATA_B2[2]=__vpr__unconn360 \
    RDATA_B2[3]=__vpr__unconn361 \
    RDATA_B2[4]=__vpr__unconn362 \
    RDATA_B2[5]=__vpr__unconn363 \
    RDATA_B2[6]=__vpr__unconn364 \
    RDATA_B2[7]=__vpr__unconn365 \
    RDATA_B2[8]=__vpr__unconn366 \
    RDATA_B2[9]=__vpr__unconn367 \
    RDATA_B2[10]=__vpr__unconn368 \
    RDATA_B2[11]=__vpr__unconn369 \
    RDATA_B2[12]=__vpr__unconn370 \
    RDATA_B2[13]=__vpr__unconn371 \
    RDATA_B2[14]=__vpr__unconn372 \
    RDATA_B2[15]=__vpr__unconn373 \
    RDATA_B2[16]=__vpr__unconn374 \
    RDATA_B2[17]=__vpr__unconn375
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn376 \
    RDATA_A1[13]=__vpr__unconn377 \
    RDATA_A1[14]=__vpr__unconn378 \
    RDATA_A1[15]=__vpr__unconn379 \
    RDATA_A1[16]=__vpr__unconn380 \
    RDATA_A1[17]=__vpr__unconn381 \
    RDATA_A2[0]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap712\bram_g_rom_st1:8.u1_rome.1307.0.0_g_rom_st1:8.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn382 \
    RDATA_A2[15]=__vpr__unconn383 \
    RDATA_A2[16]=__vpr__unconn384 \
    RDATA_A2[17]=__vpr__unconn385 \
    RDATA_B1[0]=__vpr__unconn386 \
    RDATA_B1[1]=__vpr__unconn387 \
    RDATA_B1[2]=__vpr__unconn388 \
    RDATA_B1[3]=__vpr__unconn389 \
    RDATA_B1[4]=__vpr__unconn390 \
    RDATA_B1[5]=__vpr__unconn391 \
    RDATA_B1[6]=__vpr__unconn392 \
    RDATA_B1[7]=__vpr__unconn393 \
    RDATA_B1[8]=__vpr__unconn394 \
    RDATA_B1[9]=__vpr__unconn395 \
    RDATA_B1[10]=__vpr__unconn396 \
    RDATA_B1[11]=__vpr__unconn397 \
    RDATA_B1[12]=__vpr__unconn398 \
    RDATA_B1[13]=__vpr__unconn399 \
    RDATA_B1[14]=__vpr__unconn400 \
    RDATA_B1[15]=__vpr__unconn401 \
    RDATA_B1[16]=__vpr__unconn402 \
    RDATA_B1[17]=__vpr__unconn403 \
    RDATA_B2[0]=__vpr__unconn404 \
    RDATA_B2[1]=__vpr__unconn405 \
    RDATA_B2[2]=__vpr__unconn406 \
    RDATA_B2[3]=__vpr__unconn407 \
    RDATA_B2[4]=__vpr__unconn408 \
    RDATA_B2[5]=__vpr__unconn409 \
    RDATA_B2[6]=__vpr__unconn410 \
    RDATA_B2[7]=__vpr__unconn411 \
    RDATA_B2[8]=__vpr__unconn412 \
    RDATA_B2[9]=__vpr__unconn413 \
    RDATA_B2[10]=__vpr__unconn414 \
    RDATA_B2[11]=__vpr__unconn415 \
    RDATA_B2[12]=__vpr__unconn416 \
    RDATA_B2[13]=__vpr__unconn417 \
    RDATA_B2[14]=__vpr__unconn418 \
    RDATA_B2[15]=__vpr__unconn419 \
    RDATA_B2[16]=__vpr__unconn420 \
    RDATA_B2[17]=__vpr__unconn421
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn422 \
    RDATA_A1[13]=__vpr__unconn423 \
    RDATA_A1[14]=__vpr__unconn424 \
    RDATA_A1[15]=__vpr__unconn425 \
    RDATA_A1[16]=__vpr__unconn426 \
    RDATA_A1[17]=__vpr__unconn427 \
    RDATA_A2[0]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap713\bram_g_rom_st1:9.u1_rome.1307.0.0_g_rom_st1:9.u1_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn428 \
    RDATA_A2[15]=__vpr__unconn429 \
    RDATA_A2[16]=__vpr__unconn430 \
    RDATA_A2[17]=__vpr__unconn431 \
    RDATA_B1[0]=__vpr__unconn432 \
    RDATA_B1[1]=__vpr__unconn433 \
    RDATA_B1[2]=__vpr__unconn434 \
    RDATA_B1[3]=__vpr__unconn435 \
    RDATA_B1[4]=__vpr__unconn436 \
    RDATA_B1[5]=__vpr__unconn437 \
    RDATA_B1[6]=__vpr__unconn438 \
    RDATA_B1[7]=__vpr__unconn439 \
    RDATA_B1[8]=__vpr__unconn440 \
    RDATA_B1[9]=__vpr__unconn441 \
    RDATA_B1[10]=__vpr__unconn442 \
    RDATA_B1[11]=__vpr__unconn443 \
    RDATA_B1[12]=__vpr__unconn444 \
    RDATA_B1[13]=__vpr__unconn445 \
    RDATA_B1[14]=__vpr__unconn446 \
    RDATA_B1[15]=__vpr__unconn447 \
    RDATA_B1[16]=__vpr__unconn448 \
    RDATA_B1[17]=__vpr__unconn449 \
    RDATA_B2[0]=__vpr__unconn450 \
    RDATA_B2[1]=__vpr__unconn451 \
    RDATA_B2[2]=__vpr__unconn452 \
    RDATA_B2[3]=__vpr__unconn453 \
    RDATA_B2[4]=__vpr__unconn454 \
    RDATA_B2[5]=__vpr__unconn455 \
    RDATA_B2[6]=__vpr__unconn456 \
    RDATA_B2[7]=__vpr__unconn457 \
    RDATA_B2[8]=__vpr__unconn458 \
    RDATA_B2[9]=__vpr__unconn459 \
    RDATA_B2[10]=__vpr__unconn460 \
    RDATA_B2[11]=__vpr__unconn461 \
    RDATA_B2[12]=__vpr__unconn462 \
    RDATA_B2[13]=__vpr__unconn463 \
    RDATA_B2[14]=__vpr__unconn464 \
    RDATA_B2[15]=__vpr__unconn465 \
    RDATA_B2[16]=__vpr__unconn466 \
    RDATA_B2[17]=__vpr__unconn467
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=__vpr__unconn468 \
    RDATA_A1[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn469 \
    RDATA_A1[13]=__vpr__unconn470 \
    RDATA_A1[14]=__vpr__unconn471 \
    RDATA_A1[15]=__vpr__unconn472 \
    RDATA_A1[16]=__vpr__unconn473 \
    RDATA_A1[17]=__vpr__unconn474 \
    RDATA_A2[0]=__vpr__unconn475 \
    RDATA_A2[1]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap714\bram_g_rom_st2:1.u2_rome.1307.0.0_g_rom_st2:1.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn476 \
    RDATA_A2[15]=__vpr__unconn477 \
    RDATA_A2[16]=__vpr__unconn478 \
    RDATA_A2[17]=__vpr__unconn479 \
    RDATA_B1[0]=__vpr__unconn480 \
    RDATA_B1[1]=__vpr__unconn481 \
    RDATA_B1[2]=__vpr__unconn482 \
    RDATA_B1[3]=__vpr__unconn483 \
    RDATA_B1[4]=__vpr__unconn484 \
    RDATA_B1[5]=__vpr__unconn485 \
    RDATA_B1[6]=__vpr__unconn486 \
    RDATA_B1[7]=__vpr__unconn487 \
    RDATA_B1[8]=__vpr__unconn488 \
    RDATA_B1[9]=__vpr__unconn489 \
    RDATA_B1[10]=__vpr__unconn490 \
    RDATA_B1[11]=__vpr__unconn491 \
    RDATA_B1[12]=__vpr__unconn492 \
    RDATA_B1[13]=__vpr__unconn493 \
    RDATA_B1[14]=__vpr__unconn494 \
    RDATA_B1[15]=__vpr__unconn495 \
    RDATA_B1[16]=__vpr__unconn496 \
    RDATA_B1[17]=__vpr__unconn497 \
    RDATA_B2[0]=__vpr__unconn498 \
    RDATA_B2[1]=__vpr__unconn499 \
    RDATA_B2[2]=__vpr__unconn500 \
    RDATA_B2[3]=__vpr__unconn501 \
    RDATA_B2[4]=__vpr__unconn502 \
    RDATA_B2[5]=__vpr__unconn503 \
    RDATA_B2[6]=__vpr__unconn504 \
    RDATA_B2[7]=__vpr__unconn505 \
    RDATA_B2[8]=__vpr__unconn506 \
    RDATA_B2[9]=__vpr__unconn507 \
    RDATA_B2[10]=__vpr__unconn508 \
    RDATA_B2[11]=__vpr__unconn509 \
    RDATA_B2[12]=__vpr__unconn510 \
    RDATA_B2[13]=__vpr__unconn511 \
    RDATA_B2[14]=__vpr__unconn512 \
    RDATA_B2[15]=__vpr__unconn513 \
    RDATA_B2[16]=__vpr__unconn514 \
    RDATA_B2[17]=__vpr__unconn515
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn516 \
    RDATA_A1[13]=__vpr__unconn517 \
    RDATA_A1[14]=__vpr__unconn518 \
    RDATA_A1[15]=__vpr__unconn519 \
    RDATA_A1[16]=__vpr__unconn520 \
    RDATA_A1[17]=__vpr__unconn521 \
    RDATA_A2[0]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap715\bram_g_rom_st2:10.u2_rome.1307.0.0_g_rom_st2:10.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn522 \
    RDATA_A2[15]=__vpr__unconn523 \
    RDATA_A2[16]=__vpr__unconn524 \
    RDATA_A2[17]=__vpr__unconn525 \
    RDATA_B1[0]=__vpr__unconn526 \
    RDATA_B1[1]=__vpr__unconn527 \
    RDATA_B1[2]=__vpr__unconn528 \
    RDATA_B1[3]=__vpr__unconn529 \
    RDATA_B1[4]=__vpr__unconn530 \
    RDATA_B1[5]=__vpr__unconn531 \
    RDATA_B1[6]=__vpr__unconn532 \
    RDATA_B1[7]=__vpr__unconn533 \
    RDATA_B1[8]=__vpr__unconn534 \
    RDATA_B1[9]=__vpr__unconn535 \
    RDATA_B1[10]=__vpr__unconn536 \
    RDATA_B1[11]=__vpr__unconn537 \
    RDATA_B1[12]=__vpr__unconn538 \
    RDATA_B1[13]=__vpr__unconn539 \
    RDATA_B1[14]=__vpr__unconn540 \
    RDATA_B1[15]=__vpr__unconn541 \
    RDATA_B1[16]=__vpr__unconn542 \
    RDATA_B1[17]=__vpr__unconn543 \
    RDATA_B2[0]=__vpr__unconn544 \
    RDATA_B2[1]=__vpr__unconn545 \
    RDATA_B2[2]=__vpr__unconn546 \
    RDATA_B2[3]=__vpr__unconn547 \
    RDATA_B2[4]=__vpr__unconn548 \
    RDATA_B2[5]=__vpr__unconn549 \
    RDATA_B2[6]=__vpr__unconn550 \
    RDATA_B2[7]=__vpr__unconn551 \
    RDATA_B2[8]=__vpr__unconn552 \
    RDATA_B2[9]=__vpr__unconn553 \
    RDATA_B2[10]=__vpr__unconn554 \
    RDATA_B2[11]=__vpr__unconn555 \
    RDATA_B2[12]=__vpr__unconn556 \
    RDATA_B2[13]=__vpr__unconn557 \
    RDATA_B2[14]=__vpr__unconn558 \
    RDATA_B2[15]=__vpr__unconn559 \
    RDATA_B2[16]=__vpr__unconn560 \
    RDATA_B2[17]=__vpr__unconn561
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn562 \
    RDATA_A1[13]=__vpr__unconn563 \
    RDATA_A1[14]=__vpr__unconn564 \
    RDATA_A1[15]=__vpr__unconn565 \
    RDATA_A1[16]=__vpr__unconn566 \
    RDATA_A1[17]=__vpr__unconn567 \
    RDATA_A2[0]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap716\bram_g_rom_st2:11.u2_rome.1307.0.0_g_rom_st2:11.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn568 \
    RDATA_A2[15]=__vpr__unconn569 \
    RDATA_A2[16]=__vpr__unconn570 \
    RDATA_A2[17]=__vpr__unconn571 \
    RDATA_B1[0]=__vpr__unconn572 \
    RDATA_B1[1]=__vpr__unconn573 \
    RDATA_B1[2]=__vpr__unconn574 \
    RDATA_B1[3]=__vpr__unconn575 \
    RDATA_B1[4]=__vpr__unconn576 \
    RDATA_B1[5]=__vpr__unconn577 \
    RDATA_B1[6]=__vpr__unconn578 \
    RDATA_B1[7]=__vpr__unconn579 \
    RDATA_B1[8]=__vpr__unconn580 \
    RDATA_B1[9]=__vpr__unconn581 \
    RDATA_B1[10]=__vpr__unconn582 \
    RDATA_B1[11]=__vpr__unconn583 \
    RDATA_B1[12]=__vpr__unconn584 \
    RDATA_B1[13]=__vpr__unconn585 \
    RDATA_B1[14]=__vpr__unconn586 \
    RDATA_B1[15]=__vpr__unconn587 \
    RDATA_B1[16]=__vpr__unconn588 \
    RDATA_B1[17]=__vpr__unconn589 \
    RDATA_B2[0]=__vpr__unconn590 \
    RDATA_B2[1]=__vpr__unconn591 \
    RDATA_B2[2]=__vpr__unconn592 \
    RDATA_B2[3]=__vpr__unconn593 \
    RDATA_B2[4]=__vpr__unconn594 \
    RDATA_B2[5]=__vpr__unconn595 \
    RDATA_B2[6]=__vpr__unconn596 \
    RDATA_B2[7]=__vpr__unconn597 \
    RDATA_B2[8]=__vpr__unconn598 \
    RDATA_B2[9]=__vpr__unconn599 \
    RDATA_B2[10]=__vpr__unconn600 \
    RDATA_B2[11]=__vpr__unconn601 \
    RDATA_B2[12]=__vpr__unconn602 \
    RDATA_B2[13]=__vpr__unconn603 \
    RDATA_B2[14]=__vpr__unconn604 \
    RDATA_B2[15]=__vpr__unconn605 \
    RDATA_B2[16]=__vpr__unconn606 \
    RDATA_B2[17]=__vpr__unconn607
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn608 \
    RDATA_A1[13]=__vpr__unconn609 \
    RDATA_A1[14]=__vpr__unconn610 \
    RDATA_A1[15]=__vpr__unconn611 \
    RDATA_A1[16]=__vpr__unconn612 \
    RDATA_A1[17]=__vpr__unconn613 \
    RDATA_A2[0]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap717\bram_g_rom_st2:2.u2_rome.1307.0.0_g_rom_st2:2.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn614 \
    RDATA_A2[15]=__vpr__unconn615 \
    RDATA_A2[16]=__vpr__unconn616 \
    RDATA_A2[17]=__vpr__unconn617 \
    RDATA_B1[0]=__vpr__unconn618 \
    RDATA_B1[1]=__vpr__unconn619 \
    RDATA_B1[2]=__vpr__unconn620 \
    RDATA_B1[3]=__vpr__unconn621 \
    RDATA_B1[4]=__vpr__unconn622 \
    RDATA_B1[5]=__vpr__unconn623 \
    RDATA_B1[6]=__vpr__unconn624 \
    RDATA_B1[7]=__vpr__unconn625 \
    RDATA_B1[8]=__vpr__unconn626 \
    RDATA_B1[9]=__vpr__unconn627 \
    RDATA_B1[10]=__vpr__unconn628 \
    RDATA_B1[11]=__vpr__unconn629 \
    RDATA_B1[12]=__vpr__unconn630 \
    RDATA_B1[13]=__vpr__unconn631 \
    RDATA_B1[14]=__vpr__unconn632 \
    RDATA_B1[15]=__vpr__unconn633 \
    RDATA_B1[16]=__vpr__unconn634 \
    RDATA_B1[17]=__vpr__unconn635 \
    RDATA_B2[0]=__vpr__unconn636 \
    RDATA_B2[1]=__vpr__unconn637 \
    RDATA_B2[2]=__vpr__unconn638 \
    RDATA_B2[3]=__vpr__unconn639 \
    RDATA_B2[4]=__vpr__unconn640 \
    RDATA_B2[5]=__vpr__unconn641 \
    RDATA_B2[6]=__vpr__unconn642 \
    RDATA_B2[7]=__vpr__unconn643 \
    RDATA_B2[8]=__vpr__unconn644 \
    RDATA_B2[9]=__vpr__unconn645 \
    RDATA_B2[10]=__vpr__unconn646 \
    RDATA_B2[11]=__vpr__unconn647 \
    RDATA_B2[12]=__vpr__unconn648 \
    RDATA_B2[13]=__vpr__unconn649 \
    RDATA_B2[14]=__vpr__unconn650 \
    RDATA_B2[15]=__vpr__unconn651 \
    RDATA_B2[16]=__vpr__unconn652 \
    RDATA_B2[17]=__vpr__unconn653
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn654 \
    RDATA_A1[13]=__vpr__unconn655 \
    RDATA_A1[14]=__vpr__unconn656 \
    RDATA_A1[15]=__vpr__unconn657 \
    RDATA_A1[16]=__vpr__unconn658 \
    RDATA_A1[17]=__vpr__unconn659 \
    RDATA_A2[0]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap718\bram_g_rom_st2:3.u2_rome.1307.0.0_g_rom_st2:3.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn660 \
    RDATA_A2[15]=__vpr__unconn661 \
    RDATA_A2[16]=__vpr__unconn662 \
    RDATA_A2[17]=__vpr__unconn663 \
    RDATA_B1[0]=__vpr__unconn664 \
    RDATA_B1[1]=__vpr__unconn665 \
    RDATA_B1[2]=__vpr__unconn666 \
    RDATA_B1[3]=__vpr__unconn667 \
    RDATA_B1[4]=__vpr__unconn668 \
    RDATA_B1[5]=__vpr__unconn669 \
    RDATA_B1[6]=__vpr__unconn670 \
    RDATA_B1[7]=__vpr__unconn671 \
    RDATA_B1[8]=__vpr__unconn672 \
    RDATA_B1[9]=__vpr__unconn673 \
    RDATA_B1[10]=__vpr__unconn674 \
    RDATA_B1[11]=__vpr__unconn675 \
    RDATA_B1[12]=__vpr__unconn676 \
    RDATA_B1[13]=__vpr__unconn677 \
    RDATA_B1[14]=__vpr__unconn678 \
    RDATA_B1[15]=__vpr__unconn679 \
    RDATA_B1[16]=__vpr__unconn680 \
    RDATA_B1[17]=__vpr__unconn681 \
    RDATA_B2[0]=__vpr__unconn682 \
    RDATA_B2[1]=__vpr__unconn683 \
    RDATA_B2[2]=__vpr__unconn684 \
    RDATA_B2[3]=__vpr__unconn685 \
    RDATA_B2[4]=__vpr__unconn686 \
    RDATA_B2[5]=__vpr__unconn687 \
    RDATA_B2[6]=__vpr__unconn688 \
    RDATA_B2[7]=__vpr__unconn689 \
    RDATA_B2[8]=__vpr__unconn690 \
    RDATA_B2[9]=__vpr__unconn691 \
    RDATA_B2[10]=__vpr__unconn692 \
    RDATA_B2[11]=__vpr__unconn693 \
    RDATA_B2[12]=__vpr__unconn694 \
    RDATA_B2[13]=__vpr__unconn695 \
    RDATA_B2[14]=__vpr__unconn696 \
    RDATA_B2[15]=__vpr__unconn697 \
    RDATA_B2[16]=__vpr__unconn698 \
    RDATA_B2[17]=__vpr__unconn699
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn700 \
    RDATA_A1[13]=__vpr__unconn701 \
    RDATA_A1[14]=__vpr__unconn702 \
    RDATA_A1[15]=__vpr__unconn703 \
    RDATA_A1[16]=__vpr__unconn704 \
    RDATA_A1[17]=__vpr__unconn705 \
    RDATA_A2[0]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap719\bram_g_rom_st2:4.u2_rome.1307.0.0_g_rom_st2:4.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn706 \
    RDATA_A2[15]=__vpr__unconn707 \
    RDATA_A2[16]=__vpr__unconn708 \
    RDATA_A2[17]=__vpr__unconn709 \
    RDATA_B1[0]=__vpr__unconn710 \
    RDATA_B1[1]=__vpr__unconn711 \
    RDATA_B1[2]=__vpr__unconn712 \
    RDATA_B1[3]=__vpr__unconn713 \
    RDATA_B1[4]=__vpr__unconn714 \
    RDATA_B1[5]=__vpr__unconn715 \
    RDATA_B1[6]=__vpr__unconn716 \
    RDATA_B1[7]=__vpr__unconn717 \
    RDATA_B1[8]=__vpr__unconn718 \
    RDATA_B1[9]=__vpr__unconn719 \
    RDATA_B1[10]=__vpr__unconn720 \
    RDATA_B1[11]=__vpr__unconn721 \
    RDATA_B1[12]=__vpr__unconn722 \
    RDATA_B1[13]=__vpr__unconn723 \
    RDATA_B1[14]=__vpr__unconn724 \
    RDATA_B1[15]=__vpr__unconn725 \
    RDATA_B1[16]=__vpr__unconn726 \
    RDATA_B1[17]=__vpr__unconn727 \
    RDATA_B2[0]=__vpr__unconn728 \
    RDATA_B2[1]=__vpr__unconn729 \
    RDATA_B2[2]=__vpr__unconn730 \
    RDATA_B2[3]=__vpr__unconn731 \
    RDATA_B2[4]=__vpr__unconn732 \
    RDATA_B2[5]=__vpr__unconn733 \
    RDATA_B2[6]=__vpr__unconn734 \
    RDATA_B2[7]=__vpr__unconn735 \
    RDATA_B2[8]=__vpr__unconn736 \
    RDATA_B2[9]=__vpr__unconn737 \
    RDATA_B2[10]=__vpr__unconn738 \
    RDATA_B2[11]=__vpr__unconn739 \
    RDATA_B2[12]=__vpr__unconn740 \
    RDATA_B2[13]=__vpr__unconn741 \
    RDATA_B2[14]=__vpr__unconn742 \
    RDATA_B2[15]=__vpr__unconn743 \
    RDATA_B2[16]=__vpr__unconn744 \
    RDATA_B2[17]=__vpr__unconn745
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn746 \
    RDATA_A1[13]=__vpr__unconn747 \
    RDATA_A1[14]=__vpr__unconn748 \
    RDATA_A1[15]=__vpr__unconn749 \
    RDATA_A1[16]=__vpr__unconn750 \
    RDATA_A1[17]=__vpr__unconn751 \
    RDATA_A2[0]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap720\bram_g_rom_st2:5.u2_rome.1307.0.0_g_rom_st2:5.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn752 \
    RDATA_A2[15]=__vpr__unconn753 \
    RDATA_A2[16]=__vpr__unconn754 \
    RDATA_A2[17]=__vpr__unconn755 \
    RDATA_B1[0]=__vpr__unconn756 \
    RDATA_B1[1]=__vpr__unconn757 \
    RDATA_B1[2]=__vpr__unconn758 \
    RDATA_B1[3]=__vpr__unconn759 \
    RDATA_B1[4]=__vpr__unconn760 \
    RDATA_B1[5]=__vpr__unconn761 \
    RDATA_B1[6]=__vpr__unconn762 \
    RDATA_B1[7]=__vpr__unconn763 \
    RDATA_B1[8]=__vpr__unconn764 \
    RDATA_B1[9]=__vpr__unconn765 \
    RDATA_B1[10]=__vpr__unconn766 \
    RDATA_B1[11]=__vpr__unconn767 \
    RDATA_B1[12]=__vpr__unconn768 \
    RDATA_B1[13]=__vpr__unconn769 \
    RDATA_B1[14]=__vpr__unconn770 \
    RDATA_B1[15]=__vpr__unconn771 \
    RDATA_B1[16]=__vpr__unconn772 \
    RDATA_B1[17]=__vpr__unconn773 \
    RDATA_B2[0]=__vpr__unconn774 \
    RDATA_B2[1]=__vpr__unconn775 \
    RDATA_B2[2]=__vpr__unconn776 \
    RDATA_B2[3]=__vpr__unconn777 \
    RDATA_B2[4]=__vpr__unconn778 \
    RDATA_B2[5]=__vpr__unconn779 \
    RDATA_B2[6]=__vpr__unconn780 \
    RDATA_B2[7]=__vpr__unconn781 \
    RDATA_B2[8]=__vpr__unconn782 \
    RDATA_B2[9]=__vpr__unconn783 \
    RDATA_B2[10]=__vpr__unconn784 \
    RDATA_B2[11]=__vpr__unconn785 \
    RDATA_B2[12]=__vpr__unconn786 \
    RDATA_B2[13]=__vpr__unconn787 \
    RDATA_B2[14]=__vpr__unconn788 \
    RDATA_B2[15]=__vpr__unconn789 \
    RDATA_B2[16]=__vpr__unconn790 \
    RDATA_B2[17]=__vpr__unconn791
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn792 \
    RDATA_A1[13]=__vpr__unconn793 \
    RDATA_A1[14]=__vpr__unconn794 \
    RDATA_A1[15]=__vpr__unconn795 \
    RDATA_A1[16]=__vpr__unconn796 \
    RDATA_A1[17]=__vpr__unconn797 \
    RDATA_A2[0]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap721\bram_g_rom_st2:6.u2_rome.1307.0.0_g_rom_st2:6.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn798 \
    RDATA_A2[15]=__vpr__unconn799 \
    RDATA_A2[16]=__vpr__unconn800 \
    RDATA_A2[17]=__vpr__unconn801 \
    RDATA_B1[0]=__vpr__unconn802 \
    RDATA_B1[1]=__vpr__unconn803 \
    RDATA_B1[2]=__vpr__unconn804 \
    RDATA_B1[3]=__vpr__unconn805 \
    RDATA_B1[4]=__vpr__unconn806 \
    RDATA_B1[5]=__vpr__unconn807 \
    RDATA_B1[6]=__vpr__unconn808 \
    RDATA_B1[7]=__vpr__unconn809 \
    RDATA_B1[8]=__vpr__unconn810 \
    RDATA_B1[9]=__vpr__unconn811 \
    RDATA_B1[10]=__vpr__unconn812 \
    RDATA_B1[11]=__vpr__unconn813 \
    RDATA_B1[12]=__vpr__unconn814 \
    RDATA_B1[13]=__vpr__unconn815 \
    RDATA_B1[14]=__vpr__unconn816 \
    RDATA_B1[15]=__vpr__unconn817 \
    RDATA_B1[16]=__vpr__unconn818 \
    RDATA_B1[17]=__vpr__unconn819 \
    RDATA_B2[0]=__vpr__unconn820 \
    RDATA_B2[1]=__vpr__unconn821 \
    RDATA_B2[2]=__vpr__unconn822 \
    RDATA_B2[3]=__vpr__unconn823 \
    RDATA_B2[4]=__vpr__unconn824 \
    RDATA_B2[5]=__vpr__unconn825 \
    RDATA_B2[6]=__vpr__unconn826 \
    RDATA_B2[7]=__vpr__unconn827 \
    RDATA_B2[8]=__vpr__unconn828 \
    RDATA_B2[9]=__vpr__unconn829 \
    RDATA_B2[10]=__vpr__unconn830 \
    RDATA_B2[11]=__vpr__unconn831 \
    RDATA_B2[12]=__vpr__unconn832 \
    RDATA_B2[13]=__vpr__unconn833 \
    RDATA_B2[14]=__vpr__unconn834 \
    RDATA_B2[15]=__vpr__unconn835 \
    RDATA_B2[16]=__vpr__unconn836 \
    RDATA_B2[17]=__vpr__unconn837
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn838 \
    RDATA_A1[13]=__vpr__unconn839 \
    RDATA_A1[14]=__vpr__unconn840 \
    RDATA_A1[15]=__vpr__unconn841 \
    RDATA_A1[16]=__vpr__unconn842 \
    RDATA_A1[17]=__vpr__unconn843 \
    RDATA_A2[0]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap722\bram_g_rom_st2:7.u2_rome.1307.0.0_g_rom_st2:7.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn844 \
    RDATA_A2[15]=__vpr__unconn845 \
    RDATA_A2[16]=__vpr__unconn846 \
    RDATA_A2[17]=__vpr__unconn847 \
    RDATA_B1[0]=__vpr__unconn848 \
    RDATA_B1[1]=__vpr__unconn849 \
    RDATA_B1[2]=__vpr__unconn850 \
    RDATA_B1[3]=__vpr__unconn851 \
    RDATA_B1[4]=__vpr__unconn852 \
    RDATA_B1[5]=__vpr__unconn853 \
    RDATA_B1[6]=__vpr__unconn854 \
    RDATA_B1[7]=__vpr__unconn855 \
    RDATA_B1[8]=__vpr__unconn856 \
    RDATA_B1[9]=__vpr__unconn857 \
    RDATA_B1[10]=__vpr__unconn858 \
    RDATA_B1[11]=__vpr__unconn859 \
    RDATA_B1[12]=__vpr__unconn860 \
    RDATA_B1[13]=__vpr__unconn861 \
    RDATA_B1[14]=__vpr__unconn862 \
    RDATA_B1[15]=__vpr__unconn863 \
    RDATA_B1[16]=__vpr__unconn864 \
    RDATA_B1[17]=__vpr__unconn865 \
    RDATA_B2[0]=__vpr__unconn866 \
    RDATA_B2[1]=__vpr__unconn867 \
    RDATA_B2[2]=__vpr__unconn868 \
    RDATA_B2[3]=__vpr__unconn869 \
    RDATA_B2[4]=__vpr__unconn870 \
    RDATA_B2[5]=__vpr__unconn871 \
    RDATA_B2[6]=__vpr__unconn872 \
    RDATA_B2[7]=__vpr__unconn873 \
    RDATA_B2[8]=__vpr__unconn874 \
    RDATA_B2[9]=__vpr__unconn875 \
    RDATA_B2[10]=__vpr__unconn876 \
    RDATA_B2[11]=__vpr__unconn877 \
    RDATA_B2[12]=__vpr__unconn878 \
    RDATA_B2[13]=__vpr__unconn879 \
    RDATA_B2[14]=__vpr__unconn880 \
    RDATA_B2[15]=__vpr__unconn881 \
    RDATA_B2[16]=__vpr__unconn882 \
    RDATA_B2[17]=__vpr__unconn883
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn884 \
    RDATA_A1[13]=__vpr__unconn885 \
    RDATA_A1[14]=__vpr__unconn886 \
    RDATA_A1[15]=__vpr__unconn887 \
    RDATA_A1[16]=__vpr__unconn888 \
    RDATA_A1[17]=__vpr__unconn889 \
    RDATA_A2[0]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap723\bram_g_rom_st2:8.u2_rome.1307.0.0_g_rom_st2:8.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn890 \
    RDATA_A2[15]=__vpr__unconn891 \
    RDATA_A2[16]=__vpr__unconn892 \
    RDATA_A2[17]=__vpr__unconn893 \
    RDATA_B1[0]=__vpr__unconn894 \
    RDATA_B1[1]=__vpr__unconn895 \
    RDATA_B1[2]=__vpr__unconn896 \
    RDATA_B1[3]=__vpr__unconn897 \
    RDATA_B1[4]=__vpr__unconn898 \
    RDATA_B1[5]=__vpr__unconn899 \
    RDATA_B1[6]=__vpr__unconn900 \
    RDATA_B1[7]=__vpr__unconn901 \
    RDATA_B1[8]=__vpr__unconn902 \
    RDATA_B1[9]=__vpr__unconn903 \
    RDATA_B1[10]=__vpr__unconn904 \
    RDATA_B1[11]=__vpr__unconn905 \
    RDATA_B1[12]=__vpr__unconn906 \
    RDATA_B1[13]=__vpr__unconn907 \
    RDATA_B1[14]=__vpr__unconn908 \
    RDATA_B1[15]=__vpr__unconn909 \
    RDATA_B1[16]=__vpr__unconn910 \
    RDATA_B1[17]=__vpr__unconn911 \
    RDATA_B2[0]=__vpr__unconn912 \
    RDATA_B2[1]=__vpr__unconn913 \
    RDATA_B2[2]=__vpr__unconn914 \
    RDATA_B2[3]=__vpr__unconn915 \
    RDATA_B2[4]=__vpr__unconn916 \
    RDATA_B2[5]=__vpr__unconn917 \
    RDATA_B2[6]=__vpr__unconn918 \
    RDATA_B2[7]=__vpr__unconn919 \
    RDATA_B2[8]=__vpr__unconn920 \
    RDATA_B2[9]=__vpr__unconn921 \
    RDATA_B2[10]=__vpr__unconn922 \
    RDATA_B2[11]=__vpr__unconn923 \
    RDATA_B2[12]=__vpr__unconn924 \
    RDATA_B2[13]=__vpr__unconn925 \
    RDATA_B2[14]=__vpr__unconn926 \
    RDATA_B2[15]=__vpr__unconn927 \
    RDATA_B2[16]=__vpr__unconn928 \
    RDATA_B2[17]=__vpr__unconn929
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_0_11 \
    RDATA_A1[12]=__vpr__unconn930 \
    RDATA_A1[13]=__vpr__unconn931 \
    RDATA_A1[14]=__vpr__unconn932 \
    RDATA_A1[15]=__vpr__unconn933 \
    RDATA_A1[16]=__vpr__unconn934 \
    RDATA_A1[17]=__vpr__unconn935 \
    RDATA_A2[0]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap724\bram_g_rom_st2:9.u2_rome.1307.0.0_g_rom_st2:9.u2_romo.1323.0.0.PORT_B1_RDATA[16]_output_1_13 \
    RDATA_A2[14]=__vpr__unconn936 \
    RDATA_A2[15]=__vpr__unconn937 \
    RDATA_A2[16]=__vpr__unconn938 \
    RDATA_A2[17]=__vpr__unconn939 \
    RDATA_B1[0]=__vpr__unconn940 \
    RDATA_B1[1]=__vpr__unconn941 \
    RDATA_B1[2]=__vpr__unconn942 \
    RDATA_B1[3]=__vpr__unconn943 \
    RDATA_B1[4]=__vpr__unconn944 \
    RDATA_B1[5]=__vpr__unconn945 \
    RDATA_B1[6]=__vpr__unconn946 \
    RDATA_B1[7]=__vpr__unconn947 \
    RDATA_B1[8]=__vpr__unconn948 \
    RDATA_B1[9]=__vpr__unconn949 \
    RDATA_B1[10]=__vpr__unconn950 \
    RDATA_B1[11]=__vpr__unconn951 \
    RDATA_B1[12]=__vpr__unconn952 \
    RDATA_B1[13]=__vpr__unconn953 \
    RDATA_B1[14]=__vpr__unconn954 \
    RDATA_B1[15]=__vpr__unconn955 \
    RDATA_B1[16]=__vpr__unconn956 \
    RDATA_B1[17]=__vpr__unconn957 \
    RDATA_B2[0]=__vpr__unconn958 \
    RDATA_B2[1]=__vpr__unconn959 \
    RDATA_B2[2]=__vpr__unconn960 \
    RDATA_B2[3]=__vpr__unconn961 \
    RDATA_B2[4]=__vpr__unconn962 \
    RDATA_B2[5]=__vpr__unconn963 \
    RDATA_B2[6]=__vpr__unconn964 \
    RDATA_B2[7]=__vpr__unconn965 \
    RDATA_B2[8]=__vpr__unconn966 \
    RDATA_B2[9]=__vpr__unconn967 \
    RDATA_B2[10]=__vpr__unconn968 \
    RDATA_B2[11]=__vpr__unconn969 \
    RDATA_B2[12]=__vpr__unconn970 \
    RDATA_B2[13]=__vpr__unconn971 \
    RDATA_B2[14]=__vpr__unconn972 \
    RDATA_B2[15]=__vpr__unconn973 \
    RDATA_B2[16]=__vpr__unconn974 \
    RDATA_B2[17]=__vpr__unconn975
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000010001110010000000011000000010000000011010100111000000100000110111000000101100011001000000110010101001000000011111011001000000100101101001000000110001001011000000110111011011000000111010000000000001000000010000000001001011110010000001010010000010000000000000000000000011101110001110000011100000100111000011001110110101000011111001110000000011100111111110000011011010010111000011001000100101000000011010100111000000001000110101000011111011001110000011101001011100000000010100010111000000000010100101000011110100111110000011100011001100000000000000000000000000011010100111000000000110010000000000100000110111000011100000100111000011111011001110000011100110110111000000000001011110000000010001110010000000101100011001000000011000000010000000110010101001000011110010011001000000001101000000000011111000101001000000010011010000000000000000000000000011100000100111000000011010100111000011111011001110000011101110001110000011001110110101000000001000110101000011101001011100000000000110010000000011100110110111000000100000110111000000000001011110000011110100011110000011010101000101000000001111000101000011101111101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101010000000000101101010000000001011010100000000000101101010000000001011010100000000001011010100000000010000111110000000000101101010000000001011010100000000001011010100000000010000111110000000001011010100000000010000111110000000010000111110000000010110101000000000000000000000000000111000100111000000111100111100000000110101100011000000000011000100000000111011101011000000000000000000000000111000100111000000000111011001000000000000000000000000000100010101000000111100111100000000001010011101000000000011000100000000000111011001000000000000000000000000000000000000000000000101101010000000111010010110000000000000000000000000111010010110000000000000000000000000110100101100000000111010010110000000000101101010000000001011010100000000000000000000000000000101101010000000000000000000000000000101101010000000111010010110000000000000000000000000000000000000000000111100111100000000000111011001000000000100010101000000111000100111000000110101100011000000000000000000000000111100111100000000000011000100000000000000000000000000001010011101000000000111011001000000111011101011000000111000100111000000000011000100000000000000000000
.param MODE_BITS 001001001001000000000000000000000000000000010010010010000000000000000000000000001

.subckt dffre \
    C=dffre_u_dct2d.even_not_odd_d1_clock_0_0 \
    D=dffre_u_dct2d.even_not_odd_d1_input_0_0 \
    E=dffre_u_dct2d.even_not_odd_d1_input_2_0 \
    R=dffre_u_dct2d.even_not_odd_d1_input_1_0 \
    Q=dffre_u_dct2d.even_not_odd_d1_output_0_0

.names lut_$abc$128901$abc$39355$li0506_li0506_input_0_0 lut_$abc$128901$abc$39355$li0506_li0506_input_0_1 lut_$abc$128901$abc$39355$li0506_li0506_input_0_2 lut_$abc$128901$abc$39355$li0506_li0506_input_0_3 lut_$abc$128901$abc$39355$li0506_li0506_input_0_4 lut_$abc$128901$abc$39355$li0506_li0506_output_0_0 
00100 0
01100 0
11100 0
00010 0
10010 0
01010 0
11010 0
00110 0
01110 0
11110 0
01101 0
00011 0
10011 0
01011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[23]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[23]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[23]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[23]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[23]_output_0_0

.names lut_$abc$128901$new_new_n1642___input_0_0 lut_$abc$128901$new_new_n1642___input_0_1 lut_$abc$128901$new_new_n1642___input_0_2 lut_$abc$128901$new_new_n1642___input_0_3 lut_$abc$128901$new_new_n1642___input_0_4 lut_$abc$128901$new_new_n1642___input_0_5 lut_$abc$128901$new_new_n1642___output_0_0 
100000 0
010000 0
001000 0
111000 0
100100 0
010100 0
101100 0
011100 0
000010 0
100010 0
001010 0
101010 0
010110 0
110110 0
001110 0
101110 0
000001 0
110001 0
001001 0
111001 0
100101 0
010101 0
001101 0
111101 0
000011 0
100011 0
011011 0
111011 0
000111 0
100111 0
001111 0
101111 0

.names lut_$abc$128901$abc$39355$li0505_li0505_input_0_0 lut_$abc$128901$abc$39355$li0505_li0505_input_0_1 lut_$abc$128901$abc$39355$li0505_li0505_input_0_2 lut_$abc$128901$abc$39355$li0505_li0505_input_0_3 lut_$abc$128901$abc$39355$li0505_li0505_input_0_4 lut_$abc$128901$abc$39355$li0505_li0505_input_0_5 lut_$abc$128901$abc$39355$li0505_li0505_output_0_0 
000000 0
100000 0
110000 0
001000 0
101000 0
111000 0
000100 0
001100 0
000010 0
100010 0
110010 0
001010 0
000110 0
100110 0
110110 0
001110 0
000001 0
001001 0
000101 0
100101 0
110101 0
001101 0
101101 0
111101 0
000011 0
100011 0
110011 0
001011 0
000111 0
100111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[15]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[15]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[15]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[15]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[15]_output_0_0

.names lut_$abc$128901$new_new_n1638___input_0_0 lut_$abc$128901$new_new_n1638___input_0_1 lut_$abc$128901$new_new_n1638___input_0_2 lut_$abc$128901$new_new_n1638___input_0_3 lut_$abc$128901$new_new_n1638___input_0_4 lut_$abc$128901$new_new_n1638___input_0_5 lut_$abc$128901$new_new_n1638___output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
010101 0
000011 0
010011 0

.names lut_$abc$128901$new_new_n1646___input_0_0 lut_$abc$128901$new_new_n1646___input_0_1 lut_$abc$128901$new_new_n1646___input_0_2 lut_$abc$128901$new_new_n1646___input_0_3 lut_$abc$128901$new_new_n1646___input_0_4 lut_$abc$128901$new_new_n1646___input_0_5 lut_$abc$128901$new_new_n1646___output_0_0 
010000 0
110000 0
001000 0
011000 0
111000 0
011100 0
010010 0
011010 0
111010 0
010110 0
011110 0
111110 0
000001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
010101 0
011101 0
111101 0
010011 0
110011 0
001011 0
011011 0
111011 0
010111 0
110111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1647___input_0_0 lut_$abc$128901$new_new_n1647___input_0_1 lut_$abc$128901$new_new_n1647___input_0_2 lut_$abc$128901$new_new_n1647___input_0_3 lut_$abc$128901$new_new_n1647___input_0_4 lut_$abc$128901$new_new_n1647___input_0_5 lut_$abc$128901$new_new_n1647___output_0_0 
101000 1
111000 1
110100 1
101100 1
111100 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
111110 1
101001 1
111001 1
100101 1
110101 1
101101 1
111101 1
101011 1
111011 1
100111 1
110111 1
101111 1
111111 1

.names lut_$abc$128901$new_new_n1630___input_0_0 lut_$abc$128901$new_new_n1630___input_0_1 lut_$abc$128901$new_new_n1630___input_0_2 lut_$abc$128901$new_new_n1630___input_0_3 lut_$abc$128901$new_new_n1630___input_0_4 lut_$abc$128901$new_new_n1630___input_0_5 lut_$abc$128901$new_new_n1630___output_0_0 
000100 1
110100 1
101100 1
100110 1
011101 1
010111 1
001111 1
111111 1

.names __vpr__unconn976 __vpr__unconn977 __vpr__unconn978 __vpr__unconn979 __vpr__unconn980 lut_$true_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n1644___input_0_0 lut_$abc$128901$new_new_n1644___input_0_1 lut_$abc$128901$new_new_n1644___input_0_2 lut_$abc$128901$new_new_n1644___input_0_3 lut_$abc$128901$new_new_n1644___input_0_4 lut_$abc$128901$new_new_n1644___output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
10110 0
01110 0
00001 0
11001 0
10101 0
11101 0
10011 0
11011 0
10111 0
11111 0

.names lut_$abc$128901$abc$39355$li0054_li0054_input_0_0 lut_$abc$128901$abc$39355$li0054_li0054_input_0_1 lut_$abc$128901$abc$39355$li0054_li0054_input_0_2 lut_$abc$128901$abc$39355$li0054_li0054_input_0_3 lut_$abc$128901$abc$39355$li0054_li0054_input_0_4 lut_$abc$128901$abc$39355$li0054_li0054_output_0_0 
00000 0
00100 0
00010 0
10010 0
01010 0
00110 0
10110 0
01110 0
00001 0
10001 0
01001 0
11001 0
00011 0
10011 0
01011 0
11011 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[21]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[21]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[21]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[21]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[21]_output_0_0

.names lut_$abc$128901$new_new_n2328___input_0_0 lut_$abc$128901$new_new_n2328___input_0_1 lut_$abc$128901$new_new_n2328___input_0_2 lut_$abc$128901$new_new_n2328___input_0_3 lut_$abc$128901$new_new_n2328___input_0_4 lut_$abc$128901$new_new_n2328___input_0_5 lut_$abc$128901$new_new_n2328___output_0_0 
000000 0
010000 0
110000 0
011000 0
000100 0
100100 0
010100 0
110100 0
001100 0
011100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
010110 0
110110 0
101110 0
111110 0
010001 0
000101 0
010101 0
110101 0
011101 0
100011 0
110011 0
111011 0
100111 0
110111 0
101111 0
111111 0

.names lut_$abc$128901$abc$39355$li0053_li0053_input_0_0 lut_$abc$128901$abc$39355$li0053_li0053_input_0_1 lut_$abc$128901$abc$39355$li0053_li0053_input_0_2 lut_$abc$128901$abc$39355$li0053_li0053_input_0_3 lut_$abc$128901$abc$39355$li0053_li0053_input_0_4 lut_$abc$128901$abc$39355$li0053_li0053_output_0_0 
00000 0
11000 0
00010 0
11010 0
00110 0
10110 0
01110 0
11110 0
10001 0
01001 0
10011 0
01011 0
00111 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[15]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[15]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[15]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[15]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.even_not_odd_d1_clock_0_0 \
    D=dffre_u_dct1d.even_not_odd_d1_input_0_0 \
    E=dffre_u_dct1d.even_not_odd_d1_input_2_0 \
    R=dffre_u_dct1d.even_not_odd_d1_input_1_0 \
    Q=dffre_u_dct1d.even_not_odd_d1_output_0_0

.names lut_$abc$128901$new_new_n2314___input_0_0 lut_$abc$128901$new_new_n2314___input_0_1 lut_$abc$128901$new_new_n2314___input_0_2 lut_$abc$128901$new_new_n2314___input_0_3 lut_$abc$128901$new_new_n2314___input_0_4 lut_$abc$128901$new_new_n2314___input_0_5 lut_$abc$128901$new_new_n2314___output_0_0 
110000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
111110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
111011 0
111111 0

.names lut_$abc$128901$new_new_n2316___input_0_0 lut_$abc$128901$new_new_n2316___input_0_1 lut_$abc$128901$new_new_n2316___input_0_2 lut_$abc$128901$new_new_n2316___input_0_3 lut_$abc$128901$new_new_n2316___input_0_4 lut_$abc$128901$new_new_n2316___output_0_0 
10000 0
01000 0
00100 0
11100 0
00010 0
11010 0
10110 0
01110 0
00001 0
11001 0
10101 0
01101 0
10011 0
01011 0
00111 0
11111 0

.names lut_$abc$128901$new_new_n2303___input_0_0 lut_$abc$128901$new_new_n2303___input_0_1 lut_$abc$128901$new_new_n2303___input_0_2 lut_$abc$128901$new_new_n2303___input_0_3 lut_$abc$128901$new_new_n2303___input_0_4 lut_$abc$128901$new_new_n2303___input_0_5 lut_$abc$128901$new_new_n2303___output_0_0 
000000 1
100000 1
001000 1
111000 1
000010 1
110010 1
011010 1
111010 1

.names lut_$abc$128901$new_new_n2320___input_0_0 lut_$abc$128901$new_new_n2320___input_0_1 __vpr__unconn981 __vpr__unconn982 __vpr__unconn983 lut_$abc$128901$new_new_n2320___output_0_0 
00000 1
11000 1

.names __vpr__unconn984 __vpr__unconn985 lut_$abc$128901$abc$39355$li0051_li0051_input_0_2 lut_$abc$128901$abc$39355$li0051_li0051_input_0_3 lut_$abc$128901$abc$39355$li0051_li0051_input_0_4 lut_$abc$128901$abc$39355$li0051_li0051_output_0_0 
00000 1
00100 1
00001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[13]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[13]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[13]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[13]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[13]_output_0_0

.names lut_$abc$128901$new_new_n2304___input_0_0 lut_$abc$128901$new_new_n2304___input_0_1 lut_$abc$128901$new_new_n2304___input_0_2 lut_$abc$128901$new_new_n2304___input_0_3 lut_$abc$128901$new_new_n2304___input_0_4 lut_$abc$128901$new_new_n2304___output_0_0 
10000 0
11000 0
10100 0
11100 0
10010 0
11010 0
10110 0
11110 0
01101 0
11101 0
01011 0
11011 0
01111 0
11111 0

.names __vpr__unconn986 lut_$abc$128901$new_new_n2282___input_0_1 lut_$abc$128901$new_new_n2282___input_0_2 lut_$abc$128901$new_new_n2282___input_0_3 __vpr__unconn987 lut_$abc$128901$new_new_n2282___output_0_0 
01100 1
01010 1
01110 1

.names lut_$abc$128901$abc$39355$li0052_li0052_input_0_0 lut_$abc$128901$abc$39355$li0052_li0052_input_0_1 lut_$abc$128901$abc$39355$li0052_li0052_input_0_2 lut_$abc$128901$abc$39355$li0052_li0052_input_0_3 lut_$abc$128901$abc$39355$li0052_li0052_input_0_4 lut_$abc$128901$abc$39355$li0052_li0052_input_0_5 lut_$abc$128901$abc$39355$li0052_li0052_output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
010110 0
110110 0
011110 0
111110 0
100001 0
110001 0
001001 0
011001 0
000101 0
010101 0
101101 0
111101 0
000011 0
010011 0
101011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[14]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[14]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[14]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[14]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[14]_output_0_0

.names lut_$abc$128901$new_new_n2321___input_0_0 lut_$abc$128901$new_new_n2321___input_0_1 lut_$abc$128901$new_new_n2321___input_0_2 lut_$abc$128901$new_new_n2321___input_0_3 lut_$abc$128901$new_new_n2321___input_0_4 lut_$abc$128901$new_new_n2321___input_0_5 lut_$abc$128901$new_new_n2321___output_0_0 
100000 0
010000 0
011000 0
111000 0
010100 0
110100 0
001100 0
111100 0
000010 0
100010 0
101010 0
011010 0
100110 0
010110 0
011110 0
111110 0
000001 0
100001 0
101001 0
011001 0
100101 0
010101 0
011101 0
111101 0
000011 0
110011 0
001011 0
101011 0
000111 0
100111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2324___input_0_0 lut_$abc$128901$new_new_n2324___input_0_1 lut_$abc$128901$new_new_n2324___input_0_2 lut_$abc$128901$new_new_n2324___input_0_3 lut_$abc$128901$new_new_n2324___input_0_4 lut_$abc$128901$new_new_n2324___output_0_0 
00000 1
01000 1
00100 1
01100 1
00010 1
00110 1
00001 1
01001 1
00101 1
01101 1
00011 1
01011 1
00111 1

.names lut_$abc$128901$new_new_n2327___input_0_0 lut_$abc$128901$new_new_n2327___input_0_1 lut_$abc$128901$new_new_n2327___input_0_2 lut_$abc$128901$new_new_n2327___input_0_3 lut_$abc$128901$new_new_n2327___input_0_4 lut_$abc$128901$new_new_n2327___input_0_5 lut_$abc$128901$new_new_n2327___output_0_0 
100000 0
010000 0
110000 0
111000 0
110100 0
001100 0
000010 0
001010 0
101010 0
011010 0
000110 0
100110 0
010110 0
101110 0
011110 0
111110 0
000001 0
111001 0
000101 0
100101 0
010101 0
001101 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2331___input_0_0 lut_$abc$128901$new_new_n2331___input_0_1 lut_$abc$128901$new_new_n2331___input_0_2 lut_$abc$128901$new_new_n2331___input_0_3 lut_$abc$128901$new_new_n2331___input_0_4 lut_$abc$128901$new_new_n2331___input_0_5 lut_$abc$128901$new_new_n2331___output_0_0 
010000 0
001000 0
011000 0
011100 0
000010 0
010010 0
001010 0
011010 0
111010 0
010110 0
001110 0
011110 0
000001 0
010001 0
110001 0
001001 0
011001 0
000101 0
010101 0
011101 0
000011 0
100011 0
010011 0
110011 0
001011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n2293___input_0_0 lut_$abc$128901$new_new_n2293___input_0_1 lut_$abc$128901$new_new_n2293___input_0_2 lut_$abc$128901$new_new_n2293___input_0_3 lut_$abc$128901$new_new_n2293___input_0_4 lut_$abc$128901$new_new_n2293___input_0_5 lut_$abc$128901$new_new_n2293___output_0_0 
000010 1
100010 1
110010 1
001010 1
101010 1
111010 1
000110 1
100110 1
110110 1
001110 1
101110 1
111110 1
000011 1
100011 1
110011 1
001011 1
101011 1
000111 1
100111 1
001111 1
101111 1

.names lut_$abc$128901$new_new_n2292___input_0_0 lut_$abc$128901$new_new_n2292___input_0_1 lut_$abc$128901$new_new_n2292___input_0_2 lut_$abc$128901$new_new_n2292___input_0_3 lut_$abc$128901$new_new_n2292___input_0_4 lut_$abc$128901$new_new_n2292___output_0_0 
01000 0
00100 0
10100 0
01100 0
11100 0
00110 0
01110 0
11110 0
00101 0
01101 0
11101 0
01111 0

.names lut_$abc$128901$new_new_n2291___input_0_0 lut_$abc$128901$new_new_n2291___input_0_1 lut_$abc$128901$new_new_n2291___input_0_2 lut_$abc$128901$new_new_n2291___input_0_3 lut_$abc$128901$new_new_n2291___input_0_4 lut_$abc$128901$new_new_n2291___output_0_0 
10000 0
10100 0
00010 0
10010 0
11010 0
00110 0
00001 0
10001 0
11001 0
00101 0
00011 0
10011 0
01011 0
11011 0
10111 0

.names lut_$abc$128901$new_new_n2288___input_0_0 lut_$abc$128901$new_new_n2288___input_0_1 __vpr__unconn988 lut_$abc$128901$new_new_n2288___input_0_3 __vpr__unconn989 lut_$abc$128901$new_new_n2288___output_0_0 
00000 1
11000 1
10010 1
01010 1

.names __vpr__unconn990 __vpr__unconn991 __vpr__unconn992 __vpr__unconn993 lut_u_dct1d.stage2_cnt_reg[0]_input_0_4 lut_u_dct1d.stage2_cnt_reg[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.even_not_odd_clock_0_0 \
    D=dffre_u_dct1d.even_not_odd_input_0_0 \
    E=dffre_u_dct1d.even_not_odd_input_2_0 \
    R=dffre_u_dct1d.even_not_odd_input_1_0 \
    Q=dffre_u_dct1d.even_not_odd_output_0_0

.names lut_$abc$128901$abc$39355$li0066_li0066_input_0_0 lut_$abc$128901$abc$39355$li0066_li0066_input_0_1 lut_$abc$128901$abc$39355$li0066_li0066_input_0_2 lut_$abc$128901$abc$39355$li0066_li0066_input_0_3 lut_$abc$128901$abc$39355$li0066_li0066_input_0_4 lut_$abc$128901$abc$39355$li0066_li0066_input_0_5 lut_$abc$128901$abc$39355$li0066_li0066_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
011000 0
100100 0
110100 0
010010 0
110010 0
011010 0
111010 0
010110 0
110110 0
011110 0
111110 0
101001 0
111001 0
000101 0
010101 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
011011 0
111011 0
010111 0
110111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[12]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[12]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[12]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[12]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[12]_output_0_0

.names lut_$abc$128901$new_new_n2377___input_0_0 lut_$abc$128901$new_new_n2377___input_0_1 lut_$abc$128901$new_new_n2377___input_0_2 lut_$abc$128901$new_new_n2377___input_0_3 lut_$abc$128901$new_new_n2377___input_0_4 lut_$abc$128901$new_new_n2377___input_0_5 lut_$abc$128901$new_new_n2377___output_0_0 
010000 0
001000 0
011000 0
111000 0
100100 0
011100 0
100010 0
011010 0
000110 0
100110 0
110110 0
101110 0
000001 0
100001 0
110001 0
101001 0
000101 0
010101 0
110101 0
001101 0
101101 0
111101 0
000011 0
010011 0
110011 0
001011 0
101011 0
111011 0
010111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2369___input_0_0 lut_$abc$128901$new_new_n2369___input_0_1 lut_$abc$128901$new_new_n2369___input_0_2 __vpr__unconn994 __vpr__unconn995 lut_$abc$128901$new_new_n2369___output_0_0 
01000 1
00100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[61]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[61]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[61]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[61]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[61]_output_0_0

.names lut_$abc$128901$new_new_n2365___input_0_0 lut_$abc$128901$new_new_n2365___input_0_1 lut_$abc$128901$new_new_n2365___input_0_2 lut_$abc$128901$new_new_n2365___input_0_3 lut_$abc$128901$new_new_n2365___input_0_4 lut_$abc$128901$new_new_n2365___input_0_5 lut_$abc$128901$new_new_n2365___output_0_0 
000100 1
100100 1
010100 1
110100 1
001100 1
101100 1
011100 1
111100 1
010110 1
011110 1
000101 1
100101 1
010101 1
110101 1
001101 1
101101 1
011101 1
111101 1
000111 1
100111 1
010111 1
011111 1

.names lut_$abc$128901$new_new_n2364___input_0_0 lut_$abc$128901$new_new_n2364___input_0_1 lut_$abc$128901$new_new_n2364___input_0_2 lut_$abc$128901$new_new_n2364___input_0_3 lut_$abc$128901$new_new_n2364___input_0_4 lut_$abc$128901$new_new_n2364___output_0_0 
11000 0
10100 0
01100 0
11100 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
11111 0

.names lut_$abc$128901$new_new_n2363___input_0_0 lut_$abc$128901$new_new_n2363___input_0_1 lut_$abc$128901$new_new_n2363___input_0_2 lut_$abc$128901$new_new_n2363___input_0_3 lut_$abc$128901$new_new_n2363___input_0_4 lut_$abc$128901$new_new_n2363___input_0_5 lut_$abc$128901$new_new_n2363___output_0_0 
000000 1
100000 1
001000 1
101000 1
101010 1
000001 1
100001 1
001001 1
101001 1
100011 1
001011 1
101011 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[76]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[76]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[76]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[76]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[76]_output_0_0

.names __vpr__unconn996 lut_$abc$128901$new_new_n2355___input_0_1 lut_$abc$128901$new_new_n2355___input_0_2 __vpr__unconn997 lut_$abc$128901$new_new_n2355___input_0_4 lut_$abc$128901$new_new_n2355___output_0_0 
00000 1
01100 1
01001 1
00101 1

.names lut_$abc$128901$new_new_n2382___input_0_0 __vpr__unconn998 lut_$abc$128901$new_new_n2382___input_0_2 __vpr__unconn999 lut_$abc$128901$new_new_n2382___input_0_4 lut_$abc$128901$new_new_n2382___output_0_0 
10000 1
10100 1
10101 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[75]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[75]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[75]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[75]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[75]_output_0_0

.names lut_$abc$128901$abc$39355$li0544_li0544_input_0_0 lut_$abc$128901$abc$39355$li0544_li0544_input_0_1 lut_$abc$128901$abc$39355$li0544_li0544_input_0_2 lut_$abc$128901$abc$39355$li0544_li0544_input_0_3 lut_$abc$128901$abc$39355$li0544_li0544_input_0_4 lut_$abc$128901$abc$39355$li0544_li0544_output_0_0 
00000 0
10000 0
11000 0
11100 0
11010 0
11110 0
00001 0
10001 0
11001 0
00101 0
10101 0
11101 0
00011 0
10011 0
11011 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[23]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[23]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[23]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[23]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.even_not_odd_d3_clock_0_0 \
    D=dffre_u_dct2d.even_not_odd_d3_input_0_0 \
    E=dffre_u_dct2d.even_not_odd_d3_input_2_0 \
    R=dffre_u_dct2d.even_not_odd_d3_input_1_0 \
    Q=dffre_u_dct2d.even_not_odd_d3_output_0_0

.names lut_$abc$128901$new_new_n1821___input_0_0 lut_$abc$128901$new_new_n1821___input_0_1 lut_$abc$128901$new_new_n1821___input_0_2 lut_$abc$128901$new_new_n1821___input_0_3 lut_$abc$128901$new_new_n1821___input_0_4 lut_$abc$128901$new_new_n1821___output_0_0 
01100 0
01010 0
00110 0
10110 0
01110 0
11110 0
00101 0
01101 0
11101 0
00011 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n1817___input_0_0 lut_$abc$128901$new_new_n1817___input_0_1 lut_$abc$128901$new_new_n1817___input_0_2 lut_$abc$128901$new_new_n1817___input_0_3 lut_$abc$128901$new_new_n1817___input_0_4 lut_$abc$128901$new_new_n1817___output_0_0 
00000 0
10000 0
11000 0
01100 0
01010 0
00110 0
10110 0
11110 0
10001 0
00101 0
01101 0
11101 0
00011 0
01011 0
11011 0
10111 0

.names lut_$abc$128901$new_new_n1818___input_0_0 lut_$abc$128901$new_new_n1818___input_0_1 lut_$abc$128901$new_new_n1818___input_0_2 lut_$abc$128901$new_new_n1818___input_0_3 lut_$abc$128901$new_new_n1818___input_0_4 lut_$abc$128901$new_new_n1818___input_0_5 lut_$abc$128901$new_new_n1818___output_0_0 
000000 0
100000 0
010000 0
110000 0
101000 0
011000 0
111000 0
110100 0
100010 0
010010 0
110010 0
111010 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
111101 0
000011 0
100011 0
010011 0
110011 0
101011 0
011011 0
111011 0
110111 0

.names lut_$abc$128901$new_new_n1807___input_0_0 lut_$abc$128901$new_new_n1807___input_0_1 lut_$abc$128901$new_new_n1807___input_0_2 lut_$abc$128901$new_new_n1807___input_0_3 lut_$abc$128901$new_new_n1807___input_0_4 lut_$abc$128901$new_new_n1807___input_0_5 lut_$abc$128901$new_new_n1807___output_0_0 
000000 0
010000 0
000100 0
010100 0
110100 0
011100 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
000001 0
010001 0
110001 0
011001 0
000101 0
100101 0
010101 0
110101 0
001101 0
011101 0
000011 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
110111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1816___input_0_0 lut_$abc$128901$new_new_n1816___input_0_1 lut_$abc$128901$new_new_n1816___input_0_2 lut_$abc$128901$new_new_n1816___input_0_3 lut_$abc$128901$new_new_n1816___input_0_4 lut_$abc$128901$new_new_n1816___input_0_5 lut_$abc$128901$new_new_n1816___output_0_0 
100000 0
001000 0
101000 0
111000 0
000100 0
100100 0
110100 0
001100 0
101100 0
011100 0
111100 0
101110 0
000001 0
100001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
101011 0
100111 0
001111 0
101111 0
111111 0

.names lut_$abc$128901$abc$39355$li0543_li0543_input_0_0 lut_$abc$128901$abc$39355$li0543_li0543_input_0_1 lut_$abc$128901$abc$39355$li0543_li0543_input_0_2 lut_$abc$128901$abc$39355$li0543_li0543_input_0_3 lut_$abc$128901$abc$39355$li0543_li0543_input_0_4 lut_$abc$128901$abc$39355$li0543_li0543_output_0_0 
00000 0
01000 0
10100 0
11100 0
01010 0
11010 0
01110 0
11110 0
10001 0
11001 0
00101 0
01101 0
01011 0
11011 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[19]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[19]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[19]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[19]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[19]_output_0_0

.names lut_$abc$128901$new_new_n1812___input_0_0 lut_$abc$128901$new_new_n1812___input_0_1 lut_$abc$128901$new_new_n1812___input_0_2 lut_$abc$128901$new_new_n1812___input_0_3 lut_$abc$128901$new_new_n1812___input_0_4 lut_$abc$128901$new_new_n1812___input_0_5 lut_$abc$128901$new_new_n1812___output_0_0 
110000 0
001000 0
000100 0
100100 0
010100 0
101100 0
011100 0
111100 0
000010 0
001010 0
101010 0
011010 0
100110 0
010110 0
110110 0
111110 0
100001 0
010001 0
110001 0
111001 0
000101 0
001101 0
101101 0
011101 0
110011 0
001011 0
000111 0
100111 0
010111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[83]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[83]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[83]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[83]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[83]_output_0_0

.names __vpr__unconn1000 lut_$abc$128901$abc$39355$li0542_li0542_input_0_1 __vpr__unconn1001 lut_$abc$128901$abc$39355$li0542_li0542_input_0_3 lut_$abc$128901$abc$39355$li0542_li0542_input_0_4 lut_$abc$128901$abc$39355$li0542_li0542_output_0_0 
00000 1
00010 1
00001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[18]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[18]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[18]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[18]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[18]_output_0_0

.names lut_$abc$128901$abc$39355$li0524_li0524_input_0_0 lut_$abc$128901$abc$39355$li0524_li0524_input_0_1 lut_$abc$128901$abc$39355$li0524_li0524_input_0_2 lut_$abc$128901$abc$39355$li0524_li0524_input_0_3 lut_$abc$128901$abc$39355$li0524_li0524_input_0_4 lut_$abc$128901$abc$39355$li0524_li0524_output_0_0 
00000 0
10000 0
01000 0
11000 0
00010 0
01010 0
00110 0
01110 0
01001 0
11001 0
01101 0
11101 0
01011 0
11011 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[23]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[23]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[23]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[23]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.even_not_odd_d2_clock_0_0 \
    D=dffre_u_dct2d.even_not_odd_d2_input_0_0 \
    E=dffre_u_dct2d.even_not_odd_d2_input_2_0 \
    R=dffre_u_dct2d.even_not_odd_d2_input_1_0 \
    Q=dffre_u_dct2d.even_not_odd_d2_output_0_0

.names lut_$abc$128901$new_new_n1734___input_0_0 lut_$abc$128901$new_new_n1734___input_0_1 lut_$abc$128901$new_new_n1734___input_0_2 lut_$abc$128901$new_new_n1734___input_0_3 lut_$abc$128901$new_new_n1734___input_0_4 lut_$abc$128901$new_new_n1734___input_0_5 lut_$abc$128901$new_new_n1734___output_0_0 
010000 0
110000 0
000100 0
010100 0
110100 0
011100 0
000010 0
010010 0
110010 0
011010 0
000110 0
100110 0
010110 0
110110 0
011110 0
111110 0
010001 0
011001 0
010101 0
110101 0
011101 0
111101 0
010011 0
110011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1731___input_0_0 lut_$abc$128901$new_new_n1731___input_0_1 lut_$abc$128901$new_new_n1731___input_0_2 lut_$abc$128901$new_new_n1731___input_0_3 lut_$abc$128901$new_new_n1731___input_0_4 lut_$abc$128901$new_new_n1731___input_0_5 lut_$abc$128901$new_new_n1731___output_0_0 
100000 0
101000 0
100100 0
001100 0
101100 0
111100 0
100010 0
001010 0
101010 0
111010 0
000110 0
100110 0
110110 0
001110 0
101110 0
111110 0
001001 0
101001 0
000101 0
100101 0
001101 0
101101 0
000011 0
100011 0
001011 0
101011 0
000111 0
100111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1727___input_0_0 lut_$abc$128901$new_new_n1727___input_0_1 lut_$abc$128901$new_new_n1727___input_0_2 lut_$abc$128901$new_new_n1727___input_0_3 lut_$abc$128901$new_new_n1727___input_0_4 lut_$abc$128901$new_new_n1727___output_0_0 
11100 0
01010 0
11010 0
10110 0
01110 0
11110 0
01101 0
11101 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n1721___input_0_0 __vpr__unconn1002 lut_$abc$128901$new_new_n1721___input_0_2 lut_$abc$128901$new_new_n1721___input_0_3 lut_$abc$128901$new_new_n1721___input_0_4 lut_$abc$128901$new_new_n1721___output_0_0 
10100 1
00010 1
10010 1
00110 1
00101 1
10101 1
00011 1
10011 1

.names lut_$abc$128901$new_new_n1730___input_0_0 lut_$abc$128901$new_new_n1730___input_0_1 lut_$abc$128901$new_new_n1730___input_0_2 lut_$abc$128901$new_new_n1730___input_0_3 lut_$abc$128901$new_new_n1730___input_0_4 lut_$abc$128901$new_new_n1730___input_0_5 lut_$abc$128901$new_new_n1730___output_0_0 
010000 0
001000 0
101000 0
111000 0
000100 0
010100 0
110100 0
101100 0
000010 0
100010 0
110010 0
011010 0
100110 0
001110 0
011110 0
111110 0
100001 0
101001 0
010101 0
011101 0
000011 0
010011 0
110011 0
001011 0
011011 0
111011 0
000111 0
100111 0
110111 0
001111 0
101111 0
111111 0

.names lut_$abc$128901$abc$39355$li0523_li0523_input_0_0 lut_$abc$128901$abc$39355$li0523_li0523_input_0_1 lut_$abc$128901$abc$39355$li0523_li0523_input_0_2 lut_$abc$128901$abc$39355$li0523_li0523_input_0_3 __vpr__unconn1003 lut_$abc$128901$abc$39355$li0523_li0523_output_0_0 
10000 1
01000 1
11000 1
00100 1
10100 1
11100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[17]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[17]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[17]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[17]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[110]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[110]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[110]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[110]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[110]_output_0_0

.names lut_$abc$128901$new_new_n1723___input_0_0 lut_$abc$128901$new_new_n1723___input_0_1 lut_$abc$128901$new_new_n1723___input_0_2 lut_$abc$128901$new_new_n1723___input_0_3 lut_$abc$128901$new_new_n1723___input_0_4 lut_$abc$128901$new_new_n1723___output_0_0 
10010 0
10110 0
11110 0
10001 0
11001 0
10101 0
11101 0
00011 0
10011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names __vpr__unconn1004 lut_$abc$128901$new_new_n1715___input_0_1 lut_$abc$128901$new_new_n1715___input_0_2 lut_$abc$128901$new_new_n1715___input_0_3 __vpr__unconn1005 lut_$abc$128901$new_new_n1715___output_0_0 
00000 1
00010 1
00110 1
01110 1

.names lut_$abc$128901$new_new_n1726___input_0_0 lut_$abc$128901$new_new_n1726___input_0_1 lut_$abc$128901$new_new_n1726___input_0_2 lut_$abc$128901$new_new_n1726___input_0_3 lut_$abc$128901$new_new_n1726___input_0_4 lut_$abc$128901$new_new_n1726___input_0_5 lut_$abc$128901$new_new_n1726___output_0_0 
000000 0
010000 0
110000 0
001000 0
000100 0
101100 0
000010 0
101010 0
100110 0
101110 0
011110 0
111110 0
100001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
001101 0
011101 0
111101 0
100011 0
010011 0
110011 0
001011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$abc$39355$li0101_li0101_input_0_0 lut_$abc$128901$abc$39355$li0101_li0101_input_0_1 lut_$abc$128901$abc$39355$li0101_li0101_input_0_2 lut_$abc$128901$abc$39355$li0101_li0101_input_0_3 lut_$abc$128901$abc$39355$li0101_li0101_input_0_4 lut_$abc$128901$abc$39355$li0101_li0101_input_0_5 lut_$abc$128901$abc$39355$li0101_li0101_output_0_0 
000000 0
010000 0
101000 0
111000 0
000100 0
010100 0
101100 0
111100 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
000001 0
100001 0
011001 0
111001 0
000101 0
100101 0
011101 0
111101 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[20]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[20]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[20]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[20]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[20]_output_0_0

.names lut_$abc$128901$new_new_n1554___input_0_0 lut_$abc$128901$new_new_n1554___input_0_1 lut_$abc$128901$new_new_n1554___input_0_2 lut_$abc$128901$new_new_n1554___input_0_3 lut_$abc$128901$new_new_n1554___input_0_4 lut_$abc$128901$new_new_n1554___input_0_5 lut_$abc$128901$new_new_n1554___output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
111100 0
000010 0
100010 0
010010 0
110010 0
101010 0
011010 0
111010 0
110110 0
000001 0
100001 0
010001 0
110001 0
101001 0
011001 0
111001 0
110101 0
100011 0
010011 0
110011 0
111011 0

.names lut_$abc$128901$abc$39355$li0100_li0100_input_0_0 lut_$abc$128901$abc$39355$li0100_li0100_input_0_1 lut_$abc$128901$abc$39355$li0100_li0100_input_0_2 lut_$abc$128901$abc$39355$li0100_li0100_input_0_3 lut_$abc$128901$abc$39355$li0100_li0100_input_0_4 lut_$abc$128901$abc$39355$li0100_li0100_output_0_0 
00000 0
10000 0
11000 0
00100 0
00010 0
00110 0
10110 0
11110 0
10001 0
01001 0
11001 0
01101 0
01011 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[19]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[19]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[19]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[19]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[19]_output_0_0

.names lut_$abc$128901$new_new_n1552___input_0_0 lut_$abc$128901$new_new_n1552___input_0_1 lut_$abc$128901$new_new_n1552___input_0_2 lut_$abc$128901$new_new_n1552___input_0_3 lut_$abc$128901$new_new_n1552___input_0_4 lut_$abc$128901$new_new_n1552___input_0_5 lut_$abc$128901$new_new_n1552___output_0_0 
000000 0
100000 0
010000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
001010 0
000110 0
001110 0
101110 0
011110 0
000001 0
001001 0
101001 0
011001 0
000101 0
100101 0
010101 0
001101 0
101101 0
011101 0
111101 0
001111 0

.names __vpr__unconn1006 lut_$abc$128901$abc$39355$li0099_li0099_input_0_1 lut_$abc$128901$abc$39355$li0099_li0099_input_0_2 __vpr__unconn1007 lut_$abc$128901$abc$39355$li0099_li0099_input_0_4 lut_$abc$128901$abc$39355$li0099_li0099_output_0_0 
00000 1
01000 1
00100 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[18]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[18]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[18]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[18]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[16]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[16]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[16]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[16]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[16]_output_0_0

.names lut_$abc$128901$new_new_n2525___input_0_0 lut_$abc$128901$new_new_n2525___input_0_1 lut_$abc$128901$new_new_n2525___input_0_2 lut_$abc$128901$new_new_n2525___input_0_3 lut_$abc$128901$new_new_n2525___input_0_4 lut_$abc$128901$new_new_n2525___input_0_5 lut_$abc$128901$new_new_n2525___output_0_0 
000000 0
100000 0
110000 0
001000 0
011000 0
111000 0
010100 0
101100 0
100010 0
001010 0
101010 0
111010 0
000110 0
010110 0
110110 0
011110 0
000001 0
010001 0
110001 0
011001 0
100101 0
001101 0
101101 0
111101 0
000011 0
100011 0
110011 0
001011 0
011011 0
111011 0
010111 0
101111 0

.names lut_$abc$128901$new_new_n1550___input_0_0 lut_$abc$128901$new_new_n1550___input_0_1 lut_$abc$128901$new_new_n1550___input_0_2 lut_$abc$128901$new_new_n1550___input_0_3 lut_$abc$128901$new_new_n1550___input_0_4 lut_$abc$128901$new_new_n1550___input_0_5 lut_$abc$128901$new_new_n1550___output_0_0 
000000 0
100000 0
110000 0
101000 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
111010 0
100110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
111001 0
100101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
110111 0
101111 0

.names lut_$abc$128901$new_new_n1548___input_0_0 lut_$abc$128901$new_new_n1548___input_0_1 lut_$abc$128901$new_new_n1548___input_0_2 lut_$abc$128901$new_new_n1548___input_0_3 lut_$abc$128901$new_new_n1548___input_0_4 lut_$abc$128901$new_new_n1548___input_0_5 lut_$abc$128901$new_new_n1548___output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
101000 1
011000 1
111000 1
000100 1
100100 1
010100 1
110100 1
001100 1
011100 1
111100 1
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
111110 1
000001 1
010001 1
001001 1
011001 1
000101 1
010101 1
001101 1
011101 1

.names lut_$abc$128901$abc$39355$li0578_li0578_input_0_0 lut_$abc$128901$abc$39355$li0578_li0578_input_0_1 lut_$abc$128901$abc$39355$li0578_li0578_input_0_2 lut_$abc$128901$abc$39355$li0578_li0578_input_0_3 lut_$abc$128901$abc$39355$li0578_li0578_input_0_4 lut_$abc$128901$abc$39355$li0578_li0578_input_0_5 lut_$abc$128901$abc$39355$li0578_li0578_output_0_0 
100000 0
110000 0
101000 0
011000 0
100100 0
110100 0
101100 0
011100 0
000010 0
010010 0
101010 0
011010 0
000110 0
010110 0
101110 0
011110 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[11]_clock_0_0 \
    D=dffre_$iopadmap$dcto[11]_input_0_0 \
    E=dffre_$iopadmap$dcto[11]_input_2_0 \
    R=dffre_$iopadmap$dcto[11]_input_1_0 \
    Q=dffre_$iopadmap$dcto[11]_output_0_0

.names lut_$abc$128901$new_new_n1974___input_0_0 lut_$abc$128901$new_new_n1974___input_0_1 lut_$abc$128901$new_new_n1974___input_0_2 lut_$abc$128901$new_new_n1974___input_0_3 lut_$abc$128901$new_new_n1974___input_0_4 lut_$abc$128901$new_new_n1974___input_0_5 lut_$abc$128901$new_new_n1974___output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
101010 0
011010 0
000110 0
010110 0
101110 0
111110 0
100001 0
010001 0
101001 0
011001 0
000101 0
010101 0
101101 0
111101 0
100011 0
110011 0
101011 0
111011 0
000111 0
010111 0
101111 0
111111 0

.names lut_$abc$128901$new_new_n1971___input_0_0 lut_$abc$128901$new_new_n1971___input_0_1 lut_$abc$128901$new_new_n1971___input_0_2 lut_$abc$128901$new_new_n1971___input_0_3 lut_$abc$128901$new_new_n1971___input_0_4 lut_$abc$128901$new_new_n1971___input_0_5 lut_$abc$128901$new_new_n1971___output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
110110 0
101110 0
011110 0
111110 0
110001 0
101001 0
011001 0
111001 0
111101 0
111011 0

.names lut_$abc$128901$new_new_n1957___input_0_0 lut_$abc$128901$new_new_n1957___input_0_1 lut_$abc$128901$new_new_n1957___input_0_2 lut_$abc$128901$new_new_n1957___input_0_3 lut_$abc$128901$new_new_n1957___input_0_4 lut_$abc$128901$new_new_n1957___input_0_5 lut_$abc$128901$new_new_n1957___output_0_0 
000100 1
010100 1
001100 1
101100 1
011100 1
111100 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
000101 1
010101 1
001101 1
101101 1
011101 1
000111 1
100111 1
010111 1
110111 1
001111 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n1955___input_0_0 lut_$abc$128901$new_new_n1955___input_0_1 lut_$abc$128901$new_new_n1955___input_0_2 lut_$abc$128901$new_new_n1955___input_0_3 lut_$abc$128901$new_new_n1955___input_0_4 lut_$abc$128901$new_new_n1955___input_0_5 lut_$abc$128901$new_new_n1955___output_0_0 
110000 0
100100 0
010100 0
110100 0
111100 0
000010 0
100010 0
010010 0
110010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
110101 0
100011 0
010011 0
110011 0
111011 0
000111 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1956___input_0_0 lut_$abc$128901$new_new_n1956___input_0_1 lut_$abc$128901$new_new_n1956___input_0_2 lut_$abc$128901$new_new_n1956___input_0_3 lut_$abc$128901$new_new_n1956___input_0_4 lut_$abc$128901$new_new_n1956___output_0_0 
10000 0
01000 0
11000 0
11100 0
11010 0
00001 0
00101 0
10101 0
01101 0
00011 0
10111 0
01111 0

.names __vpr__unconn1008 lut_$abc$128901$new_new_n1947___input_0_1 __vpr__unconn1009 lut_$abc$128901$new_new_n1947___input_0_3 lut_$abc$128901$new_new_n1947___input_0_4 lut_$abc$128901$new_new_n1947___output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[6]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[6]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[6]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[6]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[6]_output_0_0

.names __vpr__unconn1010 __vpr__unconn1011 lut_$abc$128901$new_new_n1946___input_0_2 lut_$abc$128901$new_new_n1946___input_0_3 lut_$abc$128901$new_new_n1946___input_0_4 lut_$abc$128901$new_new_n1946___output_0_0 
00000 1
00001 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[8]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[8]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[8]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[8]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[8]_output_0_0

.names lut_$abc$128901$abc$39355$li0522_li0522_input_0_0 lut_$abc$128901$abc$39355$li0522_li0522_input_0_1 __vpr__unconn1012 lut_$abc$128901$abc$39355$li0522_li0522_input_0_3 lut_$abc$128901$abc$39355$li0522_li0522_input_0_4 lut_$abc$128901$abc$39355$li0522_li0522_output_0_0 
00000 1
10000 1
00010 1
01010 1
00001 1
10001 1
10011 1
11011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[16]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[16]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[16]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[16]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[81]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[81]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[81]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[81]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[81]_output_0_0

.names lut_$abc$128901$new_new_n1799___input_0_0 lut_$abc$128901$new_new_n1799___input_0_1 __vpr__unconn1013 __vpr__unconn1014 lut_$abc$128901$new_new_n1799___input_0_4 lut_$abc$128901$new_new_n1799___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[66]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[66]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[66]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[66]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[66]_output_0_0

.names lut_$abc$128901$new_new_n1803___input_0_0 lut_$abc$128901$new_new_n1803___input_0_1 lut_$abc$128901$new_new_n1803___input_0_2 lut_$abc$128901$new_new_n1803___input_0_3 lut_$abc$128901$new_new_n1803___input_0_4 lut_$abc$128901$new_new_n1803___output_0_0 
01000 0
11000 0
00100 0
10100 0
01100 0
01110 0
00001 0
10001 0
01001 0
00101 0
01101 0
11101 0
01011 0
00111 0
01111 0

.names lut_$abc$128901$new_new_n1802___input_0_0 lut_$abc$128901$new_new_n1802___input_0_1 lut_$abc$128901$new_new_n1802___input_0_2 lut_$abc$128901$new_new_n1802___input_0_3 lut_$abc$128901$new_new_n1802___input_0_4 lut_$abc$128901$new_new_n1802___output_0_0 
10000 0
11000 0
10100 0
00010 0
10010 0
11010 0
10110 0
11110 0
10001 0
10011 0
11011 0
10111 0

.names lut_$abc$128901$new_new_n1804___input_0_0 lut_$abc$128901$new_new_n1804___input_0_1 lut_$abc$128901$new_new_n1804___input_0_2 lut_$abc$128901$new_new_n1804___input_0_3 lut_$abc$128901$new_new_n1804___input_0_4 lut_$abc$128901$new_new_n1804___input_0_5 lut_$abc$128901$new_new_n1804___output_0_0 
000100 1
100100 1
010100 1
110100 1
001100 1
101100 1
011100 1
111100 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
000101 1
100101 1
001101 1
101101 1
011101 1
111101 1
000111 1
100111 1
001111 1
101111 1
111111 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[64]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[64]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[64]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[64]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[64]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[78]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[78]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[78]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[78]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[78]_output_0_0

.names __vpr__unconn1015 __vpr__unconn1016 lut_$abc$128901$new_new_n1791___input_0_2 lut_$abc$128901$new_new_n1791___input_0_3 lut_$abc$128901$new_new_n1791___input_0_4 lut_$abc$128901$new_new_n1791___output_0_0 
00000 1
00100 1
00010 1
00001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[79]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[79]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[79]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[79]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[79]_output_0_0

.names lut_$abc$128901$new_new_n1775___input_0_0 lut_$abc$128901$new_new_n1775___input_0_1 lut_$abc$128901$new_new_n1775___input_0_2 lut_$abc$128901$new_new_n1775___input_0_3 lut_$abc$128901$new_new_n1775___input_0_4 lut_$abc$128901$new_new_n1775___input_0_5 lut_$abc$128901$new_new_n1775___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1789___input_0_0 lut_$abc$128901$new_new_n1789___input_0_1 lut_$abc$128901$new_new_n1789___input_0_2 lut_$abc$128901$new_new_n1789___input_0_3 lut_$abc$128901$new_new_n1789___input_0_4 lut_$abc$128901$new_new_n1789___input_0_5 lut_$abc$128901$new_new_n1789___output_0_0 
001000 0
111000 0
101100 0
011100 0
100010 0
010010 0
001010 0
101010 0
011010 0
111010 0
000110 0
110110 0
001110 0
101110 0
011110 0
111110 0
110001 0
111001 0
100101 0
010101 0
110101 0
101101 0
011101 0
111101 0
110011 0
111011 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$abc$39355$li0566_li0566_input_0_0 lut_$abc$128901$abc$39355$li0566_li0566_input_0_1 lut_$abc$128901$abc$39355$li0566_li0566_input_0_2 lut_$abc$128901$abc$39355$li0566_li0566_input_0_3 lut_$abc$128901$abc$39355$li0566_li0566_input_0_4 lut_$abc$128901$abc$39355$li0566_li0566_input_0_5 lut_$abc$128901$abc$39355$li0566_li0566_output_0_0 
000000 1
100000 1
001000 1
101000 1
000100 1
010100 1
000010 1
100010 1
001010 1
101010 1
000110 1
100110 1
010110 1
110110 1
001110 1
011110 1
000001 1
100001 1
001001 1
101001 1
000011 1
100011 1
001011 1
101011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[23]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[23]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[23]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[23]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[23]_output_0_0

.names lut_$abc$128901$new_new_n1905___input_0_0 lut_$abc$128901$new_new_n1905___input_0_1 lut_$abc$128901$new_new_n1905___input_0_2 lut_$abc$128901$new_new_n1905___input_0_3 lut_$abc$128901$new_new_n1905___input_0_4 lut_$abc$128901$new_new_n1905___input_0_5 lut_$abc$128901$new_new_n1905___output_0_0 
011000 0
010010 0
001010 0
011010 0
111010 0
011110 0
000001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
010101 0
001101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1902___input_0_0 lut_$abc$128901$new_new_n1902___input_0_1 lut_$abc$128901$new_new_n1902___input_0_2 lut_$abc$128901$new_new_n1902___input_0_3 lut_$abc$128901$new_new_n1902___input_0_4 lut_$abc$128901$new_new_n1902___input_0_5 lut_$abc$128901$new_new_n1902___output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
101000 1
011000 1
111000 1
100100 1
010100 1
001100 1
111100 1
100101 1
010101 1
001101 1
111101 1

.names lut_$abc$128901$abc$39355$li0565_li0565_input_0_0 lut_$abc$128901$abc$39355$li0565_li0565_input_0_1 lut_$abc$128901$abc$39355$li0565_li0565_input_0_2 lut_$abc$128901$abc$39355$li0565_li0565_input_0_3 lut_$abc$128901$abc$39355$li0565_li0565_input_0_4 lut_$abc$128901$abc$39355$li0565_li0565_output_0_0 
11000 0
01100 0
01010 0
11110 0
00001 0
10001 0
11001 0
00101 0
10101 0
01101 0
00011 0
10011 0
01011 0
00111 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[21]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[21]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[21]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[21]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.even_not_odd_d4_clock_0_0 \
    D=dffre_u_dct2d.even_not_odd_d4_input_0_0 \
    E=dffre_u_dct2d.even_not_odd_d4_input_2_0 \
    R=dffre_u_dct2d.even_not_odd_d4_input_1_0 \
    Q=dffre_u_dct2d.even_not_odd_d4_output_0_0

.names lut_$abc$128901$new_new_n1897___input_0_0 lut_$abc$128901$new_new_n1897___input_0_1 lut_$abc$128901$new_new_n1897___input_0_2 lut_$abc$128901$new_new_n1897___input_0_3 lut_$abc$128901$new_new_n1897___input_0_4 lut_$abc$128901$new_new_n1897___output_0_0 
00000 1
01000 1
00100 1
10100 1
01100 1
11100 1
00001 1
01001 1
11001 1
00101 1
10101 1
01101 1
11101 1

.names lut_$abc$128901$new_new_n1892___input_0_0 lut_$abc$128901$new_new_n1892___input_0_1 __vpr__unconn1017 __vpr__unconn1018 lut_$abc$128901$new_new_n1892___input_0_4 lut_$abc$128901$new_new_n1892___output_0_0 
10000 1
11000 1
10001 1

.names lut_$abc$128901$new_new_n1901___input_0_0 lut_$abc$128901$new_new_n1901___input_0_1 lut_$abc$128901$new_new_n1901___input_0_2 lut_$abc$128901$new_new_n1901___input_0_3 lut_$abc$128901$new_new_n1901___input_0_4 lut_$abc$128901$new_new_n1901___input_0_5 lut_$abc$128901$new_new_n1901___output_0_0 
010000 0
110000 0
001000 0
111000 0
000100 0
110100 0
001100 0
101100 0
100010 0
010010 0
011010 0
111010 0
010110 0
110110 0
001110 0
111110 0
100001 0
010001 0
011001 0
111001 0
010101 0
110101 0
001101 0
111101 0
000011 0
100011 0
101011 0
011011 0
100111 0
010111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1887___input_0_0 lut_$abc$128901$new_new_n1887___input_0_1 lut_$abc$128901$new_new_n1887___input_0_2 lut_$abc$128901$new_new_n1887___input_0_3 lut_$abc$128901$new_new_n1887___input_0_4 lut_$abc$128901$new_new_n1887___input_0_5 lut_$abc$128901$new_new_n1887___output_0_0 
000000 0
010000 0
011000 0
000100 0
010100 0
110100 0
001100 0
011100 0
010010 0
000110 0
010110 0
011110 0
000001 0
010001 0
110001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
001101 0
011101 0
111101 0
000011 0
010011 0
011011 0
000111 0
010111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1895___input_0_0 lut_$abc$128901$new_new_n1895___input_0_1 lut_$abc$128901$new_new_n1895___input_0_2 lut_$abc$128901$new_new_n1895___input_0_3 lut_$abc$128901$new_new_n1895___input_0_4 lut_$abc$128901$new_new_n1895___input_0_5 lut_$abc$128901$new_new_n1895___output_0_0 
100000 0
110000 0
101000 0
111000 0
000100 0
110100 0
101100 0
011100 0
100010 0
110010 0
101010 0
111010 0
100110 0
010110 0
001110 0
111110 0
000001 0
010001 0
001001 0
011001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
001011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$abc$128901$abc$39355$li0102_li0102_input_0_0 lut_$abc$128901$abc$39355$li0102_li0102_input_0_1 lut_$abc$128901$abc$39355$li0102_li0102_input_0_2 lut_$abc$128901$abc$39355$li0102_li0102_input_0_3 lut_$abc$128901$abc$39355$li0102_li0102_input_0_4 lut_$abc$128901$abc$39355$li0102_li0102_input_0_5 lut_$abc$128901$abc$39355$li0102_li0102_output_0_0 
001000 0
011000 0
000100 0
100100 0
001100 0
101100 0
000010 0
100010 0
010010 0
110010 0
001010 0
011010 0
000110 0
100110 0
001110 0
101110 0
000001 0
100001 0
010001 0
110001 0
101001 0
111001 0
000101 0
100101 0
001101 0
101101 0
101011 0
111011 0
000111 0
100111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[21]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[21]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[21]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[21]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[21]_output_0_0

.names lut_$abc$128901$new_new_n1540___input_0_0 lut_$abc$128901$new_new_n1540___input_0_1 lut_$abc$128901$new_new_n1540___input_0_2 lut_$abc$128901$new_new_n1540___input_0_3 lut_$abc$128901$new_new_n1540___input_0_4 lut_$abc$128901$new_new_n1540___input_0_5 lut_$abc$128901$new_new_n1540___output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
110100 0
001100 0
011100 0
100010 0
010010 0
101010 0
111010 0
100110 0
110110 0
101110 0
111110 0
000001 0
010001 0
001001 0
011001 0
100101 0
010101 0
101101 0
111101 0
000011 0
110011 0
001011 0
011011 0
100111 0
110111 0
101111 0
111111 0

.names lut_$abc$128901$new_new_n1538___input_0_0 lut_$abc$128901$new_new_n1538___input_0_1 lut_$abc$128901$new_new_n1538___input_0_2 lut_$abc$128901$new_new_n1538___input_0_3 lut_$abc$128901$new_new_n1538___input_0_4 lut_$abc$128901$new_new_n1538___input_0_5 lut_$abc$128901$new_new_n1538___output_0_0 
000000 0
100000 0
001000 0
101000 0
000100 0
001100 0
000010 0
001010 0
101010 0
011010 0
001110 0
101110 0
000001 0
100001 0
010001 0
001001 0
101001 0
011001 0
000101 0
100101 0
001101 0
101101 0
000011 0
100011 0
001011 0
101011 0
011011 0
111011 0
000111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1535___input_0_0 lut_$abc$128901$new_new_n1535___input_0_1 lut_$abc$128901$new_new_n1535___input_0_2 lut_$abc$128901$new_new_n1535___input_0_3 lut_$abc$128901$new_new_n1535___input_0_4 lut_$abc$128901$new_new_n1535___input_0_5 lut_$abc$128901$new_new_n1535___output_0_0 
000000 1
010000 1
001000 1
011000 1
000010 1
010010 1
001010 1
011010 1
000110 1
010110 1
001110 1
011110 1
000001 1
010001 1
001001 1
011001 1
000011 1
010011 1
001011 1
011011 1
001111 1

.names lut_$abc$128901$new_new_n1531___input_0_0 lut_$abc$128901$new_new_n1531___input_0_1 lut_$abc$128901$new_new_n1531___input_0_2 lut_$abc$128901$new_new_n1531___input_0_3 lut_$abc$128901$new_new_n1531___input_0_4 lut_$abc$128901$new_new_n1531___input_0_5 lut_$abc$128901$new_new_n1531___output_0_0 
100000 1
101000 1
111000 1
100100 1
110100 1
101100 1
111100 1
101001 1
111001 1
100101 1
110101 1
101101 1
111101 1

.names lut_$abc$128901$new_new_n1533___input_0_0 lut_$abc$128901$new_new_n1533___input_0_1 lut_$abc$128901$new_new_n1533___input_0_2 lut_$abc$128901$new_new_n1533___input_0_3 lut_$abc$128901$new_new_n1533___input_0_4 lut_$abc$128901$new_new_n1533___input_0_5 lut_$abc$128901$new_new_n1533___output_0_0 
100000 1
010000 1
110000 1
010100 1
000010 1
010010 1
110010 1
000001 1
010001 1
110001 1
000101 1
010101 1
110101 1
100011 1
010011 1
110011 1
010111 1

.names lut_$abc$128901$new_new_n1527___input_0_0 lut_$abc$128901$new_new_n1527___input_0_1 lut_$abc$128901$new_new_n1527___input_0_2 lut_$abc$128901$new_new_n1527___input_0_3 lut_$abc$128901$new_new_n1527___input_0_4 lut_$abc$128901$new_new_n1527___input_0_5 lut_$abc$128901$new_new_n1527___output_0_0 
100000 0
010000 0
110000 0
101000 0
111000 0
000100 0
010100 0
110100 0
001100 0
011100 0
100010 0
110010 0
111010 0
000110 0
010110 0
011110 0
000001 0
010001 0
110001 0
001001 0
011001 0
100101 0
010101 0
110101 0
101101 0
111101 0
000011 0
010011 0
011011 0
100111 0
110111 0
111111 0

.names lut_$abc$128901$new_new_n1525___input_0_0 lut_$abc$128901$new_new_n1525___input_0_1 lut_$abc$128901$new_new_n1525___input_0_2 lut_$abc$128901$new_new_n1525___input_0_3 lut_$abc$128901$new_new_n1525___input_0_4 lut_$abc$128901$new_new_n1525___input_0_5 lut_$abc$128901$new_new_n1525___output_0_0 
100000 1
010000 1
000100 1
110100 1
100001 1
010001 1
101001 1
011001 1
000101 1
110101 1
001101 1
111101 1
100011 1
010011 1
000111 1
110111 1

.names __vpr__unconn1019 lut_$abc$128901$abc$45570$li54_li54_input_0_1 __vpr__unconn1020 lut_$abc$128901$abc$45570$li54_li54_input_0_3 lut_$abc$128901$abc$45570$li54_li54_input_0_4 lut_$abc$128901$abc$45570$li54_li54_output_0_0 
01000 1
00001 1
01001 1
01011 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[54]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[54]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[54]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[54]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[54]_output_0_0

.names lut_$abc$128901$abc$47118$li0_li0_input_0_0 __vpr__unconn1021 __vpr__unconn1022 __vpr__unconn1023 __vpr__unconn1024 lut_$abc$128901$abc$47118$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.rmemsel_reg_clock_0_0 \
    D=dffre_u_dct2d.rmemsel_reg_input_0_0 \
    E=dffre_u_dct2d.rmemsel_reg_input_2_0 \
    R=dffre_u_dct2d.rmemsel_reg_input_1_0 \
    Q=dffre_u_dct2d.rmemsel_reg_output_0_0

.names lut_$abc$128901$abc$45570$li53_li53_input_0_0 lut_$abc$128901$abc$45570$li53_li53_input_0_1 lut_$abc$128901$abc$45570$li53_li53_input_0_2 lut_$abc$128901$abc$45570$li53_li53_input_0_3 lut_$abc$128901$abc$45570$li53_li53_input_0_4 lut_$abc$128901$abc$45570$li53_li53_input_0_5 lut_$abc$128901$abc$45570$li53_li53_output_0_0 
100000 0
001000 0
101000 0
111000 0
100100 0
101100 0
000010 0
100010 0
110010 0
001010 0
101010 0
111010 0
100110 0
001110 0
101110 0
111110 0
000001 0
010001 0
110001 0
011001 0
000101 0
010101 0
110101 0
001101 0
011101 0
111101 0
010011 0
011011 0
000111 0
010111 0
110111 0
011111 0

.names lut_$abc$128901$abc$45570$li51_li51_input_0_0 lut_$abc$128901$abc$45570$li51_li51_input_0_1 lut_$abc$128901$abc$45570$li51_li51_input_0_2 lut_$abc$128901$abc$45570$li51_li51_input_0_3 lut_$abc$128901$abc$45570$li51_li51_input_0_4 lut_$abc$128901$abc$45570$li51_li51_input_0_5 lut_$abc$128901$abc$45570$li51_li51_output_0_0 
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
110100 0
101100 0
111100 0
000010 0
000110 0
100110 0
010110 0
001110 0
011110 0
100001 0
110001 0
101001 0
011001 0
111001 0
111101 0
000011 0
010011 0
001011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$abc$45570$li49_li49_input_0_0 lut_$abc$128901$abc$45570$li49_li49_input_0_1 lut_$abc$128901$abc$45570$li49_li49_input_0_2 lut_$abc$128901$abc$45570$li49_li49_input_0_3 lut_$abc$128901$abc$45570$li49_li49_input_0_4 lut_$abc$128901$abc$45570$li49_li49_input_0_5 lut_$abc$128901$abc$45570$li49_li49_output_0_0 
000000 0
110000 0
001000 0
111000 0
000100 0
100100 0
001100 0
101100 0
010010 0
110010 0
001010 0
111010 0
000110 0
110110 0
001110 0
101110 0
010001 0
110001 0
001001 0
111001 0
000101 0
110101 0
001101 0
101101 0
010011 0
110011 0
011011 0
111011 0
000111 0
110111 0
001111 0
111111 0

.names lut_$abc$128901$new_new_n1995___input_0_0 lut_$abc$128901$new_new_n1995___input_0_1 lut_$abc$128901$new_new_n1995___input_0_2 lut_$abc$128901$new_new_n1995___input_0_3 lut_$abc$128901$new_new_n1995___input_0_4 lut_$abc$128901$new_new_n1995___input_0_5 lut_$abc$128901$new_new_n1995___output_0_0 
011010 0
111010 0
110110 0
101110 0
011110 0
111110 0
011001 0
111001 0
110101 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2056___input_0_0 lut_$abc$128901$new_new_n2056___input_0_1 lut_$abc$128901$new_new_n2056___input_0_2 lut_$abc$128901$new_new_n2056___input_0_3 lut_$abc$128901$new_new_n2056___input_0_4 lut_$abc$128901$new_new_n2056___input_0_5 lut_$abc$128901$new_new_n2056___output_0_0 
100000 0
000100 0
100100 0
001100 0
101100 0
000010 0
100010 0
110010 0
001010 0
101010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
100101 0
000011 0
100011 0
001011 0
101011 0
000111 0
100111 0
110111 0
001111 0
101111 0

.names lut_u_dct2d.ramdatao[0]_input_0_0 lut_u_dct2d.ramdatao[0]_input_0_1 lut_u_dct2d.ramdatao[0]_input_0_2 __vpr__unconn1025 __vpr__unconn1026 lut_u_dct2d.ramdatao[0]_output_0_0 
01000 1
10100 1
01100 1
11100 1

.names lut_u_dct2d.ramdatao[2]_input_0_0 __vpr__unconn1027 __vpr__unconn1028 lut_u_dct2d.ramdatao[2]_input_0_3 lut_u_dct2d.ramdatao[2]_input_0_4 lut_u_dct2d.ramdatao[2]_output_0_0 
10010 1
00001 1
00011 1
10011 1

.names lut_$abc$128901$abc$45570$li05_li05_input_0_0 lut_$abc$128901$abc$45570$li05_li05_input_0_1 lut_$abc$128901$abc$45570$li05_li05_input_0_2 lut_$abc$128901$abc$45570$li05_li05_input_0_3 lut_$abc$128901$abc$45570$li05_li05_input_0_4 lut_$abc$128901$abc$45570$li05_li05_input_0_5 lut_$abc$128901$abc$45570$li05_li05_output_0_0 
110000 0
101000 0
011000 0
111000 0
101100 0
111100 0
100010 0
110010 0
001010 0
101010 0
011010 0
111010 0
110110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
001001 0
000101 0
100101 0
010101 0
110101 0
001101 0
011101 0
000011 0
010011 0
000111 0
100111 0
010111 0
001111 0

.names __vpr__unconn1029 lut_$abc$128901$abc$45570$li10_li10_input_0_1 lut_$abc$128901$abc$45570$li10_li10_input_0_2 lut_$abc$128901$abc$45570$li10_li10_input_0_3 __vpr__unconn1030 lut_$abc$128901$abc$45570$li10_li10_output_0_0 
01100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[10]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[10]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[10]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[10]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[9]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[9]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[9]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[9]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[9]_output_0_0

.names lut_$abc$128901$abc$45570$li09_li09_input_0_0 lut_$abc$128901$abc$45570$li09_li09_input_0_1 lut_$abc$128901$abc$45570$li09_li09_input_0_2 lut_$abc$128901$abc$45570$li09_li09_input_0_3 lut_$abc$128901$abc$45570$li09_li09_input_0_4 lut_$abc$128901$abc$45570$li09_li09_input_0_5 lut_$abc$128901$abc$45570$li09_li09_output_0_0 
010000 0
110000 0
011000 0
111000 0
100100 0
010100 0
101100 0
011100 0
100010 0
010010 0
011010 0
111010 0
000110 0
100110 0
101110 0
011110 0
100001 0
010001 0
011001 0
111001 0
000101 0
100101 0
101101 0
011101 0
100011 0
010011 0
101011 0
011011 0
000111 0
100111 0
001111 0
101111 0

.names lut_$abc$128901$abc$45570$li07_li07_input_0_0 lut_$abc$128901$abc$45570$li07_li07_input_0_1 lut_$abc$128901$abc$45570$li07_li07_input_0_2 lut_$abc$128901$abc$45570$li07_li07_input_0_3 lut_$abc$128901$abc$45570$li07_li07_input_0_4 lut_$abc$128901$abc$45570$li07_li07_input_0_5 lut_$abc$128901$abc$45570$li07_li07_output_0_0 
101000 0
100100 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
011010 0
111010 0
000110 0
010110 0
110110 0
001001 0
101001 0
111001 0
000101 0
100101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
011011 0
010111 0

.names lut_$abc$128901$abc$45570$li08_li08_input_0_0 lut_$abc$128901$abc$45570$li08_li08_input_0_1 lut_$abc$128901$abc$45570$li08_li08_input_0_2 __vpr__unconn1031 lut_$abc$128901$abc$45570$li08_li08_input_0_4 lut_$abc$128901$abc$45570$li08_li08_output_0_0 
00000 1
11000 1
00100 1
01100 1
10001 1
11001 1
00101 1
11101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[8]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[8]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[8]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[8]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[7]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[7]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[7]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[7]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[7]_output_0_0

.names lut_u_dct2d.ramdatao[6]_input_0_0 lut_u_dct2d.ramdatao[6]_input_0_1 __vpr__unconn1032 lut_u_dct2d.ramdatao[6]_input_0_3 __vpr__unconn1033 lut_u_dct2d.ramdatao[6]_output_0_0 
01000 1
11000 1
10010 1
11010 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[27]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[27]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[27]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[27]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[27]_output_0_0

.names lut_$abc$128901$new_new_n2001___input_0_0 lut_$abc$128901$new_new_n2001___input_0_1 lut_$abc$128901$new_new_n2001___input_0_2 __vpr__unconn1034 lut_$abc$128901$new_new_n2001___input_0_4 lut_$abc$128901$new_new_n2001___output_0_0 
00000 1
01000 1
00100 1
10100 1
10001 1
11001 1
01101 1
11101 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[16]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[16]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[16]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[16]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[16]_output_0_0

.names lut_$abc$128901$new_new_n2006___input_0_0 lut_$abc$128901$new_new_n2006___input_0_1 __vpr__unconn1035 lut_$abc$128901$new_new_n2006___input_0_3 lut_$abc$128901$new_new_n2006___input_0_4 lut_$abc$128901$new_new_n2006___output_0_0 
00000 1
10000 1
01010 1
11010 1
00001 1
11001 1
00011 1
11011 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[38]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[38]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[38]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[38]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[38]_output_0_0

.names lut_u_dct2d.ramdatao[5]_input_0_0 lut_u_dct2d.ramdatao[5]_input_0_1 __vpr__unconn1036 lut_u_dct2d.ramdatao[5]_input_0_3 __vpr__unconn1037 lut_u_dct2d.ramdatao[5]_output_0_0 
10000 1
10010 1
01010 1
11010 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[18]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[18]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[18]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[18]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[18]_output_0_0

.names lut_$abc$128901$abc$39355$li0071_li0071_input_0_0 lut_$abc$128901$abc$39355$li0071_li0071_input_0_1 lut_$abc$128901$abc$39355$li0071_li0071_input_0_2 lut_$abc$128901$abc$39355$li0071_li0071_input_0_3 lut_$abc$128901$abc$39355$li0071_li0071_input_0_4 lut_$abc$128901$abc$39355$li0071_li0071_output_0_0 
00000 0
01000 0
10100 0
11100 0
10010 0
11010 0
00110 0
01110 0
01001 0
11001 0
01101 0
11101 0
01011 0
11011 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[17]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[17]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[17]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[17]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.even_not_odd_d2_clock_0_0 \
    D=dffre_u_dct1d.even_not_odd_d2_input_0_0 \
    E=dffre_u_dct1d.even_not_odd_d2_input_2_0 \
    R=dffre_u_dct1d.even_not_odd_d2_input_1_0 \
    Q=dffre_u_dct1d.even_not_odd_d2_output_0_0

.names lut_$abc$128901$new_new_n2411___input_0_0 lut_$abc$128901$new_new_n2411___input_0_1 lut_$abc$128901$new_new_n2411___input_0_2 lut_$abc$128901$new_new_n2411___input_0_3 lut_$abc$128901$new_new_n2411___input_0_4 lut_$abc$128901$new_new_n2411___input_0_5 lut_$abc$128901$new_new_n2411___output_0_0 
000000 0
010000 0
110000 0
111000 0
100100 0
001100 0
101100 0
011100 0
010010 0
001010 0
000110 0
100110 0
110110 0
101110 0
011110 0
111110 0
010001 0
001001 0
000101 0
100101 0
110101 0
101101 0
011101 0
111101 0
100011 0
001011 0
101011 0
011011 0
000111 0
010111 0
110111 0
111111 0

.names lut_$abc$128901$new_new_n2408___input_0_0 lut_$abc$128901$new_new_n2408___input_0_1 lut_$abc$128901$new_new_n2408___input_0_2 lut_$abc$128901$new_new_n2408___input_0_3 lut_$abc$128901$new_new_n2408___input_0_4 lut_$abc$128901$new_new_n2408___input_0_5 lut_$abc$128901$new_new_n2408___output_0_0 
011000 1
111000 1
011100 1
111100 1
111010 1
011110 1
111110 1
010001 1
110001 1
001001 1
101001 1
011001 1
111001 1
010101 1
110101 1
001101 1
101101 1
011101 1
111101 1
110011 1
001011 1
101011 1
011011 1
111011 1
010111 1
110111 1
001111 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n2415___input_0_0 lut_$abc$128901$new_new_n2415___input_0_1 lut_$abc$128901$new_new_n2415___input_0_2 lut_$abc$128901$new_new_n2415___input_0_3 lut_$abc$128901$new_new_n2415___input_0_4 lut_$abc$128901$new_new_n2415___input_0_5 lut_$abc$128901$new_new_n2415___output_0_0 
101000 0
011000 0
111000 0
111100 0
110010 0
111010 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2412___input_0_0 lut_$abc$128901$new_new_n2412___input_0_1 lut_$abc$128901$new_new_n2412___input_0_2 lut_$abc$128901$new_new_n2412___input_0_3 lut_$abc$128901$new_new_n2412___input_0_4 lut_$abc$128901$new_new_n2412___input_0_5 lut_$abc$128901$new_new_n2412___output_0_0 
000000 0
100000 0
010000 0
110000 0
101000 0
011000 0
111000 0
110100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
100110 0
010110 0
110110 0
111110 0
100001 0
010001 0
110001 0
111001 0
000011 0
100011 0
010011 0
110011 0
101011 0
011011 0
111011 0
110111 0

.names lut_$abc$128901$abc$39355$li0072_li0072_input_0_0 lut_$abc$128901$abc$39355$li0072_li0072_input_0_1 lut_$abc$128901$abc$39355$li0072_li0072_input_0_2 lut_$abc$128901$abc$39355$li0072_li0072_input_0_3 lut_$abc$128901$abc$39355$li0072_li0072_input_0_4 lut_$abc$128901$abc$39355$li0072_li0072_output_0_0 
00000 0
01000 0
00100 0
10100 0
01100 0
11100 0
01010 0
10110 0
01110 0
11110 0
01001 0
10101 0
01101 0
11101 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[21]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[21]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[21]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[21]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[21]_output_0_0

.names lut_$abc$128901$new_new_n2402___input_0_0 lut_$abc$128901$new_new_n2402___input_0_1 lut_$abc$128901$new_new_n2402___input_0_2 lut_$abc$128901$new_new_n2402___input_0_3 lut_$abc$128901$new_new_n2402___input_0_4 lut_$abc$128901$new_new_n2402___input_0_5 lut_$abc$128901$new_new_n2402___output_0_0 
110000 1
101000 1
111000 1
100100 1
110100 1
101100 1
111100 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
111110 1
110001 1
101001 1
111001 1
110101 1
101101 1
111101 1
100011 1
110011 1
101011 1
111011 1
100111 1
110111 1
101111 1
111111 1

.names lut_$abc$128901$new_new_n2407___input_0_0 lut_$abc$128901$new_new_n2407___input_0_1 lut_$abc$128901$new_new_n2407___input_0_2 lut_$abc$128901$new_new_n2407___input_0_3 lut_$abc$128901$new_new_n2407___input_0_4 lut_$abc$128901$new_new_n2407___input_0_5 lut_$abc$128901$new_new_n2407___output_0_0 
010000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
101100 0
000010 0
110010 0
011010 0
111010 0
010110 0
110110 0
101110 0
011110 0
000001 0
110001 0
011001 0
111001 0
010101 0
110101 0
101101 0
011101 0
000011 0
100011 0
001011 0
111011 0
000111 0
110111 0
011111 0
111111 0

.names lut_$abc$128901$abc$39355$li0068_li0068_input_0_0 lut_$abc$128901$abc$39355$li0068_li0068_input_0_1 lut_$abc$128901$abc$39355$li0068_li0068_input_0_2 __vpr__unconn1038 lut_$abc$128901$abc$39355$li0068_li0068_input_0_4 lut_$abc$128901$abc$39355$li0068_li0068_output_0_0 
00000 1
10000 1
01000 1
10100 1
10001 1
00101 1
10101 1
01101 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[14]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[14]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[14]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[14]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[75]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[75]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[75]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[75]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[75]_output_0_0

.names lut_$abc$128901$new_new_n2390___input_0_0 lut_$abc$128901$new_new_n2390___input_0_1 lut_$abc$128901$new_new_n2390___input_0_2 lut_$abc$128901$new_new_n2390___input_0_3 lut_$abc$128901$new_new_n2390___input_0_4 lut_$abc$128901$new_new_n2390___input_0_5 lut_$abc$128901$new_new_n2390___output_0_0 
010000 0
001000 0
101000 0
111000 0
000100 0
010100 0
110100 0
101100 0
100010 0
001010 0
011010 0
111010 0
010110 0
001110 0
101110 0
111110 0
100001 0
001001 0
011001 0
111001 0
010101 0
001101 0
101101 0
111101 0
000011 0
100011 0
110011 0
011011 0
100111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2393___input_0_0 lut_$abc$128901$new_new_n2393___input_0_1 lut_$abc$128901$new_new_n2393___input_0_2 lut_$abc$128901$new_new_n2393___input_0_3 lut_$abc$128901$new_new_n2393___input_0_4 lut_$abc$128901$new_new_n2393___input_0_5 lut_$abc$128901$new_new_n2393___output_0_0 
000000 0
010000 0
110000 0
011000 0
010100 0
011100 0
010010 0
101010 0
100110 0
101110 0
010001 0
101001 0
100101 0
101101 0
100011 0
001011 0
101011 0
111011 0
000111 0
100111 0
110111 0
001111 0
101111 0
111111 0

.names lut_$abc$128901$new_new_n2384___input_0_0 lut_$abc$128901$new_new_n2384___input_0_1 __vpr__unconn1039 lut_$abc$128901$new_new_n2384___input_0_3 lut_$abc$128901$new_new_n2384___input_0_4 lut_$abc$128901$new_new_n2384___output_0_0 
00000 1
01000 1
00010 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[60]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[60]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[60]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[60]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[60]_output_0_0

.names lut_$abc$128901$new_new_n2357___input_0_0 lut_$abc$128901$new_new_n2357___input_0_1 lut_$abc$128901$new_new_n2357___input_0_2 lut_$abc$128901$new_new_n2357___input_0_3 lut_$abc$128901$new_new_n2357___input_0_4 lut_$abc$128901$new_new_n2357___input_0_5 lut_$abc$128901$new_new_n2357___output_0_0 
000000 0
010000 0
110000 0
011000 0
010100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
011110 0
111110 0
000011 0
100011 0
010011 0
110011 0
001011 0
011011 0
000111 0
010111 0

.names lut_$abc$128901$new_new_n2362___input_0_0 lut_$abc$128901$new_new_n2362___input_0_1 lut_$abc$128901$new_new_n2362___input_0_2 lut_$abc$128901$new_new_n2362___input_0_3 lut_$abc$128901$new_new_n2362___input_0_4 lut_$abc$128901$new_new_n2362___output_0_0 
10000 0
01000 0
00100 0
11100 0
00010 0
11010 0
00110 0
11110 0
10001 0
01001 0
10101 0
01101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n2371___input_0_0 lut_$abc$128901$new_new_n2371___input_0_1 lut_$abc$128901$new_new_n2371___input_0_2 lut_$abc$128901$new_new_n2371___input_0_3 lut_$abc$128901$new_new_n2371___input_0_4 lut_$abc$128901$new_new_n2371___output_0_0 
01000 0
00100 0
01100 0
11100 0
00010 0
01010 0
11010 0
00110 0
01110 0
11110 0
01001 0
01101 0
00011 0
01011 0
11011 0
01111 0

.names lut_$abc$128901$new_new_n2347___input_0_0 __vpr__unconn1040 lut_$abc$128901$new_new_n2347___input_0_2 __vpr__unconn1041 lut_$abc$128901$new_new_n2347___input_0_4 lut_$abc$128901$new_new_n2347___output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[73]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[73]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[73]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[73]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[73]_output_0_0

.names lut_$abc$128901$new_new_n2344___input_0_0 lut_$abc$128901$new_new_n2344___input_0_1 lut_$abc$128901$new_new_n2344___input_0_2 lut_$abc$128901$new_new_n2344___input_0_3 lut_$abc$128901$new_new_n2344___input_0_4 lut_$abc$128901$new_new_n2344___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1
00010 1
10010 1
00110 1
00001 1
10001 1
00101 1
11111 1

.names lut_$abc$128901$new_new_n2346___input_0_0 lut_$abc$128901$new_new_n2346___input_0_1 lut_$abc$128901$new_new_n2346___input_0_2 lut_$abc$128901$new_new_n2346___input_0_3 lut_$abc$128901$new_new_n2346___input_0_4 lut_$abc$128901$new_new_n2346___output_0_0 
11111 1

.names lut_$abc$128901$abc$39355$li0504_li0504_input_0_0 lut_$abc$128901$abc$39355$li0504_li0504_input_0_1 lut_$abc$128901$abc$39355$li0504_li0504_input_0_2 lut_$abc$128901$abc$39355$li0504_li0504_input_0_3 lut_$abc$128901$abc$39355$li0504_li0504_input_0_4 lut_$abc$128901$abc$39355$li0504_li0504_input_0_5 lut_$abc$128901$abc$39355$li0504_li0504_output_0_0 
000000 0
100000 0
011000 0
111000 0
000100 0
010100 0
001100 0
011100 0
010010 0
110010 0
001010 0
101010 0
000110 0
010110 0
001110 0
011110 0
010001 0
110001 0
001001 0
101001 0
000101 0
010101 0
001101 0
011101 0
000011 0
100011 0
011011 0
111011 0
000111 0
010111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[14]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[14]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[14]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[14]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[14]_output_0_0

.names lut_$abc$128901$new_new_n1637___input_0_0 lut_$abc$128901$new_new_n1637___input_0_1 lut_$abc$128901$new_new_n1637___input_0_2 lut_$abc$128901$new_new_n1637___input_0_3 lut_$abc$128901$new_new_n1637___input_0_4 lut_$abc$128901$new_new_n1637___output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
10110 0
01110 0
00001 0
11001 0
10101 0
11101 0
10011 0
11011 0
10111 0
11111 0

.names lut_$abc$128901$new_new_n1624___input_0_0 lut_$abc$128901$new_new_n1624___input_0_1 lut_$abc$128901$new_new_n1624___input_0_2 lut_$abc$128901$new_new_n1624___input_0_3 lut_$abc$128901$new_new_n1624___input_0_4 lut_$abc$128901$new_new_n1624___input_0_5 lut_$abc$128901$new_new_n1624___output_0_0 
000000 0
100000 0
010000 0
110000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
111100 0
110010 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
101101 0
011101 0
111101 0
100011 0
010011 0
110011 0
111011 0
110111 0

.names lut_$abc$128901$new_new_n1610___input_0_0 lut_$abc$128901$new_new_n1610___input_0_1 lut_$abc$128901$new_new_n1610___input_0_2 lut_$abc$128901$new_new_n1610___input_0_3 lut_$abc$128901$new_new_n1610___input_0_4 lut_$abc$128901$new_new_n1610___input_0_5 lut_$abc$128901$new_new_n1610___output_0_0 
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
011010 1
111010 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
110111 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n1596___input_0_0 __vpr__unconn1042 lut_$abc$128901$new_new_n1596___input_0_2 lut_$abc$128901$new_new_n1596___input_0_3 __vpr__unconn1043 lut_$abc$128901$new_new_n1596___output_0_0 
00000 1
10100 1
10010 1
00110 1

.names __vpr__unconn1044 __vpr__unconn1045 __vpr__unconn1046 __vpr__unconn1047 lut_u_dct2d.stage2_cnt_reg[0]_input_0_4 lut_u_dct2d.stage2_cnt_reg[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.even_not_odd_clock_0_0 \
    D=dffre_u_dct2d.even_not_odd_input_0_0 \
    E=dffre_u_dct2d.even_not_odd_input_2_0 \
    R=dffre_u_dct2d.even_not_odd_input_1_0 \
    Q=dffre_u_dct2d.even_not_odd_output_0_0

.names lut_$abc$128901$new_new_n1609___input_0_0 lut_$abc$128901$new_new_n1609___input_0_1 lut_$abc$128901$new_new_n1609___input_0_2 lut_$abc$128901$new_new_n1609___input_0_3 lut_$abc$128901$new_new_n1609___input_0_4 lut_$abc$128901$new_new_n1609___output_0_0 
01000 0
00100 0
01100 0
11100 0
00001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11101 0
01111 0

.names lut_$abc$128901$new_new_n1608___input_0_0 lut_$abc$128901$new_new_n1608___input_0_1 lut_$abc$128901$new_new_n1608___input_0_2 lut_$abc$128901$new_new_n1608___input_0_3 lut_$abc$128901$new_new_n1608___input_0_4 lut_$abc$128901$new_new_n1608___output_0_0 
01000 0
11000 0
00100 0
10100 0
01100 0
00010 0
10010 0
01010 0
00110 0
01110 0
11110 0
01101 0
01011 0
00111 0
01111 0

.names lut_$abc$128901$new_new_n1607___input_0_0 lut_$abc$128901$new_new_n1607___input_0_1 lut_$abc$128901$new_new_n1607___input_0_2 lut_$abc$128901$new_new_n1607___input_0_3 lut_$abc$128901$new_new_n1607___input_0_4 lut_$abc$128901$new_new_n1607___output_0_0 
00000 1
10000 1
00001 1

.names lut_$abc$128901$abc$39355$li0577_li0577_input_0_0 lut_$abc$128901$abc$39355$li0577_li0577_input_0_1 lut_$abc$128901$abc$39355$li0577_li0577_input_0_2 lut_$abc$128901$abc$39355$li0577_li0577_input_0_3 lut_$abc$128901$abc$39355$li0577_li0577_input_0_4 lut_$abc$128901$abc$39355$li0577_li0577_input_0_5 lut_$abc$128901$abc$39355$li0577_li0577_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
101010 0
011010 0
101110 0
011110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000011 0
100011 0
010011 0
110011 0
001011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[10]_clock_0_0 \
    D=dffre_$iopadmap$dcto[10]_input_0_0 \
    E=dffre_$iopadmap$dcto[10]_input_2_0 \
    R=dffre_$iopadmap$dcto[10]_input_1_0 \
    Q=dffre_$iopadmap$dcto[10]_output_0_0

.names lut_$abc$128901$new_new_n1969___input_0_0 lut_$abc$128901$new_new_n1969___input_0_1 lut_$abc$128901$new_new_n1969___input_0_2 lut_$abc$128901$new_new_n1969___input_0_3 lut_$abc$128901$new_new_n1969___input_0_4 lut_$abc$128901$new_new_n1969___output_0_0 
00000 1
00100 1
01100 1
00010 1
00110 1
01110 1
00001 1
00101 1
00011 1
01011 1
00111 1
01111 1

.names lut_$abc$128901$abc$39355$li0576_li0576_input_0_0 lut_$abc$128901$abc$39355$li0576_li0576_input_0_1 lut_$abc$128901$abc$39355$li0576_li0576_input_0_2 lut_$abc$128901$abc$39355$li0576_li0576_input_0_3 lut_$abc$128901$abc$39355$li0576_li0576_input_0_4 lut_$abc$128901$abc$39355$li0576_li0576_output_0_0 
00000 0
10000 0
00100 0
10100 0
01010 0
11010 0
01110 0
11110 0
00001 0
01001 0
10101 0
11101 0
00011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[9]_clock_0_0 \
    D=dffre_$iopadmap$dcto[9]_input_0_0 \
    E=dffre_$iopadmap$dcto[9]_input_2_0 \
    R=dffre_$iopadmap$dcto[9]_input_1_0 \
    Q=dffre_$iopadmap$dcto[9]_output_0_0

.names lut_$abc$128901$new_new_n1949___input_0_0 lut_$abc$128901$new_new_n1949___input_0_1 lut_$abc$128901$new_new_n1949___input_0_2 lut_$abc$128901$new_new_n1949___input_0_3 lut_$abc$128901$new_new_n1949___input_0_4 lut_$abc$128901$new_new_n1949___input_0_5 lut_$abc$128901$new_new_n1949___output_0_0 
000000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
011100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
010110 0
001110 0
011110 0
111110 0
010001 0
001001 0
011001 0
111001 0
000011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
011111 0

.names lut_$abc$128901$new_new_n1917___input_0_0 lut_$abc$128901$new_new_n1917___input_0_1 lut_$abc$128901$new_new_n1917___input_0_2 lut_$abc$128901$new_new_n1917___input_0_3 lut_$abc$128901$new_new_n1917___input_0_4 lut_$abc$128901$new_new_n1917___input_0_5 lut_$abc$128901$new_new_n1917___output_0_0 
000000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
001100 0
101100 0
011100 0
111100 0
001110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
001101 0
101101 0
011101 0
111101 0
000011 0
001011 0
101011 0
011011 0
001111 0

.names lut_$abc$128901$new_new_n1932___input_0_0 lut_$abc$128901$new_new_n1932___input_0_1 lut_$abc$128901$new_new_n1932___input_0_2 lut_$abc$128901$new_new_n1932___input_0_3 lut_$abc$128901$new_new_n1932___input_0_4 lut_$abc$128901$new_new_n1932___input_0_5 lut_$abc$128901$new_new_n1932___output_0_0 
101010 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
101011 0
000111 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1910___input_0_0 lut_$abc$128901$new_new_n1910___input_0_1 __vpr__unconn1048 __vpr__unconn1049 lut_$abc$128901$new_new_n1910___input_0_4 lut_$abc$128901$new_new_n1910___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[2]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[2]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[2]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[2]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[0]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[0]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[0]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[0]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[0]_output_0_0

.names __vpr__unconn1050 lut_$abc$128901$new_new_n1908___input_0_1 __vpr__unconn1051 __vpr__unconn1052 lut_$abc$128901$new_new_n1908___input_0_4 lut_$abc$128901$new_new_n1908___output_0_0 
00001 1

.names __vpr__unconn1053 lut_$abc$128901$abc$45570$li21_li21_input_0_1 lut_$abc$128901$abc$45570$li21_li21_input_0_2 lut_$abc$128901$abc$45570$li21_li21_input_0_3 __vpr__unconn1054 lut_$abc$128901$abc$45570$li21_li21_output_0_0 
01100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[21]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[21]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[21]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[21]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[22]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[22]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[22]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[22]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[22]_output_0_0

.names lut_$abc$128901$abc$45570$li20_li20_input_0_0 lut_$abc$128901$abc$45570$li20_li20_input_0_1 lut_$abc$128901$abc$45570$li20_li20_input_0_2 lut_$abc$128901$abc$45570$li20_li20_input_0_3 lut_$abc$128901$abc$45570$li20_li20_input_0_4 lut_$abc$128901$abc$45570$li20_li20_input_0_5 lut_$abc$128901$abc$45570$li20_li20_output_0_0 
100000 0
110000 0
101000 0
111000 0
100100 0
110100 0
001100 0
011100 0
100010 0
110010 0
001010 0
111010 0
000110 0
110110 0
001110 0
011110 0
100001 0
110001 0
001001 0
111001 0
000101 0
110101 0
001101 0
011101 0
100011 0
110011 0
001011 0
011011 0
000111 0
010111 0
001111 0
011111 0

.names lut_$abc$128901$abc$45570$li17_li17_input_0_0 lut_$abc$128901$abc$45570$li17_li17_input_0_1 lut_$abc$128901$abc$45570$li17_li17_input_0_2 lut_$abc$128901$abc$45570$li17_li17_input_0_3 lut_$abc$128901$abc$45570$li17_li17_input_0_4 lut_$abc$128901$abc$45570$li17_li17_output_0_0 
00000 0
11000 0
00100 0
01100 0
10010 0
01010 0
10110 0
11110 0
10001 0
11001 0
00101 0
11101 0
00011 0
01011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[17]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[17]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[17]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[17]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[17]_output_0_0

.names lut_$abc$128901$new_new_n2022___input_0_0 lut_$abc$128901$new_new_n2022___input_0_1 lut_$abc$128901$new_new_n2022___input_0_2 lut_$abc$128901$new_new_n2022___input_0_3 lut_$abc$128901$new_new_n2022___input_0_4 lut_$abc$128901$new_new_n2022___output_0_0 
11000 0
10010 0
01010 0
11010 0
10110 0
11110 0
10001 0
11001 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$abc$45570$li16_li16_input_0_0 lut_$abc$128901$abc$45570$li16_li16_input_0_1 lut_$abc$128901$abc$45570$li16_li16_input_0_2 lut_$abc$128901$abc$45570$li16_li16_input_0_3 lut_$abc$128901$abc$45570$li16_li16_input_0_4 lut_$abc$128901$abc$45570$li16_li16_output_0_0 
00000 0
11000 0
10100 0
01100 0
00010 0
01010 0
10110 0
11110 0
10001 0
11001 0
00101 0
01101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$abc$45570$li15_li15_input_0_0 lut_$abc$128901$abc$45570$li15_li15_input_0_1 lut_$abc$128901$abc$45570$li15_li15_input_0_2 lut_$abc$128901$abc$45570$li15_li15_input_0_3 lut_$abc$128901$abc$45570$li15_li15_input_0_4 lut_$abc$128901$abc$45570$li15_li15_output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
10110 0
01110 0
00001 0
11001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n2017___input_0_0 lut_$abc$128901$new_new_n2017___input_0_1 lut_$abc$128901$new_new_n2017___input_0_2 lut_$abc$128901$new_new_n2017___input_0_3 lut_$abc$128901$new_new_n2017___input_0_4 lut_$abc$128901$new_new_n2017___input_0_5 lut_$abc$128901$new_new_n2017___output_0_0 
001100 0
101100 0
011100 0
111100 0
111010 0
110110 0
001110 0
101110 0
011110 0
111110 0
011001 0
111001 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[33]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[33]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[33]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[33]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[77]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[77]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[77]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[77]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[77]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[55]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[55]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[55]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[55]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[44]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[44]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[44]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[44]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[44]_output_0_0

.names __vpr__unconn1055 lut_$abc$128901$abc$45570$li32_li32_input_0_1 lut_$abc$128901$abc$45570$li32_li32_input_0_2 lut_$abc$128901$abc$45570$li32_li32_input_0_3 __vpr__unconn1056 lut_$abc$128901$abc$45570$li32_li32_output_0_0 
01100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[32]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[32]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[32]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[32]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[66]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[66]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[66]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[66]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[66]_output_0_0

.names lut_$abc$128901$abc$45570$li31_li31_input_0_0 lut_$abc$128901$abc$45570$li31_li31_input_0_1 lut_$abc$128901$abc$45570$li31_li31_input_0_2 lut_$abc$128901$abc$45570$li31_li31_input_0_3 lut_$abc$128901$abc$45570$li31_li31_input_0_4 lut_$abc$128901$abc$45570$li31_li31_input_0_5 lut_$abc$128901$abc$45570$li31_li31_output_0_0 
101000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
011100 0
100010 0
001010 0
101010 0
111010 0
000110 0
010110 0
110110 0
011110 0
100001 0
001001 0
101001 0
111001 0
000101 0
010101 0
110101 0
011101 0
100011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
010111 0

.names lut_$abc$128901$abc$45570$li28_li28_input_0_0 lut_$abc$128901$abc$45570$li28_li28_input_0_1 lut_$abc$128901$abc$45570$li28_li28_input_0_2 lut_$abc$128901$abc$45570$li28_li28_input_0_3 lut_$abc$128901$abc$45570$li28_li28_input_0_4 lut_$abc$128901$abc$45570$li28_li28_output_0_0 
00000 0
11000 0
00100 0
10100 0
10010 0
01010 0
01110 0
11110 0
01001 0
11001 0
00101 0
11101 0
00011 0
10011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[28]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[28]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[28]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[28]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[28]_output_0_0

.names lut_$abc$128901$new_new_n2035___input_0_0 lut_$abc$128901$new_new_n2035___input_0_1 lut_$abc$128901$new_new_n2035___input_0_2 lut_$abc$128901$new_new_n2035___input_0_3 lut_$abc$128901$new_new_n2035___input_0_4 lut_$abc$128901$new_new_n2035___output_0_0 
11000 0
10010 0
01010 0
11010 0
01110 0
11110 0
01001 0
11001 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$abc$45570$li27_li27_input_0_0 lut_$abc$128901$abc$45570$li27_li27_input_0_1 lut_$abc$128901$abc$45570$li27_li27_input_0_2 lut_$abc$128901$abc$45570$li27_li27_input_0_3 lut_$abc$128901$abc$45570$li27_li27_input_0_4 lut_$abc$128901$abc$45570$li27_li27_output_0_0 
00000 0
11000 0
10100 0
01100 0
00010 0
01010 0
10110 0
11110 0
10001 0
11001 0
00101 0
01101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$abc$45570$li26_li26_input_0_0 lut_$abc$128901$abc$45570$li26_li26_input_0_1 lut_$abc$128901$abc$45570$li26_li26_input_0_2 lut_$abc$128901$abc$45570$li26_li26_input_0_3 lut_$abc$128901$abc$45570$li26_li26_input_0_4 lut_$abc$128901$abc$45570$li26_li26_output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
10110 0
01110 0
00001 0
11001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n2030___input_0_0 lut_$abc$128901$new_new_n2030___input_0_1 lut_$abc$128901$new_new_n2030___input_0_2 lut_$abc$128901$new_new_n2030___input_0_3 lut_$abc$128901$new_new_n2030___input_0_4 lut_$abc$128901$new_new_n2030___input_0_5 lut_$abc$128901$new_new_n2030___output_0_0 
111100 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[68]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[68]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[68]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[68]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[35]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[35]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[35]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[35]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[35]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[79]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[79]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[79]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[79]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[79]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[34]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[34]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[34]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[34]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[34]_output_0_0

.names __vpr__unconn1057 lut_$abc$128901$abc$45570$li43_li43_input_0_1 lut_$abc$128901$abc$45570$li43_li43_input_0_2 lut_$abc$128901$abc$45570$li43_li43_input_0_3 __vpr__unconn1058 lut_$abc$128901$abc$45570$li43_li43_output_0_0 
01100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[43]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[43]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[43]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[43]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[43]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[46]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[46]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[46]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[46]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[46]_output_0_0

.names lut_$abc$128901$abc$45570$li42_li42_input_0_0 lut_$abc$128901$abc$45570$li42_li42_input_0_1 lut_$abc$128901$abc$45570$li42_li42_input_0_2 lut_$abc$128901$abc$45570$li42_li42_input_0_3 lut_$abc$128901$abc$45570$li42_li42_input_0_4 lut_$abc$128901$abc$45570$li42_li42_input_0_5 lut_$abc$128901$abc$45570$li42_li42_output_0_0 
101000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
011100 0
100010 0
001010 0
101010 0
111010 0
000110 0
010110 0
110110 0
011110 0
100001 0
001001 0
101001 0
111001 0
000101 0
010101 0
110101 0
011101 0
100011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
010111 0

.names lut_$abc$128901$abc$45570$li39_li39_input_0_0 lut_$abc$128901$abc$45570$li39_li39_input_0_1 lut_$abc$128901$abc$45570$li39_li39_input_0_2 lut_$abc$128901$abc$45570$li39_li39_input_0_3 lut_$abc$128901$abc$45570$li39_li39_input_0_4 lut_$abc$128901$abc$45570$li39_li39_output_0_0 
00000 0
11000 0
00100 0
10100 0
10010 0
01010 0
01110 0
11110 0
01001 0
11001 0
00101 0
11101 0
00011 0
10011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[39]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[39]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[39]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[39]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[39]_output_0_0

.names lut_$abc$128901$new_new_n2048___input_0_0 lut_$abc$128901$new_new_n2048___input_0_1 lut_$abc$128901$new_new_n2048___input_0_2 lut_$abc$128901$new_new_n2048___input_0_3 lut_$abc$128901$new_new_n2048___input_0_4 lut_$abc$128901$new_new_n2048___output_0_0 
11000 0
10010 0
01010 0
11010 0
01110 0
11110 0
01001 0
11001 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$abc$45570$li38_li38_input_0_0 lut_$abc$128901$abc$45570$li38_li38_input_0_1 lut_$abc$128901$abc$45570$li38_li38_input_0_2 lut_$abc$128901$abc$45570$li38_li38_input_0_3 lut_$abc$128901$abc$45570$li38_li38_input_0_4 lut_$abc$128901$abc$45570$li38_li38_output_0_0 
00000 0
11000 0
10100 0
01100 0
00010 0
11010 0
00110 0
11110 0
10001 0
01001 0
10101 0
01101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[48]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[48]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[48]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[48]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[48]_output_0_0

.names lut_$abc$128901$abc$45570$li37_li37_input_0_0 lut_$abc$128901$abc$45570$li37_li37_input_0_1 lut_$abc$128901$abc$45570$li37_li37_input_0_2 lut_$abc$128901$abc$45570$li37_li37_input_0_3 lut_$abc$128901$abc$45570$li37_li37_input_0_4 lut_$abc$128901$abc$45570$li37_li37_output_0_0 
00000 0
11000 0
10100 0
01100 0
01010 0
11010 0
00110 0
10110 0
00001 0
10001 0
01101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[47]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[47]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[47]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[47]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[47]_output_0_0

.names lut_$abc$128901$new_new_n2043___input_0_0 lut_$abc$128901$new_new_n2043___input_0_1 lut_$abc$128901$new_new_n2043___input_0_2 lut_$abc$128901$new_new_n2043___input_0_3 lut_$abc$128901$new_new_n2043___input_0_4 lut_$abc$128901$new_new_n2043___input_0_5 lut_$abc$128901$new_new_n2043___output_0_0 
100100 0
110100 0
101100 0
111100 0
111010 0
100110 0
110110 0
101110 0
011110 0
111110 0
111001 0
100101 0
110101 0
101101 0
011101 0
111101 0
100011 0
110011 0
101011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[56]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[56]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[56]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[56]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[56]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[57]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[57]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[57]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[57]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[57]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[67]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[67]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[67]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[67]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[45]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[45]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[45]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[45]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[45]_output_0_0

.names lut_$abc$128901$abc$39355$li0502_li0502_input_0_0 lut_$abc$128901$abc$39355$li0502_li0502_input_0_1 __vpr__unconn1059 lut_$abc$128901$abc$39355$li0502_li0502_input_0_3 lut_$abc$128901$abc$39355$li0502_li0502_input_0_4 lut_$abc$128901$abc$39355$li0502_li0502_output_0_0 
00000 1
10000 1
10010 1
11010 1
00001 1
10001 1
00011 1
01011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[12]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[12]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[12]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[12]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwe_d3_clock_0_0 \
    D=dffre_u_dct1d.ramwe_d3_input_0_0 \
    E=dffre_u_dct1d.ramwe_d3_input_2_0 \
    R=dffre_u_dct1d.ramwe_d3_input_1_0 \
    Q=dffre_u_dct1d.ramwe_d3_output_0_0

.names lut_$abc$128901$new_new_n1623___input_0_0 lut_$abc$128901$new_new_n1623___input_0_1 lut_$abc$128901$new_new_n1623___input_0_2 lut_$abc$128901$new_new_n1623___input_0_3 lut_$abc$128901$new_new_n1623___input_0_4 lut_$abc$128901$new_new_n1623___input_0_5 lut_$abc$128901$new_new_n1623___output_0_0 
010000 0
101000 0
000100 0
100100 0
110100 0
001100 0
011100 0
111100 0
000010 0
010010 0
110010 0
011010 0
100110 0
001110 0
101110 0
111110 0
100001 0
001001 0
101001 0
111001 0
000101 0
010101 0
110101 0
011101 0
010011 0
101011 0
000111 0
100111 0
110111 0
001111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.ramwe_d2_clock_0_0 \
    D=dffre_u_dct1d.ramwe_d2_input_0_0 \
    E=dffre_u_dct1d.ramwe_d2_input_2_0 \
    R=dffre_u_dct1d.ramwe_d2_input_1_0 \
    Q=dffre_u_dct1d.ramwe_d2_output_0_0

.names lut_$abc$128901$new_new_n1618___input_0_0 __vpr__unconn1060 lut_$abc$128901$new_new_n1618___input_0_2 lut_$abc$128901$new_new_n1618___input_0_3 __vpr__unconn1061 lut_$abc$128901$new_new_n1618___output_0_0 
10100 1
00110 1
10110 1

.names lut_$abc$128901$new_new_n1617___input_0_0 lut_$abc$128901$new_new_n1617___input_0_1 lut_$abc$128901$new_new_n1617___input_0_2 lut_$abc$128901$new_new_n1617___input_0_3 lut_$abc$128901$new_new_n1617___input_0_4 lut_$abc$128901$new_new_n1617___output_0_0 
10000 0
01000 0
11000 0
00100 0
10100 0
01100 0
11100 0
11110 0
11001 0
10101 0
01101 0
11101 0

.names lut_$abc$128901$new_new_n1616___input_0_0 lut_$abc$128901$new_new_n1616___input_0_1 lut_$abc$128901$new_new_n1616___input_0_2 lut_$abc$128901$new_new_n1616___input_0_3 lut_$abc$128901$new_new_n1616___input_0_4 lut_$abc$128901$new_new_n1616___output_0_0 
00000 0
11000 0
10100 0
01100 0
11010 0
10110 0
01110 0
10001 0
01001 0
00101 0
11101 0
11111 0

.names lut_$abc$128901$new_new_n1598___input_0_0 lut_$abc$128901$new_new_n1598___input_0_1 lut_$abc$128901$new_new_n1598___input_0_2 lut_$abc$128901$new_new_n1598___input_0_3 lut_$abc$128901$new_new_n1598___input_0_4 lut_$abc$128901$new_new_n1598___input_0_5 lut_$abc$128901$new_new_n1598___output_0_0 
110000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
111110 0
000001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
011011 0
010111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1602___input_0_0 lut_$abc$128901$new_new_n1602___input_0_1 __vpr__unconn1062 lut_$abc$128901$new_new_n1602___input_0_3 __vpr__unconn1063 lut_$abc$128901$new_new_n1602___output_0_0 
00000 1
11000 1
10010 1
01010 1

.names lut_$abc$128901$new_new_n1621___input_0_0 lut_$abc$128901$new_new_n1621___input_0_1 __vpr__unconn1064 lut_$abc$128901$new_new_n1621___input_0_3 __vpr__unconn1065 lut_$abc$128901$new_new_n1621___output_0_0 
00000 1
10000 1
01000 1
00010 1

.names lut_$abc$128901$new_new_n1590___input_0_0 __vpr__unconn1066 lut_$abc$128901$new_new_n1590___input_0_2 lut_$abc$128901$new_new_n1590___input_0_3 __vpr__unconn1067 lut_$abc$128901$new_new_n1590___output_0_0 
00000 1
10100 1
10010 1
00110 1

.names lut_$abc$128901$new_new_n1601___input_0_0 __vpr__unconn1068 lut_$abc$128901$new_new_n1601___input_0_2 lut_$abc$128901$new_new_n1601___input_0_3 __vpr__unconn1069 lut_$abc$128901$new_new_n1601___output_0_0 
00000 1
10000 1
00100 1
00010 1

.names lut_$abc$128901$new_new_n1588___input_0_0 lut_$abc$128901$new_new_n1588___input_0_1 lut_$abc$128901$new_new_n1588___input_0_2 lut_$abc$128901$new_new_n1588___input_0_3 lut_$abc$128901$new_new_n1588___input_0_4 lut_$abc$128901$new_new_n1588___input_0_5 lut_$abc$128901$new_new_n1588___output_0_0 
000000 0
100000 0
010000 0
110000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
010110 0
110110 0
100001 0
010001 0
110001 0
011001 0
111001 0
010101 0
110101 0
111101 0
010011 0
110011 0

.names lut_$abc$128901$abc$39355$li0538_li0538_input_0_0 lut_$abc$128901$abc$39355$li0538_li0538_input_0_1 lut_$abc$128901$abc$39355$li0538_li0538_input_0_2 lut_$abc$128901$abc$39355$li0538_li0538_input_0_3 lut_$abc$128901$abc$39355$li0538_li0538_input_0_4 lut_$abc$128901$abc$39355$li0538_li0538_input_0_5 lut_$abc$128901$abc$39355$li0538_li0538_output_0_0 
000000 0
100000 0
001000 0
101000 0
011000 0
000100 0
100100 0
001100 0
101100 0
011100 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
010001 0
110001 0
111001 0
010101 0
110101 0
111101 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[14]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[14]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[14]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[14]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[14]_output_0_0

.names lut_$abc$128901$new_new_n1778___input_0_0 lut_$abc$128901$new_new_n1778___input_0_1 lut_$abc$128901$new_new_n1778___input_0_2 lut_$abc$128901$new_new_n1778___input_0_3 lut_$abc$128901$new_new_n1778___input_0_4 lut_$abc$128901$new_new_n1778___input_0_5 lut_$abc$128901$new_new_n1778___output_0_0 
100000 0
001000 0
101000 0
101100 0
000010 0
100010 0
001010 0
101010 0
111010 0
100110 0
001110 0
101110 0
000001 0
100001 0
001001 0
101001 0
111001 0
100101 0
001101 0
101101 0
000011 0
100011 0
110011 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
001111 0
101111 0
111111 0

.names lut_$abc$128901$new_new_n1777___input_0_0 lut_$abc$128901$new_new_n1777___input_0_1 lut_$abc$128901$new_new_n1777___input_0_2 lut_$abc$128901$new_new_n1777___input_0_3 lut_$abc$128901$new_new_n1777___input_0_4 lut_$abc$128901$new_new_n1777___input_0_5 lut_$abc$128901$new_new_n1777___output_0_0 
000000 1
001000 1
011000 1
000100 1
001100 1
000010 1
010010 1
001010 1
011010 1
000110 1
001110 1
011110 1

.names lut_$abc$128901$new_new_n1770___input_0_0 __vpr__unconn1070 lut_$abc$128901$new_new_n1770___input_0_2 lut_$abc$128901$new_new_n1770___input_0_3 __vpr__unconn1071 lut_$abc$128901$new_new_n1770___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[62]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[62]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[62]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[62]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[62]_output_0_0

.names lut_$abc$128901$new_new_n1769___input_0_0 lut_$abc$128901$new_new_n1769___input_0_1 lut_$abc$128901$new_new_n1769___input_0_2 __vpr__unconn1072 __vpr__unconn1073 lut_$abc$128901$new_new_n1769___output_0_0 
00000 1
10000 1
01000 1
00100 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[77]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[77]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[77]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[77]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[77]_output_0_0

.names lut_$abc$128901$new_new_n1795___input_0_0 lut_$abc$128901$new_new_n1795___input_0_1 lut_$abc$128901$new_new_n1795___input_0_2 lut_$abc$128901$new_new_n1795___input_0_3 lut_$abc$128901$new_new_n1795___input_0_4 lut_$abc$128901$new_new_n1795___input_0_5 lut_$abc$128901$new_new_n1795___output_0_0 
000000 0
100000 0
001000 0
101000 0
011000 0
111000 0
000100 0
010100 0
001100 0
011100 0
000010 0
100010 0
001010 0
101010 0
000110 0
010110 0
001110 0
011110 0
010001 0
110001 0
000101 0
010101 0
001101 0
011101 0
010011 0
110011 0
011011 0
111011 0
000111 0
010111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1767___input_0_0 lut_$abc$128901$new_new_n1767___input_0_1 lut_$abc$128901$new_new_n1767___input_0_2 lut_$abc$128901$new_new_n1767___input_0_3 lut_$abc$128901$new_new_n1767___input_0_4 lut_$abc$128901$new_new_n1767___input_0_5 lut_$abc$128901$new_new_n1767___output_0_0 
010000 0
110000 0
001000 0
101000 0
000100 0
100100 0
011100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
100011 0
011011 0
111011 0
010111 0
110111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[63]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[63]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[63]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[63]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[63]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[78]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[78]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[78]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[78]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[78]_output_0_0

.names lut_$abc$128901$abc$39355$li0091_li0091_input_0_0 lut_$abc$128901$abc$39355$li0091_li0091_input_0_1 lut_$abc$128901$abc$39355$li0091_li0091_input_0_2 __vpr__unconn1074 __vpr__unconn1075 lut_$abc$128901$abc$39355$li0091_li0091_output_0_0 
00000 1
10000 1
11000 1
00100 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[19]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[19]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[19]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[19]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[19]_output_0_0

.names lut_$abc$128901$abc$39355$li0092_li0092_input_0_0 __vpr__unconn1076 __vpr__unconn1077 lut_$abc$128901$abc$39355$li0092_li0092_input_0_3 lut_$abc$128901$abc$39355$li0092_li0092_input_0_4 lut_$abc$128901$abc$39355$li0092_li0092_output_0_0 
00000 1
10000 1
00010 1
10001 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[21]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[21]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[21]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[21]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[21]_output_0_0

.names lut_$abc$128901$new_new_n2500___input_0_0 lut_$abc$128901$new_new_n2500___input_0_1 lut_$abc$128901$new_new_n2500___input_0_2 lut_$abc$128901$new_new_n2500___input_0_3 lut_$abc$128901$new_new_n2500___input_0_4 lut_$abc$128901$new_new_n2500___input_0_5 lut_$abc$128901$new_new_n2500___output_0_0 
000000 0
110000 0
101000 0
111000 0
000100 0
010100 0
001100 0
111100 0
100010 0
110010 0
101010 0
011010 0
000110 0
110110 0
101110 0
111110 0
100001 0
110001 0
101001 0
011001 0
000101 0
110101 0
101101 0
111101 0
100011 0
010011 0
001011 0
011011 0
100111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2502___input_0_0 lut_$abc$128901$new_new_n2502___input_0_1 lut_$abc$128901$new_new_n2502___input_0_2 lut_$abc$128901$new_new_n2502___input_0_3 lut_$abc$128901$new_new_n2502___input_0_4 lut_$abc$128901$new_new_n2502___input_0_5 lut_$abc$128901$new_new_n2502___output_0_0 
000000 0
001000 0
101000 0
011000 0
100100 0
010100 0
110100 0
111100 0
110010 0
001010 0
000110 0
100110 0
010110 0
101110 0
011110 0
111110 0
110001 0
001001 0
000101 0
100101 0
010101 0
101101 0
011101 0
111101 0
100011 0
010011 0
110011 0
111011 0
000111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2496___input_0_0 lut_$abc$128901$new_new_n2496___input_0_1 lut_$abc$128901$new_new_n2496___input_0_2 lut_$abc$128901$new_new_n2496___input_0_3 lut_$abc$128901$new_new_n2496___input_0_4 lut_$abc$128901$new_new_n2496___input_0_5 lut_$abc$128901$new_new_n2496___output_0_0 
100000 0
010000 0
110000 0
111000 0
000100 0
100100 0
010100 0
110100 0
101100 0
011100 0
111100 0
110110 0
000001 0
100001 0
010001 0
110001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
100111 0
010111 0
110111 0
111111 0

.names lut_$abc$128901$new_new_n2505___input_0_0 lut_$abc$128901$new_new_n2505___input_0_1 lut_$abc$128901$new_new_n2505___input_0_2 lut_$abc$128901$new_new_n2505___input_0_3 lut_$abc$128901$new_new_n2505___input_0_4 lut_$abc$128901$new_new_n2505___input_0_5 lut_$abc$128901$new_new_n2505___output_0_0 
110000 0
011000 0
111000 0
010100 0
110100 0
101100 0
011100 0
111100 0
111010 0
110110 0
011110 0
111110 0
010001 0
110001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
011011 0
111011 0
010111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2504___input_0_0 lut_$abc$128901$new_new_n2504___input_0_1 lut_$abc$128901$new_new_n2504___input_0_2 lut_$abc$128901$new_new_n2504___input_0_3 lut_$abc$128901$new_new_n2504___input_0_4 lut_$abc$128901$new_new_n2504___input_0_5 lut_$abc$128901$new_new_n2504___output_0_0 
101000 0
100100 0
101100 0
111100 0
100010 0
101010 0
111010 0
100110 0
110110 0
001110 0
101110 0
111110 0
100001 0
101001 0
111001 0
100101 0
110101 0
001101 0
101101 0
111101 0
100011 0
110011 0
001011 0
101011 0
111011 0
000111 0
100111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2494___input_0_0 lut_$abc$128901$new_new_n2494___input_0_1 lut_$abc$128901$new_new_n2494___input_0_2 lut_$abc$128901$new_new_n2494___input_0_3 lut_$abc$128901$new_new_n2494___input_0_4 lut_$abc$128901$new_new_n2494___input_0_5 lut_$abc$128901$new_new_n2494___output_0_0 
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
110100 0
111100 0
110010 0
100110 0
010110 0
110110 0
000001 0
100001 0
010001 0
110001 0
111001 0
000101 0
100101 0
010101 0
110101 0
101101 0
011101 0
111101 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
110111 0
111111 0

.names lut_$abc$128901$new_new_n2484___input_0_0 lut_$abc$128901$new_new_n2484___input_0_1 lut_$abc$128901$new_new_n2484___input_0_2 lut_$abc$128901$new_new_n2484___input_0_3 lut_$abc$128901$new_new_n2484___input_0_4 lut_$abc$128901$new_new_n2484___input_0_5 lut_$abc$128901$new_new_n2484___output_0_0 
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
011010 1
111010 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
000011 1
100011 1
010011 1
110011 1
011011 1
000111 1
100111 1
010111 1
110111 1
001111 1
011111 1

.names lut_$abc$128901$abc$39355$li0564_li0564_input_0_0 __vpr__unconn1078 lut_$abc$128901$abc$39355$li0564_li0564_input_0_2 lut_$abc$128901$abc$39355$li0564_li0564_input_0_3 lut_$abc$128901$abc$39355$li0564_li0564_input_0_4 lut_$abc$128901$abc$39355$li0564_li0564_output_0_0 
00000 1
10000 1
00100 1
10010 1
10001 1
00011 1
10011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[20]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[20]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[20]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[20]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[10]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[10]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[10]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[10]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[10]_output_0_0

.names lut_$abc$128901$new_new_n1961___input_0_0 lut_$abc$128901$new_new_n1961___input_0_1 __vpr__unconn1079 lut_$abc$128901$new_new_n1961___input_0_3 __vpr__unconn1080 lut_$abc$128901$new_new_n1961___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[25]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[25]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[25]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[25]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[25]_output_0_0

.names lut_$abc$128901$new_new_n1964___input_0_0 lut_$abc$128901$new_new_n1964___input_0_1 lut_$abc$128901$new_new_n1964___input_0_2 lut_$abc$128901$new_new_n1964___input_0_3 lut_$abc$128901$new_new_n1964___input_0_4 lut_$abc$128901$new_new_n1964___input_0_5 lut_$abc$128901$new_new_n1964___output_0_0 
100000 0
010000 0
001000 0
111000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1975___input_0_0 lut_$abc$128901$new_new_n1975___input_0_1 lut_$abc$128901$new_new_n1975___input_0_2 __vpr__unconn1081 __vpr__unconn1082 lut_$abc$128901$new_new_n1975___output_0_0 
00000 1
00100 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[10]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[10]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[10]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[10]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[10]_output_0_0

.names lut_$abc$128901$new_new_n1968___input_0_0 lut_$abc$128901$new_new_n1968___input_0_1 lut_$abc$128901$new_new_n1968___input_0_2 lut_$abc$128901$new_new_n1968___input_0_3 lut_$abc$128901$new_new_n1968___input_0_4 lut_$abc$128901$new_new_n1968___input_0_5 lut_$abc$128901$new_new_n1968___output_0_0 
100000 1
010000 1
001000 1
111000 1
100100 1
010100 1
001100 1
111100 1
100110 1
010110 1
001110 1
111110 1
100101 1
010101 1
001101 1
111101 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[9]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[9]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[9]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[9]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[9]_output_0_0

.names __vpr__unconn1083 __vpr__unconn1084 lut_$abc$128901$new_new_n1953___input_0_2 lut_$abc$128901$new_new_n1953___input_0_3 lut_$abc$128901$new_new_n1953___input_0_4 lut_$abc$128901$new_new_n1953___output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[25]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[25]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[25]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[25]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[24]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[24]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[24]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[24]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[24]_output_0_0

.names lut_$abc$128901$abc$39355$li0563_li0563_input_0_0 lut_$abc$128901$abc$39355$li0563_li0563_input_0_1 lut_$abc$128901$abc$39355$li0563_li0563_input_0_2 lut_$abc$128901$abc$39355$li0563_li0563_input_0_3 lut_$abc$128901$abc$39355$li0563_li0563_input_0_4 lut_$abc$128901$abc$39355$li0563_li0563_output_0_0 
00000 0
10000 0
01000 0
10100 0
00010 0
01010 0
11010 0
11110 0
10001 0
00101 0
10101 0
01101 0
11011 0
00111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[19]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[19]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[19]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[19]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[19]_output_0_0

.names lut_$abc$128901$abc$39355$li0499_li0499_input_0_0 lut_$abc$128901$abc$39355$li0499_li0499_input_0_1 lut_$abc$128901$abc$39355$li0499_li0499_input_0_2 lut_$abc$128901$abc$39355$li0499_li0499_input_0_3 __vpr__unconn1085 lut_$abc$128901$abc$39355$li0499_li0499_output_0_0 
10000 1
11000 1
00100 1
10100 1
00010 1
01010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[9]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[9]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[9]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[9]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[104]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[104]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[104]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[104]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[104]_output_0_0

.names lut_$abc$128901$new_new_n1597___input_0_0 lut_$abc$128901$new_new_n1597___input_0_1 lut_$abc$128901$new_new_n1597___input_0_2 lut_$abc$128901$new_new_n1597___input_0_3 lut_$abc$128901$new_new_n1597___input_0_4 lut_$abc$128901$new_new_n1597___input_0_5 lut_$abc$128901$new_new_n1597___output_0_0 
100000 0
011000 0
010100 0
001100 0
011100 0
111100 0
000010 0
010010 0
110010 0
001010 0
101010 0
111010 0
000110 0
100110 0
110110 0
101110 0
000001 0
100001 0
110001 0
101001 0
100101 0
011101 0
010011 0
001011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0
101111 0
111111 0

.names lut_$abc$128901$new_new_n1672___input_0_0 lut_$abc$128901$new_new_n1672___input_0_1 __vpr__unconn1086 lut_$abc$128901$new_new_n1672___input_0_3 __vpr__unconn1087 lut_$abc$128901$new_new_n1672___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[89]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[89]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[89]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[89]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[89]_output_0_0

.names lut_$abc$128901$new_new_n1681___input_0_0 lut_$abc$128901$new_new_n1681___input_0_1 lut_$abc$128901$new_new_n1681___input_0_2 lut_$abc$128901$new_new_n1681___input_0_3 lut_$abc$128901$new_new_n1681___input_0_4 lut_$abc$128901$new_new_n1681___output_0_0 
01000 0
11000 0
01100 0
00010 0
01010 0
11010 0
01110 0
11110 0
01001 0
01011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[102]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[102]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[102]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[102]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[102]_output_0_0

.names __vpr__unconn1088 lut_$abc$128901$new_new_n1671___input_0_1 __vpr__unconn1089 lut_$abc$128901$new_new_n1671___input_0_3 lut_$abc$128901$new_new_n1671___input_0_4 lut_$abc$128901$new_new_n1671___output_0_0 
00000 1
01000 1
00010 1
00001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[87]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[87]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[87]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[87]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[87]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[105]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[105]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[105]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[105]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[105]_output_0_0

.names lut_$abc$128901$new_new_n1688___input_0_0 lut_$abc$128901$new_new_n1688___input_0_1 lut_$abc$128901$new_new_n1688___input_0_2 lut_$abc$128901$new_new_n1688___input_0_3 lut_$abc$128901$new_new_n1688___input_0_4 lut_$abc$128901$new_new_n1688___input_0_5 lut_$abc$128901$new_new_n1688___output_0_0 
111000 1
101100 1
011100 1
111100 1
110010 1
100110 1
010110 1
110110 1
110001 1
100101 1
010101 1
110101 1
111011 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n1679___input_0_0 lut_$abc$128901$new_new_n1679___input_0_1 lut_$abc$128901$new_new_n1679___input_0_2 lut_$abc$128901$new_new_n1679___input_0_3 lut_$abc$128901$new_new_n1679___input_0_4 lut_$abc$128901$new_new_n1679___input_0_5 lut_$abc$128901$new_new_n1679___output_0_0 
110000 0
001000 0
101000 0
011000 0
100100 0
010100 0
110100 0
001100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$abc$39355$li0070_li0070_input_0_0 lut_$abc$128901$abc$39355$li0070_li0070_input_0_1 lut_$abc$128901$abc$39355$li0070_li0070_input_0_2 __vpr__unconn1090 lut_$abc$128901$abc$39355$li0070_li0070_input_0_4 lut_$abc$128901$abc$39355$li0070_li0070_output_0_0 
00000 1
01000 1
11000 1
00100 1
10100 1
01100 1
11001 1
10101 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[16]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[16]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[16]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[16]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[82]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[82]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[82]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[82]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[82]_output_0_0

.names lut_$abc$128901$new_new_n2409___input_0_0 lut_$abc$128901$new_new_n2409___input_0_1 lut_$abc$128901$new_new_n2409___input_0_2 lut_$abc$128901$new_new_n2409___input_0_3 lut_$abc$128901$new_new_n2409___input_0_4 lut_$abc$128901$new_new_n2409___input_0_5 lut_$abc$128901$new_new_n2409___output_0_0 
110000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
001100 0
000010 0
100010 0
010010 0
001010 0
110110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
001001 0
110101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
001111 0

.names lut_$abc$128901$new_new_n2397___input_0_0 lut_$abc$128901$new_new_n2397___input_0_1 lut_$abc$128901$new_new_n2397___input_0_2 __vpr__unconn1091 __vpr__unconn1092 lut_$abc$128901$new_new_n2397___output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[67]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[67]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[67]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[67]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[67]_output_0_0

.names lut_$abc$128901$new_new_n2399___input_0_0 lut_$abc$128901$new_new_n2399___input_0_1 lut_$abc$128901$new_new_n2399___input_0_2 lut_$abc$128901$new_new_n2399___input_0_3 lut_$abc$128901$new_new_n2399___input_0_4 lut_$abc$128901$new_new_n2399___input_0_5 lut_$abc$128901$new_new_n2399___output_0_0 
000000 0
100000 0
011000 0
111000 0
010100 0
110100 0
001100 0
101100 0
000010 0
100010 0
011010 0
111010 0
000110 0
110110 0
101110 0
011110 0
000001 0
100001 0
011001 0
111001 0
010101 0
110101 0
001101 0
101101 0
000011 0
100011 0
011011 0
111011 0
010111 0
110111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n2396___input_0_0 lut_$abc$128901$new_new_n2396___input_0_1 lut_$abc$128901$new_new_n2396___input_0_2 lut_$abc$128901$new_new_n2396___input_0_3 lut_$abc$128901$new_new_n2396___input_0_4 lut_$abc$128901$new_new_n2396___input_0_5 lut_$abc$128901$new_new_n2396___output_0_0 
000000 0
001000 0
011000 0
000100 0
010100 0
001100 0
101100 0
011100 0
001010 0
000110 0
001110 0
011110 0
000001 0
010001 0
001001 0
101001 0
011001 0
000101 0
100101 0
010101 0
001101 0
101101 0
011101 0
111101 0
000011 0
001011 0
011011 0
000111 0
010111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2381___input_0_0 lut_$abc$128901$new_new_n2381___input_0_1 lut_$abc$128901$new_new_n2381___input_0_2 lut_$abc$128901$new_new_n2381___input_0_3 lut_$abc$128901$new_new_n2381___input_0_4 lut_$abc$128901$new_new_n2381___input_0_5 lut_$abc$128901$new_new_n2381___output_0_0 
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
111010 0
110110 0
101110 0
011110 0
111110 0
110001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[79]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[79]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[79]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[79]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[79]_output_0_0

.names lut_$abc$128901$new_new_n2376___input_0_0 __vpr__unconn1093 __vpr__unconn1094 lut_$abc$128901$new_new_n2376___input_0_3 lut_$abc$128901$new_new_n2376___input_0_4 lut_$abc$128901$new_new_n2376___output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[64]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[64]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[64]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[64]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[64]_output_0_0

.names __vpr__unconn1095 lut_$abc$128901$new_new_n2375___input_0_1 __vpr__unconn1096 lut_$abc$128901$new_new_n2375___input_0_3 lut_$abc$128901$new_new_n2375___input_0_4 lut_$abc$128901$new_new_n2375___output_0_0 
00000 1
01000 1
00010 1
00001 1

.names lut_$abc$128901$abc$39355$li0574_li0574_input_0_0 lut_$abc$128901$abc$39355$li0574_li0574_input_0_1 lut_$abc$128901$abc$39355$li0574_li0574_input_0_2 lut_$abc$128901$abc$39355$li0574_li0574_input_0_3 __vpr__unconn1097 lut_$abc$128901$abc$39355$li0574_li0574_output_0_0 
00000 1
01000 1
00100 1
10100 1
10010 1
11010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_$iopadmap$dcto[7]_clock_0_0 \
    D=dffre_$iopadmap$dcto[7]_input_0_0 \
    E=dffre_$iopadmap$dcto[7]_input_2_0 \
    R=dffre_$iopadmap$dcto[7]_input_1_0 \
    Q=dffre_$iopadmap$dcto[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[50]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[50]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[50]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[50]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[50]_output_0_0

.names lut_$abc$128901$new_new_n1954___input_0_0 lut_$abc$128901$new_new_n1954___input_0_1 lut_$abc$128901$new_new_n1954___input_0_2 lut_$abc$128901$new_new_n1954___input_0_3 lut_$abc$128901$new_new_n1954___input_0_4 lut_$abc$128901$new_new_n1954___input_0_5 lut_$abc$128901$new_new_n1954___output_0_0 
000000 0
010000 0
101000 0
011000 0
000100 0
110100 0
001100 0
011100 0
100010 0
010010 0
101010 0
111010 0
000110 0
010110 0
101110 0
011110 0
000001 0
110001 0
001001 0
011001 0
100101 0
110101 0
001101 0
111101 0
000011 0
010011 0
101011 0
011011 0
000111 0
110111 0
001111 0
011111 0

.names __vpr__unconn1098 lut_$abc$128901$abc$39355$li0562_li0562_input_0_1 lut_$abc$128901$abc$39355$li0562_li0562_input_0_2 lut_$abc$128901$abc$39355$li0562_li0562_input_0_3 lut_$abc$128901$abc$39355$li0562_li0562_input_0_4 lut_$abc$128901$abc$39355$li0562_li0562_output_0_0 
01000 1
01100 1
00010 1
01010 1
00001 1
00101 1
00011 1
01011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[18]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[18]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[18]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[18]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[35]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[35]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[35]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[35]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[35]_output_0_0

.names lut_$abc$128901$new_new_n1882___input_0_0 lut_$abc$128901$new_new_n1882___input_0_1 lut_$abc$128901$new_new_n1882___input_0_2 lut_$abc$128901$new_new_n1882___input_0_3 lut_$abc$128901$new_new_n1882___input_0_4 lut_$abc$128901$new_new_n1882___input_0_5 lut_$abc$128901$new_new_n1882___output_0_0 
100000 0
110000 0
001000 0
111000 0
000100 0
110100 0
001100 0
011100 0
100010 0
010010 0
101010 0
111010 0
100110 0
110110 0
001110 0
111110 0
100001 0
010001 0
101001 0
111001 0
100101 0
110101 0
001101 0
111101 0
000011 0
010011 0
101011 0
011011 0
100111 0
010111 0
101111 0
111111 0

.names lut_$abc$128901$new_new_n1877___input_0_0 lut_$abc$128901$new_new_n1877___input_0_1 lut_$abc$128901$new_new_n1877___input_0_2 lut_$abc$128901$new_new_n1877___input_0_3 lut_$abc$128901$new_new_n1877___input_0_4 lut_$abc$128901$new_new_n1877___output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
11101 1
10011 1
11011 1
10111 1

.names __vpr__unconn1099 lut_$abc$128901$new_new_n1855___input_0_1 lut_$abc$128901$new_new_n1855___input_0_2 __vpr__unconn1100 lut_$abc$128901$new_new_n1855___input_0_4 lut_$abc$128901$new_new_n1855___output_0_0 
00001 1
01001 1
00101 1

.names lut_$abc$128901$new_new_n1874___input_0_0 lut_$abc$128901$new_new_n1874___input_0_1 lut_$abc$128901$new_new_n1874___input_0_2 lut_$abc$128901$new_new_n1874___input_0_3 lut_$abc$128901$new_new_n1874___input_0_4 lut_$abc$128901$new_new_n1874___output_0_0 
00000 1
10000 1
00100 1
00010 1
00001 1
10001 1
00101 1
00011 1
10011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[49]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[49]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[49]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[49]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[49]_output_0_0

.names lut_$abc$128901$new_new_n1860___input_0_0 lut_$abc$128901$new_new_n1860___input_0_1 __vpr__unconn1101 __vpr__unconn1102 lut_$abc$128901$new_new_n1860___input_0_4 lut_$abc$128901$new_new_n1860___output_0_0 
00000 1
11000 1
10001 1
01001 1

.names lut_$abc$128901$new_new_n1876___input_0_0 lut_$abc$128901$new_new_n1876___input_0_1 lut_$abc$128901$new_new_n1876___input_0_2 lut_$abc$128901$new_new_n1876___input_0_3 lut_$abc$128901$new_new_n1876___input_0_4 lut_$abc$128901$new_new_n1876___input_0_5 lut_$abc$128901$new_new_n1876___output_0_0 
100000 1
001000 1
101000 1
000100 1
100100 1
001100 1
101100 1
101010 1
000110 1
100110 1
001110 1
101110 1
100001 1
001001 1
101001 1
000101 1
100101 1
001101 1
101101 1
100011 1
001011 1
101011 1
000111 1
100111 1
001111 1
101111 1

.names lut_$abc$128901$abc$39355$li0086_li0086_input_0_0 lut_$abc$128901$abc$39355$li0086_li0086_input_0_1 __vpr__unconn1103 lut_$abc$128901$abc$39355$li0086_li0086_input_0_3 lut_$abc$128901$abc$39355$li0086_li0086_input_0_4 lut_$abc$128901$abc$39355$li0086_li0086_output_0_0 
10000 1
11000 1
00010 1
10010 1
00001 1
01001 1
00011 1
10011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[14]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[14]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[14]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[14]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[49]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[49]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[49]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[49]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[49]_output_0_0

.names lut_$abc$128901$new_new_n2461___input_0_0 lut_$abc$128901$new_new_n2461___input_0_1 lut_$abc$128901$new_new_n2461___input_0_2 lut_$abc$128901$new_new_n2461___input_0_3 lut_$abc$128901$new_new_n2461___input_0_4 lut_$abc$128901$new_new_n2461___input_0_5 lut_$abc$128901$new_new_n2461___output_0_0 
010000 0
110000 0
011000 0
111000 0
000100 0
100100 0
001100 0
101100 0
010010 0
110010 0
011010 0
111010 0
000110 0
100110 0
001110 0
101110 0
000001 0
100001 0
010001 0
110001 0
001001 0
011001 0
101101 0
111101 0
000011 0
010011 0
100111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2458___input_0_0 lut_$abc$128901$new_new_n2458___input_0_1 lut_$abc$128901$new_new_n2458___input_0_2 lut_$abc$128901$new_new_n2458___input_0_3 lut_$abc$128901$new_new_n2458___input_0_4 lut_$abc$128901$new_new_n2458___input_0_5 lut_$abc$128901$new_new_n2458___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
100110 0
011110 0
111110 0
000001 0
100001 0
011001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
010111 0
110111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[50]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[50]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[50]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[50]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[34]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[34]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[34]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[34]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[34]_output_0_0

.names lut_$abc$128901$new_new_n2460___input_0_0 lut_$abc$128901$new_new_n2460___input_0_1 lut_$abc$128901$new_new_n2460___input_0_2 lut_$abc$128901$new_new_n2460___input_0_3 lut_$abc$128901$new_new_n2460___input_0_4 lut_$abc$128901$new_new_n2460___input_0_5 lut_$abc$128901$new_new_n2460___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2477___input_0_0 lut_$abc$128901$new_new_n2477___input_0_1 lut_$abc$128901$new_new_n2477___input_0_2 lut_$abc$128901$new_new_n2477___input_0_3 lut_$abc$128901$new_new_n2477___input_0_4 lut_$abc$128901$new_new_n2477___input_0_5 lut_$abc$128901$new_new_n2477___output_0_0 
000000 1
010000 1
000010 1
100010 1

.names lut_$abc$128901$new_new_n2453___input_0_0 lut_$abc$128901$new_new_n2453___input_0_1 lut_$abc$128901$new_new_n2453___input_0_2 lut_$abc$128901$new_new_n2453___input_0_3 lut_$abc$128901$new_new_n2453___input_0_4 lut_$abc$128901$new_new_n2453___input_0_5 lut_$abc$128901$new_new_n2453___output_0_0 
100000 0
110000 0
001000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
010101 0
101101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[48]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[48]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[48]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[48]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[35]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[35]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[35]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[35]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[35]_output_0_0

.names lut_$abc$128901$abc$39355$li0503_li0503_input_0_0 lut_$abc$128901$abc$39355$li0503_li0503_input_0_1 lut_$abc$128901$abc$39355$li0503_li0503_input_0_2 lut_$abc$128901$abc$39355$li0503_li0503_input_0_3 lut_$abc$128901$abc$39355$li0503_li0503_input_0_4 lut_$abc$128901$abc$39355$li0503_li0503_input_0_5 lut_$abc$128901$abc$39355$li0503_li0503_output_0_0 
010000 0
110000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
010010 0
110010 0
011010 0
111010 0
001110 0
101110 0
011110 0
111110 0
010001 0
110001 0
011001 0
111001 0
000101 0
010101 0
101101 0
111101 0
010011 0
110011 0
011011 0
111011 0
000111 0
010111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[13]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[13]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[13]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[13]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[13]_output_0_0

.names lut_$abc$128901$new_new_n1631___input_0_0 lut_$abc$128901$new_new_n1631___input_0_1 lut_$abc$128901$new_new_n1631___input_0_2 lut_$abc$128901$new_new_n1631___input_0_3 lut_$abc$128901$new_new_n1631___input_0_4 lut_$abc$128901$new_new_n1631___input_0_5 lut_$abc$128901$new_new_n1631___output_0_0 
010000 0
110000 0
001000 0
101000 0
000100 0
100100 0
011100 0
111100 0
000010 0
010010 0
101010 0
111010 0
100110 0
110110 0
001110 0
011110 0
010001 0
110001 0
001001 0
101001 0
000101 0
100101 0
011101 0
111101 0
001011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0

.names lut_$abc$128901$new_new_n1627___input_0_0 lut_$abc$128901$new_new_n1627___input_0_1 lut_$abc$128901$new_new_n1627___input_0_2 lut_$abc$128901$new_new_n1627___input_0_3 lut_$abc$128901$new_new_n1627___input_0_4 lut_$abc$128901$new_new_n1627___output_0_0 
10000 0
00010 0
10010 0
01010 0
11010 0
00110 0
10110 0
11110 0
00011 0
10011 0
11011 0
10111 0

.names lut_$abc$128901$new_new_n1701___input_0_0 __vpr__unconn1104 lut_$abc$128901$new_new_n1701___input_0_2 lut_$abc$128901$new_new_n1701___input_0_3 __vpr__unconn1105 lut_$abc$128901$new_new_n1701___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[108]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[108]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[108]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[108]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[108]_output_0_0

.names lut_$abc$128901$new_new_n1622___input_0_0 lut_$abc$128901$new_new_n1622___input_0_1 __vpr__unconn1106 __vpr__unconn1107 lut_$abc$128901$new_new_n1622___input_0_4 lut_$abc$128901$new_new_n1622___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[93]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[93]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[93]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[93]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[93]_output_0_0

.names lut_$abc$128901$new_new_n1713___input_0_0 lut_$abc$128901$new_new_n1713___input_0_1 lut_$abc$128901$new_new_n1713___input_0_2 lut_$abc$128901$new_new_n1713___input_0_3 lut_$abc$128901$new_new_n1713___input_0_4 lut_$abc$128901$new_new_n1713___output_0_0 
10000 0
01000 0
11000 0
00010 0
10010 0
01010 0
11010 0
11110 0
11001 0
10011 0
01011 0
11011 0

.names lut_$abc$128901$new_new_n1714___input_0_0 lut_$abc$128901$new_new_n1714___input_0_1 lut_$abc$128901$new_new_n1714___input_0_2 lut_$abc$128901$new_new_n1714___input_0_3 lut_$abc$128901$new_new_n1714___input_0_4 lut_$abc$128901$new_new_n1714___output_0_0 
00000 0
11100 0
10110 0
01110 0
10001 0
01001 0
00011 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[106]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[106]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[106]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[106]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[106]_output_0_0

.names lut_$abc$128901$new_new_n1695___input_0_0 lut_$abc$128901$new_new_n1695___input_0_1 __vpr__unconn1108 __vpr__unconn1109 lut_$abc$128901$new_new_n1695___input_0_4 lut_$abc$128901$new_new_n1695___output_0_0 
00000 1
10000 1
01000 1
00001 1

.names lut_$abc$128901$new_new_n1686___input_0_0 __vpr__unconn1110 __vpr__unconn1111 lut_$abc$128901$new_new_n1686___input_0_3 lut_$abc$128901$new_new_n1686___input_0_4 lut_$abc$128901$new_new_n1686___output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[91]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[91]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[91]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[91]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[91]_output_0_0

.names lut_$abc$128901$abc$39355$li0048_li0048_input_0_0 lut_$abc$128901$abc$39355$li0048_li0048_input_0_1 lut_$abc$128901$abc$39355$li0048_li0048_input_0_2 lut_$abc$128901$abc$39355$li0048_li0048_input_0_3 lut_$abc$128901$abc$39355$li0048_li0048_input_0_4 lut_$abc$128901$abc$39355$li0048_li0048_output_0_0 
00000 0
10000 0
00100 0
10100 0
10010 0
11010 0
00110 0
01110 0
01001 0
11001 0
01101 0
11101 0
10011 0
11011 0
00111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[10]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[10]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[10]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[10]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[10]_output_0_0

.names lut_$abc$128901$new_new_n2295___input_0_0 lut_$abc$128901$new_new_n2295___input_0_1 lut_$abc$128901$new_new_n2295___input_0_2 lut_$abc$128901$new_new_n2295___input_0_3 lut_$abc$128901$new_new_n2295___input_0_4 lut_$abc$128901$new_new_n2295___input_0_5 lut_$abc$128901$new_new_n2295___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
100100 0
001100 0
111100 0
000010 0
100010 0
001010 0
111010 0
010110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
101001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
100111 0
010111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n2302___input_0_0 lut_$abc$128901$new_new_n2302___input_0_1 lut_$abc$128901$new_new_n2302___input_0_2 lut_$abc$128901$new_new_n2302___input_0_3 lut_$abc$128901$new_new_n2302___input_0_4 lut_$abc$128901$new_new_n2302___input_0_5 lut_$abc$128901$new_new_n2302___output_0_0 
000000 1
010000 1
110000 1
000100 1
100100 1
010100 1
110100 1
010010 1
110010 1
000110 1
100110 1
010110 1
110110 1
010001 1
110001 1
000101 1
100101 1
010101 1
110101 1
010011 1
110011 1
000111 1
010111 1
110111 1

.names lut_$abc$128901$new_new_n2301___input_0_0 lut_$abc$128901$new_new_n2301___input_0_1 lut_$abc$128901$new_new_n2301___input_0_2 lut_$abc$128901$new_new_n2301___input_0_3 lut_$abc$128901$new_new_n2301___input_0_4 lut_$abc$128901$new_new_n2301___input_0_5 lut_$abc$128901$new_new_n2301___output_0_0 
111000 1
011100 1
110010 1
101010 1
111010 1
010110 1
001110 1
011110 1
011001 1
111101 1
010011 1
001011 1
011011 1
110111 1
101111 1
111111 1

.names lut_$abc$128901$new_new_n2285___input_0_0 lut_$abc$128901$new_new_n2285___input_0_1 __vpr__unconn1112 __vpr__unconn1113 lut_$abc$128901$new_new_n2285___input_0_4 lut_$abc$128901$new_new_n2285___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[77]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[77]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[77]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[77]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[77]_output_0_0

.names lut_$abc$128901$new_new_n2296___input_0_0 lut_$abc$128901$new_new_n2296___input_0_1 lut_$abc$128901$new_new_n2296___input_0_2 lut_$abc$128901$new_new_n2296___input_0_3 lut_$abc$128901$new_new_n2296___input_0_4 lut_$abc$128901$new_new_n2296___input_0_5 lut_$abc$128901$new_new_n2296___output_0_0 
000000 0
010000 0
001000 0
011000 0
111000 0
011100 0
000010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
010110 0
001110 0
011110 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2368___input_0_0 lut_$abc$128901$new_new_n2368___input_0_1 lut_$abc$128901$new_new_n2368___input_0_2 lut_$abc$128901$new_new_n2368___input_0_3 lut_$abc$128901$new_new_n2368___input_0_4 lut_$abc$128901$new_new_n2368___input_0_5 lut_$abc$128901$new_new_n2368___output_0_0 
110010 1
011010 1
010110 1
111110 1
110001 1
011001 1
010101 1
111101 1
100011 1
110011 1
001011 1
011011 1
000111 1
010111 1
101111 1
111111 1

.names lut_$abc$128901$new_new_n2283___input_0_0 lut_$abc$128901$new_new_n2283___input_0_1 lut_$abc$128901$new_new_n2283___input_0_2 lut_$abc$128901$new_new_n2283___input_0_3 lut_$abc$128901$new_new_n2283___input_0_4 lut_$abc$128901$new_new_n2283___input_0_5 lut_$abc$128901$new_new_n2283___output_0_0 
100000 0
110000 0
001000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
010110 0
101110 0
111110 0
000001 0
010001 0
101001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$abc$39355$li0520_li0520_input_0_0 lut_$abc$128901$abc$39355$li0520_li0520_input_0_1 lut_$abc$128901$abc$39355$li0520_li0520_input_0_2 lut_$abc$128901$abc$39355$li0520_li0520_input_0_3 lut_$abc$128901$abc$39355$li0520_li0520_input_0_4 lut_$abc$128901$abc$39355$li0520_li0520_output_0_0 
11000 0
00100 0
01100 0
11100 0
00010 0
01010 0
11010 0
11110 0
00001 0
01001 0
11001 0
11101 0
11011 0
00111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[14]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[14]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[14]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[14]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[14]_output_0_0

.names lut_$abc$128901$new_new_n1710___input_0_0 lut_$abc$128901$new_new_n1710___input_0_1 lut_$abc$128901$new_new_n1710___input_0_2 lut_$abc$128901$new_new_n1710___input_0_3 lut_$abc$128901$new_new_n1710___input_0_4 lut_$abc$128901$new_new_n1710___input_0_5 lut_$abc$128901$new_new_n1710___output_0_0 
010000 0
001000 0
011000 0
111000 0
000100 0
100100 0
110100 0
101100 0
100010 0
011010 0
000110 0
010110 0
110110 0
001110 0
101110 0
111110 0
100001 0
011001 0
000101 0
010101 0
110101 0
001101 0
101101 0
111101 0
000011 0
100011 0
110011 0
101011 0
010111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1705___input_0_0 lut_$abc$128901$new_new_n1705___input_0_1 lut_$abc$128901$new_new_n1705___input_0_2 lut_$abc$128901$new_new_n1705___input_0_3 lut_$abc$128901$new_new_n1705___input_0_4 lut_$abc$128901$new_new_n1705___input_0_5 lut_$abc$128901$new_new_n1705___output_0_0 
000100 1
100100 1
010100 1
110100 1
001100 1
101100 1
011100 1
111100 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
000101 1
100101 1
010101 1
110101 1
000111 1
100111 1
010111 1
110111 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n1704___input_0_0 lut_$abc$128901$new_new_n1704___input_0_1 lut_$abc$128901$new_new_n1704___input_0_2 lut_$abc$128901$new_new_n1704___input_0_3 lut_$abc$128901$new_new_n1704___input_0_4 lut_$abc$128901$new_new_n1704___input_0_5 lut_$abc$128901$new_new_n1704___output_0_0 
000000 1
100100 1
001100 1
101100 1
000001 1
100001 1
001001 1
101101 1

.names lut_$abc$128901$new_new_n1703___input_0_0 lut_$abc$128901$new_new_n1703___input_0_1 lut_$abc$128901$new_new_n1703___input_0_2 lut_$abc$128901$new_new_n1703___input_0_3 lut_$abc$128901$new_new_n1703___input_0_4 lut_$abc$128901$new_new_n1703___input_0_5 lut_$abc$128901$new_new_n1703___output_0_0 
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
110110 0
101110 0
011110 0
111110 0
110001 0
101001 0
011001 0
111001 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
111111 0

.names lut_$abc$128901$new_new_n1698___input_0_0 __vpr__unconn1114 lut_$abc$128901$new_new_n1698___input_0_2 __vpr__unconn1115 lut_$abc$128901$new_new_n1698___input_0_4 lut_$abc$128901$new_new_n1698___output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[92]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[92]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[92]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[92]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[92]_output_0_0

.names lut_$abc$128901$new_new_n1690___input_0_0 lut_$abc$128901$new_new_n1690___input_0_1 lut_$abc$128901$new_new_n1690___input_0_2 lut_$abc$128901$new_new_n1690___input_0_3 lut_$abc$128901$new_new_n1690___input_0_4 lut_$abc$128901$new_new_n1690___input_0_5 lut_$abc$128901$new_new_n1690___output_0_0 
100000 0
010000 0
101000 0
011000 0
000100 0
110100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
001011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[107]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[107]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[107]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[107]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[107]_output_0_0

.names lut_$abc$128901$new_new_n1697___input_0_0 __vpr__unconn1116 lut_$abc$128901$new_new_n1697___input_0_2 __vpr__unconn1117 lut_$abc$128901$new_new_n1697___input_0_4 lut_$abc$128901$new_new_n1697___output_0_0 
00000 1
10000 1
00100 1
00001 1

.names lut_$abc$128901$abc$39355$li0521_li0521_input_0_0 lut_$abc$128901$abc$39355$li0521_li0521_input_0_1 lut_$abc$128901$abc$39355$li0521_li0521_input_0_2 lut_$abc$128901$abc$39355$li0521_li0521_input_0_3 lut_$abc$128901$abc$39355$li0521_li0521_input_0_4 lut_$abc$128901$abc$39355$li0521_li0521_output_0_0 
01000 0
11000 0
10100 0
11100 0
00010 0
10010 0
10110 0
11110 0
01001 0
11001 0
00101 0
01101 0
00011 0
10011 0
00111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[15]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[15]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[15]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[15]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[15]_output_0_0

.names lut_$abc$128901$new_new_n1717___input_0_0 lut_$abc$128901$new_new_n1717___input_0_1 __vpr__unconn1118 __vpr__unconn1119 lut_$abc$128901$new_new_n1717___input_0_4 lut_$abc$128901$new_new_n1717___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[110]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[110]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[110]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[110]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[110]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[95]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[95]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[95]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[95]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[95]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[96]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[96]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[96]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[96]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[96]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[109]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[109]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[109]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[109]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[109]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[111]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[111]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[111]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[111]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[111]_output_0_0

.names lut_$abc$128901$new_new_n1722___input_0_0 lut_$abc$128901$new_new_n1722___input_0_1 lut_$abc$128901$new_new_n1722___input_0_2 lut_$abc$128901$new_new_n1722___input_0_3 lut_$abc$128901$new_new_n1722___input_0_4 lut_$abc$128901$new_new_n1722___input_0_5 lut_$abc$128901$new_new_n1722___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1728___input_0_0 lut_$abc$128901$new_new_n1728___input_0_1 lut_$abc$128901$new_new_n1728___input_0_2 lut_$abc$128901$new_new_n1728___input_0_3 lut_$abc$128901$new_new_n1728___input_0_4 lut_$abc$128901$new_new_n1728___input_0_5 lut_$abc$128901$new_new_n1728___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[94]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[94]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[94]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[94]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[94]_output_0_0

.names __vpr__unconn1120 lut_$abc$128901$new_new_n1711___input_0_1 lut_$abc$128901$new_new_n1711___input_0_2 __vpr__unconn1121 lut_$abc$128901$new_new_n1711___input_0_4 lut_$abc$128901$new_new_n1711___output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[95]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[95]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[95]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[95]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[95]_output_0_0

.names lut_$abc$128901$new_new_n1720___input_0_0 __vpr__unconn1122 lut_$abc$128901$new_new_n1720___input_0_2 __vpr__unconn1123 lut_$abc$128901$new_new_n1720___input_0_4 lut_$abc$128901$new_new_n1720___output_0_0 
00000 1
10000 1
00100 1
00001 1

.names lut_$abc$128901$abc$39355$li0097_li0097_input_0_0 lut_$abc$128901$abc$39355$li0097_li0097_input_0_1 lut_$abc$128901$abc$39355$li0097_li0097_input_0_2 lut_$abc$128901$abc$39355$li0097_li0097_input_0_3 lut_$abc$128901$abc$39355$li0097_li0097_input_0_4 lut_$abc$128901$abc$39355$li0097_li0097_input_0_5 lut_$abc$128901$abc$39355$li0097_li0097_output_0_0 
100000 0
110000 0
101000 0
111000 0
100100 0
110100 0
101100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
110110 0
101110 0
111110 0
010001 0
110001 0
011001 0
111001 0
000101 0
100101 0
011101 0
111101 0
000011 0
100011 0
001011 0
101011 0
000111 0
100111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[16]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[16]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[16]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[16]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[16]_output_0_0

.names lut_$abc$128901$new_new_n1530___input_0_0 lut_$abc$128901$new_new_n1530___input_0_1 lut_$abc$128901$new_new_n1530___input_0_2 lut_$abc$128901$new_new_n1530___input_0_3 lut_$abc$128901$new_new_n1530___input_0_4 lut_$abc$128901$new_new_n1530___input_0_5 lut_$abc$128901$new_new_n1530___output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1529___input_0_0 lut_$abc$128901$new_new_n1529___input_0_1 lut_$abc$128901$new_new_n1529___input_0_2 lut_$abc$128901$new_new_n1529___input_0_3 lut_$abc$128901$new_new_n1529___input_0_4 lut_$abc$128901$new_new_n1529___input_0_5 lut_$abc$128901$new_new_n1529___output_0_0 
010000 1
001000 1
010100 1
110100 1
001100 1
101100 1
000010 1
011010 1
000110 1
100110 1
011110 1
111110 1
010101 1
001101 1
000111 1
011111 1

.names lut_$abc$128901$new_new_n1528___input_0_0 lut_$abc$128901$new_new_n1528___input_0_1 lut_$abc$128901$new_new_n1528___input_0_2 lut_$abc$128901$new_new_n1528___input_0_3 lut_$abc$128901$new_new_n1528___input_0_4 lut_$abc$128901$new_new_n1528___input_0_5 lut_$abc$128901$new_new_n1528___output_0_0 
100000 1
111000 1
110010 1
101010 1
000001 1
100001 1
011001 1
111001 1
100101 1
111101 1
010011 1
110011 1
001011 1
101011 1
110111 1
101111 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[8]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[8]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[8]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[8]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[23]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[23]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[23]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[23]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[22]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[22]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[22]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[22]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[7]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[7]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[7]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[7]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[6]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[6]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[6]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[6]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[6]_output_0_0

.names __vpr__unconn1124 lut_$abc$128901$abc$39355$li0087_li0087_input_0_1 __vpr__unconn1125 lut_$abc$128901$abc$39355$li0087_li0087_input_0_3 lut_$abc$128901$abc$39355$li0087_li0087_input_0_4 lut_$abc$128901$abc$39355$li0087_li0087_output_0_0 
00000 1
00010 1
00011 1
01011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[15]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[15]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[15]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[15]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[21]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[21]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[21]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[21]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[21]_output_0_0

.names lut_$abc$128901$new_new_n1532___input_0_0 lut_$abc$128901$new_new_n1532___input_0_1 __vpr__unconn1126 __vpr__unconn1127 lut_$abc$128901$new_new_n1532___input_0_4 lut_$abc$128901$new_new_n1532___output_0_0 
00000 1
11000 1
10001 1
01001 1

.names lut_$abc$128901$abc$39355$li0067_li0067_input_0_0 lut_$abc$128901$abc$39355$li0067_li0067_input_0_1 lut_$abc$128901$abc$39355$li0067_li0067_input_0_2 lut_$abc$128901$abc$39355$li0067_li0067_input_0_3 lut_$abc$128901$abc$39355$li0067_li0067_input_0_4 lut_$abc$128901$abc$39355$li0067_li0067_input_0_5 lut_$abc$128901$abc$39355$li0067_li0067_output_0_0 
010000 0
110000 0
011000 0
111000 0
000100 0
100100 0
001100 0
101100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000001 0
010001 0
101001 0
111001 0
000101 0
010101 0
101101 0
111101 0
000011 0
010011 0
101011 0
111011 0
000111 0
010111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[13]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[13]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[13]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[13]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[50]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[50]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[50]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[50]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[50]_output_0_0

.names lut_$abc$128901$new_new_n2455___input_0_0 lut_$abc$128901$new_new_n2455___input_0_1 __vpr__unconn1128 lut_$abc$128901$new_new_n2455___input_0_3 __vpr__unconn1129 lut_$abc$128901$new_new_n2455___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[35]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[35]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[35]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[35]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[35]_output_0_0

.names lut_$abc$128901$new_new_n2467___input_0_0 lut_$abc$128901$new_new_n2467___input_0_1 __vpr__unconn1130 lut_$abc$128901$new_new_n2467___input_0_3 __vpr__unconn1131 lut_$abc$128901$new_new_n2467___output_0_0 
00000 1
10000 1
01000 1
00010 1

.names lut_$abc$128901$new_new_n2462___input_0_0 lut_$abc$128901$new_new_n2462___input_0_1 lut_$abc$128901$new_new_n2462___input_0_2 lut_$abc$128901$new_new_n2462___input_0_3 lut_$abc$128901$new_new_n2462___input_0_4 lut_$abc$128901$new_new_n2462___output_0_0 
00000 0
10100 0
11100 0
10010 0
00110 0
10001 0
11001 0
00101 0
01101 0
00011 0
10111 0
11111 0

.names lut_$abc$128901$new_new_n2463___input_0_0 lut_$abc$128901$new_new_n2463___input_0_1 lut_$abc$128901$new_new_n2463___input_0_2 lut_$abc$128901$new_new_n2463___input_0_3 lut_$abc$128901$new_new_n2463___input_0_4 lut_$abc$128901$new_new_n2463___output_0_0 
10000 0
00100 0
10100 0
10110 0
00001 0
10001 0
00101 0
10101 0
11101 0
10011 0
00111 0
10111 0

.names lut_$abc$128901$new_new_n2446___input_0_0 lut_$abc$128901$new_new_n2446___input_0_1 lut_$abc$128901$new_new_n2446___input_0_2 lut_$abc$128901$new_new_n2446___input_0_3 lut_$abc$128901$new_new_n2446___input_0_4 lut_$abc$128901$new_new_n2446___input_0_5 lut_$abc$128901$new_new_n2446___output_0_0 
100000 0
110000 0
101000 0
011000 0
000100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
011010 0
000110 0
110110 0
101110 0
111110 0
000001 0
010001 0
001001 0
111001 0
100101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
111011 0
100111 0
010111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n2450___input_0_0 __vpr__unconn1132 lut_$abc$128901$new_new_n2450___input_0_2 __vpr__unconn1133 lut_$abc$128901$new_new_n2450___input_0_4 lut_$abc$128901$new_new_n2450___output_0_0 
00000 1
10000 1
00100 1
00001 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[48]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[48]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[48]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[48]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[33]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[33]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[33]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[33]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[47]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[47]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[47]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[47]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[47]_output_0_0

.names lut_$abc$128901$abc$39355$li0065_li0065_input_0_0 lut_$abc$128901$abc$39355$li0065_li0065_input_0_1 lut_$abc$128901$abc$39355$li0065_li0065_input_0_2 lut_$abc$128901$abc$39355$li0065_li0065_input_0_3 lut_$abc$128901$abc$39355$li0065_li0065_input_0_4 lut_$abc$128901$abc$39355$li0065_li0065_output_0_0 
00000 0
01000 0
11000 0
00100 0
10010 0
01010 0
11010 0
10110 0
00001 0
00101 0
01101 0
11101 0
10011 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[11]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[11]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[11]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[11]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[11]_output_0_0

.names lut_$abc$128901$abc$39355$li0539_li0539_input_0_0 lut_$abc$128901$abc$39355$li0539_li0539_input_0_1 lut_$abc$128901$abc$39355$li0539_li0539_input_0_2 lut_$abc$128901$abc$39355$li0539_li0539_input_0_3 lut_$abc$128901$abc$39355$li0539_li0539_input_0_4 lut_$abc$128901$abc$39355$li0539_li0539_input_0_5 lut_$abc$128901$abc$39355$li0539_li0539_output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[15]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[15]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[15]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[15]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[49]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[49]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[49]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[49]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[49]_output_0_0

.names lut_$abc$128901$new_new_n1858___input_0_0 lut_$abc$128901$new_new_n1858___input_0_1 lut_$abc$128901$new_new_n1858___input_0_2 __vpr__unconn1134 __vpr__unconn1135 lut_$abc$128901$new_new_n1858___output_0_0 
00000 1
11000 1
10100 1
01100 1

.names lut_$abc$128901$new_new_n1866___input_0_0 lut_$abc$128901$new_new_n1866___input_0_1 lut_$abc$128901$new_new_n1866___input_0_2 lut_$abc$128901$new_new_n1866___input_0_3 lut_$abc$128901$new_new_n1866___input_0_4 lut_$abc$128901$new_new_n1866___output_0_0 
01000 0
11000 0
01100 0
01010 0
00001 0
01001 0
11001 0
01101 0
11101 0
01011 0
11011 0
01111 0

.names lut_$abc$128901$new_new_n1868___input_0_0 lut_$abc$128901$new_new_n1868___input_0_1 lut_$abc$128901$new_new_n1868___input_0_2 lut_$abc$128901$new_new_n1868___input_0_3 lut_$abc$128901$new_new_n1868___input_0_4 lut_$abc$128901$new_new_n1868___input_0_5 lut_$abc$128901$new_new_n1868___output_0_0 
010000 1
110000 1
011000 1
111000 1
010100 1
011100 1
111100 1
010010 1
110010 1
011010 1
111010 1
010110 1
110110 1
011110 1
111110 1
010001 1
011001 1
111001 1
011101 1
111101 1
010011 1
110011 1
011011 1
111011 1
010111 1
110111 1
011111 1
111111 1

.names lut_$abc$128901$abc$39355$li0537_li0537_input_0_0 lut_$abc$128901$abc$39355$li0537_li0537_input_0_1 __vpr__unconn1136 lut_$abc$128901$abc$39355$li0537_li0537_input_0_3 lut_$abc$128901$abc$39355$li0537_li0537_input_0_4 lut_$abc$128901$abc$39355$li0537_li0537_output_0_0 
00000 1
01000 1
00010 1
01010 1
01001 1
11001 1
00011 1
10011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[13]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[13]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[13]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[13]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[34]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[34]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[34]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[34]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[34]_output_0_0

.names lut_$abc$128901$new_new_n1852___input_0_0 lut_$abc$128901$new_new_n1852___input_0_1 lut_$abc$128901$new_new_n1852___input_0_2 lut_$abc$128901$new_new_n1852___input_0_3 lut_$abc$128901$new_new_n1852___input_0_4 lut_$abc$128901$new_new_n1852___input_0_5 lut_$abc$128901$new_new_n1852___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[63]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[63]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[63]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[63]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[63]_output_0_0

.names __vpr__unconn1137 lut_$abc$128901$abc$39355$li0519_li0519_input_0_1 lut_$abc$128901$abc$39355$li0519_li0519_input_0_2 lut_$abc$128901$abc$39355$li0519_li0519_input_0_3 __vpr__unconn1138 lut_$abc$128901$abc$39355$li0519_li0519_output_0_0 
00000 1
01000 1
01010 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[13]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[13]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[13]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[13]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[13]_output_0_0

.names lut_$abc$128901$new_new_n1773___input_0_0 lut_$abc$128901$new_new_n1773___input_0_1 lut_$abc$128901$new_new_n1773___input_0_2 lut_$abc$128901$new_new_n1773___input_0_3 lut_$abc$128901$new_new_n1773___input_0_4 lut_$abc$128901$new_new_n1773___input_0_5 lut_$abc$128901$new_new_n1773___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names __vpr__unconn1139 lut_$abc$128901$abc$39355$li0050_li0050_input_0_1 lut_$abc$128901$abc$39355$li0050_li0050_input_0_2 lut_$abc$128901$abc$39355$li0050_li0050_input_0_3 lut_$abc$128901$abc$39355$li0050_li0050_input_0_4 lut_$abc$128901$abc$39355$li0050_li0050_output_0_0 
00000 1
01000 1
00010 1
00110 1
00001 1
01001 1
01011 1
01111 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[12]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[12]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[12]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[12]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d1[0]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d1[0]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d1[0]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d1[0]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d1[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d2[0]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d2[0]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d2[0]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d2[0]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d2[0]_output_0_0

.names __vpr__unconn1140 lut_$abc$128901$new_new_n2311___input_0_1 lut_$abc$128901$new_new_n2311___input_0_2 lut_$abc$128901$new_new_n2311___input_0_3 lut_$abc$128901$new_new_n2311___input_0_4 lut_$abc$128901$new_new_n2311___output_0_0 
00000 1
00010 1
01010 1
00001 1
00011 1

.names lut_$abc$128901$new_new_n2308___input_0_0 lut_$abc$128901$new_new_n2308___input_0_1 lut_$abc$128901$new_new_n2308___input_0_2 lut_$abc$128901$new_new_n2308___input_0_3 lut_$abc$128901$new_new_n2308___input_0_4 lut_$abc$128901$new_new_n2308___input_0_5 lut_$abc$128901$new_new_n2308___output_0_0 
000000 0
100000 0
010000 0
001000 0
110100 0
101100 0
011100 0
111100 0
000010 0
111010 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
110001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
001101 0
000011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2318___input_0_0 lut_$abc$128901$new_new_n2318___input_0_1 lut_$abc$128901$new_new_n2318___input_0_2 lut_$abc$128901$new_new_n2318___input_0_3 lut_$abc$128901$new_new_n2318___input_0_4 lut_$abc$128901$new_new_n2318___input_0_5 lut_$abc$128901$new_new_n2318___output_0_0 
000000 0
100000 0
001000 0
111000 0
010100 0
110100 0
101100 0
011100 0
000010 0
010010 0
100110 0
110110 0
001110 0
101110 0
011110 0
111110 0
000001 0
110001 0
011001 0
111001 0
100101 0
010101 0
001101 0
101101 0
101011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n2317___input_0_0 __vpr__unconn1141 lut_$abc$128901$new_new_n2317___input_0_2 lut_$abc$128901$new_new_n2317___input_0_3 __vpr__unconn1142 lut_$abc$128901$new_new_n2317___output_0_0 
00000 1
10100 1
10010 1
00110 1

.names lut_$abc$128901$new_new_n2325___input_0_0 __vpr__unconn1143 lut_$abc$128901$new_new_n2325___input_0_2 lut_$abc$128901$new_new_n2325___input_0_3 __vpr__unconn1144 lut_$abc$128901$new_new_n2325___output_0_0 
00000 1
10000 1
10100 1
00010 1
00110 1
10110 1

.names lut_$abc$128901$new_new_n2312___input_0_0 lut_$abc$128901$new_new_n2312___input_0_1 lut_$abc$128901$new_new_n2312___input_0_2 lut_$abc$128901$new_new_n2312___input_0_3 lut_$abc$128901$new_new_n2312___input_0_4 lut_$abc$128901$new_new_n2312___input_0_5 lut_$abc$128901$new_new_n2312___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
000010 0
100010 0
011010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
100101 0
011101 0
111101 0
000011 0
110011 0
101011 0
011011 0
010111 0
110111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n2322___input_0_0 lut_$abc$128901$new_new_n2322___input_0_1 lut_$abc$128901$new_new_n2322___input_0_2 lut_$abc$128901$new_new_n2322___input_0_3 lut_$abc$128901$new_new_n2322___input_0_4 lut_$abc$128901$new_new_n2322___output_0_0 
11000 0
10100 0
01100 0
11100 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11101 0
10011 0
01011 0
00111 0
11111 0

.names lut_$abc$128901$new_new_n2323___input_0_0 lut_$abc$128901$new_new_n2323___input_0_1 lut_$abc$128901$new_new_n2323___input_0_2 lut_$abc$128901$new_new_n2323___input_0_3 lut_$abc$128901$new_new_n2323___input_0_4 lut_$abc$128901$new_new_n2323___input_0_5 lut_$abc$128901$new_new_n2323___output_0_0 
000000 0
100000 0
010000 0
110000 0
111000 0
110100 0
100010 0
010010 0
110010 0
101010 0
011010 0
111010 0
000001 0
100001 0
010001 0
110001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
110111 0
111111 0

.names lut_$abc$128901$abc$39355$li0047_li0047_input_0_0 lut_$abc$128901$abc$39355$li0047_li0047_input_0_1 lut_$abc$128901$abc$39355$li0047_li0047_input_0_2 __vpr__unconn1145 __vpr__unconn1146 lut_$abc$128901$abc$39355$li0047_li0047_output_0_0 
00000 1
10000 1
11000 1
00100 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[9]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[9]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[9]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[9]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[9]_output_0_0

.names lut_$abc$128901$abc$39355$li0045_li0045_input_0_0 __vpr__unconn1147 __vpr__unconn1148 lut_$abc$128901$abc$39355$li0045_li0045_input_0_3 lut_$abc$128901$abc$39355$li0045_li0045_input_0_4 lut_$abc$128901$abc$39355$li0045_li0045_output_0_0 
00000 1
10000 1
00010 1
10001 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[7]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[7]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[7]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[7]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[7]_output_0_0

.names lut_$abc$128901$new_new_n2286___input_0_0 lut_$abc$128901$new_new_n2286___input_0_1 lut_$abc$128901$new_new_n2286___input_0_2 lut_$abc$128901$new_new_n2286___input_0_3 lut_$abc$128901$new_new_n2286___input_0_4 lut_$abc$128901$new_new_n2286___input_0_5 lut_$abc$128901$new_new_n2286___output_0_0 
010000 0
110000 0
001000 0
101000 0
000100 0
110100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
010110 0
110110 0
011110 0
111110 0
100001 0
010001 0
001001 0
111001 0
010101 0
110101 0
011101 0
111101 0
000011 0
100011 0
011011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.names __vpr__unconn1149 lut_$abc$128901$new_new_n2273___input_0_1 lut_$abc$128901$new_new_n2273___input_0_2 lut_$abc$128901$new_new_n2273___input_0_3 __vpr__unconn1150 lut_$abc$128901$new_new_n2273___output_0_0 
00000 1
01100 1
01010 1
00110 1

.names __vpr__unconn1151 lut_$abc$128901$new_new_n2287___input_0_1 lut_$abc$128901$new_new_n2287___input_0_2 lut_$abc$128901$new_new_n2287___input_0_3 __vpr__unconn1152 lut_$abc$128901$new_new_n2287___output_0_0 
00000 1
01000 1
00100 1
00010 1

.names lut_$abc$128901$new_new_n2289___input_0_0 lut_$abc$128901$new_new_n2289___input_0_1 lut_$abc$128901$new_new_n2289___input_0_2 lut_$abc$128901$new_new_n2289___input_0_3 lut_$abc$128901$new_new_n2289___input_0_4 lut_$abc$128901$new_new_n2289___input_0_5 lut_$abc$128901$new_new_n2289___output_0_0 
000000 0
010000 0
110000 0
011000 0
010100 0
101100 0
010010 0
101010 0
100110 0
001110 0
101110 0
111110 0
100001 0
001001 0
101001 0
111001 0
000101 0
100101 0
110101 0
001101 0
011101 0
111101 0
000011 0
100011 0
110011 0
001011 0
011011 0
111011 0
000111 0
010111 0
110111 0
011111 0

.names lut_$abc$128901$new_new_n2266___input_0_0 lut_$abc$128901$new_new_n2266___input_0_1 lut_$abc$128901$new_new_n2266___input_0_2 lut_$abc$128901$new_new_n2266___input_0_3 lut_$abc$128901$new_new_n2266___input_0_4 lut_$abc$128901$new_new_n2266___input_0_5 lut_$abc$128901$new_new_n2266___output_0_0 
100000 0
110000 0
001000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
010101 0
101101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.names __vpr__unconn1153 lut_$abc$128901$new_new_n2265___input_0_1 lut_$abc$128901$new_new_n2265___input_0_2 lut_$abc$128901$new_new_n2265___input_0_3 __vpr__unconn1154 lut_$abc$128901$new_new_n2265___output_0_0 
00100 1
00010 1
00110 1

.names lut_$abc$128901$new_new_n2278___input_0_0 __vpr__unconn1155 lut_$abc$128901$new_new_n2278___input_0_2 lut_$abc$128901$new_new_n2278___input_0_3 lut_$abc$128901$new_new_n2278___input_0_4 lut_$abc$128901$new_new_n2278___output_0_0 
00001 1
10001 1
00101 1
00011 1
00111 1

.names lut_$abc$128901$new_new_n2276___input_0_0 lut_$abc$128901$new_new_n2276___input_0_1 lut_$abc$128901$new_new_n2276___input_0_2 lut_$abc$128901$new_new_n2276___input_0_3 lut_$abc$128901$new_new_n2276___input_0_4 lut_$abc$128901$new_new_n2276___input_0_5 lut_$abc$128901$new_new_n2276___output_0_0 
000000 1
100000 1
001000 1
000100 1
000010 1
000001 1
100001 1
001001 1
101001 1
000101 1
101101 1
000011 1
100011 1
001011 1
101011 1
100111 1
001111 1

.names lut_$abc$128901$new_new_n2277___input_0_0 lut_$abc$128901$new_new_n2277___input_0_1 lut_$abc$128901$new_new_n2277___input_0_2 lut_$abc$128901$new_new_n2277___input_0_3 lut_$abc$128901$new_new_n2277___input_0_4 lut_$abc$128901$new_new_n2277___output_0_0 
01000 0
11000 0
01100 0
00010 0
01010 0
11010 0
01110 0
11110 0
01001 0
01011 0
11011 0
01111 0

.names lut_$abc$128901$abc$45570$li52_li52_input_0_0 lut_$abc$128901$abc$45570$li52_li52_input_0_1 __vpr__unconn1156 lut_$abc$128901$abc$45570$li52_li52_input_0_3 lut_$abc$128901$abc$45570$li52_li52_input_0_4 lut_$abc$128901$abc$45570$li52_li52_output_0_0 
00000 1
10000 1
11000 1
10010 1
01001 1
00011 1
01011 1
11011 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[52]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[52]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[52]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[52]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[19]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[19]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[19]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[19]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[86]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[86]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[86]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[86]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[86]_output_0_0

.names lut_u_dct2d.ramdatao[7]_input_0_0 lut_u_dct2d.ramdatao[7]_input_0_1 lut_u_dct2d.ramdatao[7]_input_0_2 __vpr__unconn1157 __vpr__unconn1158 lut_u_dct2d.ramdatao[7]_output_0_0 
10000 1
11000 1
01100 1
11100 1

.names lut_$abc$128901$new_new_n2009___input_0_0 lut_$abc$128901$new_new_n2009___input_0_1 __vpr__unconn1159 lut_$abc$128901$new_new_n2009___input_0_3 lut_$abc$128901$new_new_n2009___input_0_4 lut_$abc$128901$new_new_n2009___output_0_0 
00000 1
01000 1
00010 1
11010 1
10001 1
01001 1
10011 1
11011 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[30]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[30]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[30]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[30]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[30]_output_0_0

.names lut_$abc$128901$abc$45570$li87_li87_input_0_0 __vpr__unconn1160 lut_$abc$128901$abc$45570$li87_li87_input_0_2 __vpr__unconn1161 lut_$abc$128901$abc$45570$li87_li87_input_0_4 lut_$abc$128901$abc$45570$li87_li87_output_0_0 
10000 1
00001 1
10001 1
10101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[87]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[87]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[87]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[87]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[87]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[41]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[41]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[41]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[41]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[52]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[52]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[52]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[52]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[63]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[63]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[63]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[63]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[63]_output_0_0

.names lut_$abc$128901$new_new_n2096___input_0_0 lut_$abc$128901$new_new_n2096___input_0_1 lut_$abc$128901$new_new_n2096___input_0_2 lut_$abc$128901$new_new_n2096___input_0_3 lut_$abc$128901$new_new_n2096___input_0_4 lut_$abc$128901$new_new_n2096___output_0_0 
00000 0
00100 0
10100 0
01100 0
00110 0
01110 0
00001 0
01001 0
00101 0
10101 0
01101 0
11101 0
00011 0
00111 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[37]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[37]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[37]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[37]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[49]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[49]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[49]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[49]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[49]_output_0_0

.names lut_$abc$128901$new_new_n2099___input_0_0 lut_$abc$128901$new_new_n2099___input_0_1 lut_$abc$128901$new_new_n2099___input_0_2 lut_$abc$128901$new_new_n2099___input_0_3 lut_$abc$128901$new_new_n2099___input_0_4 lut_$abc$128901$new_new_n2099___output_0_0 
01000 0
01100 0
00010 0
01010 0
11010 0
01110 0
00001 0
01001 0
11001 0
01101 0
00011 0
01011 0
11011 0
00111 0
01111 0
11111 0

.names lut_$abc$128901$abc$45570$li86_li86_input_0_0 lut_$abc$128901$abc$45570$li86_li86_input_0_1 lut_$abc$128901$abc$45570$li86_li86_input_0_2 lut_$abc$128901$abc$45570$li86_li86_input_0_3 lut_$abc$128901$abc$45570$li86_li86_input_0_4 lut_$abc$128901$abc$45570$li86_li86_input_0_5 lut_$abc$128901$abc$45570$li86_li86_output_0_0 
001000 0
101000 0
011000 0
111000 0
000100 0
010100 0
101100 0
111100 0
000010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
111110 0
000001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
111101 0
000011 0
010011 0
101011 0
111011 0
000111 0
100111 0
010111 0
110111 0

.names lut_$abc$128901$abc$39355$li0096_li0096_input_0_0 lut_$abc$128901$abc$39355$li0096_li0096_input_0_1 lut_$abc$128901$abc$39355$li0096_li0096_input_0_2 lut_$abc$128901$abc$39355$li0096_li0096_input_0_3 lut_$abc$128901$abc$39355$li0096_li0096_input_0_4 lut_$abc$128901$abc$39355$li0096_li0096_output_0_0 
00000 0
01000 0
10100 0
11100 0
01010 0
11010 0
01110 0
11110 0
00001 0
01001 0
10101 0
11101 0
00011 0
10011 0
00111 0
10111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[15]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[15]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[15]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[15]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[15]_output_0_0

.names lut_$abc$128901$new_new_n2517___input_0_0 lut_$abc$128901$new_new_n2517___input_0_1 lut_$abc$128901$new_new_n2517___input_0_2 lut_$abc$128901$new_new_n2517___input_0_3 lut_$abc$128901$new_new_n2517___input_0_4 lut_$abc$128901$new_new_n2517___input_0_5 lut_$abc$128901$new_new_n2517___output_0_0 
101000 0
000100 0
100100 0
110100 0
001100 0
101100 0
011100 0
111100 0
100110 0
001110 0
101110 0
111110 0
100001 0
001001 0
101001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
101011 0
000111 0
100111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[32]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[32]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[32]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[32]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[32]_output_0_0

.names lut_$abc$128901$new_new_n1526___input_0_0 __vpr__unconn1162 lut_$abc$128901$new_new_n1526___input_0_2 __vpr__unconn1163 lut_$abc$128901$new_new_n1526___input_0_4 lut_$abc$128901$new_new_n1526___output_0_0 
00000 1
00001 1
10001 1
00101 1

.names lut_$abc$128901$abc$39355$li0084_li0084_input_0_0 lut_$abc$128901$abc$39355$li0084_li0084_input_0_1 lut_$abc$128901$abc$39355$li0084_li0084_input_0_2 lut_$abc$128901$abc$39355$li0084_li0084_input_0_3 lut_$abc$128901$abc$39355$li0084_li0084_input_0_4 lut_$abc$128901$abc$39355$li0084_li0084_input_0_5 lut_$abc$128901$abc$39355$li0084_li0084_output_0_0 
001000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
111100 0
001010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
111110 0
001001 0
101001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[12]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[12]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[12]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[12]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[33]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[33]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[33]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[33]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[33]_output_0_0

.names lut_$abc$128901$new_new_n2438___input_0_0 lut_$abc$128901$new_new_n2438___input_0_1 __vpr__unconn1164 lut_$abc$128901$new_new_n2438___input_0_3 __vpr__unconn1165 lut_$abc$128901$new_new_n2438___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[47]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[47]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[47]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[47]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[47]_output_0_0

.names lut_$abc$128901$new_new_n2452___input_0_0 lut_$abc$128901$new_new_n2452___input_0_1 __vpr__unconn1166 lut_$abc$128901$new_new_n2452___input_0_3 __vpr__unconn1167 lut_$abc$128901$new_new_n2452___output_0_0 
00000 1
10000 1
01000 1
00010 1

.names lut_$abc$128901$new_new_n2473___input_0_0 lut_$abc$128901$new_new_n2473___input_0_1 lut_$abc$128901$new_new_n2473___input_0_2 lut_$abc$128901$new_new_n2473___input_0_3 lut_$abc$128901$new_new_n2473___input_0_4 lut_$abc$128901$new_new_n2473___input_0_5 lut_$abc$128901$new_new_n2473___output_0_0 
000000 1
010000 1
110000 1
011000 1
010100 1
110100 1
101100 1
011100 1
111100 1
010010 1
100110 1
010110 1
110110 1
001110 1
011110 1
111110 1

.names lut_$abc$128901$new_new_n2442___input_0_0 lut_$abc$128901$new_new_n2442___input_0_1 lut_$abc$128901$new_new_n2442___input_0_2 lut_$abc$128901$new_new_n2442___input_0_3 lut_$abc$128901$new_new_n2442___input_0_4 lut_$abc$128901$new_new_n2442___input_0_5 lut_$abc$128901$new_new_n2442___output_0_0 
110000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
001100 0
000010 0
100010 0
010010 0
001010 0
110110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
001001 0
110101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
001111 0

.names lut_$abc$128901$abc$39355$li0090_li0090_input_0_0 lut_$abc$128901$abc$39355$li0090_li0090_input_0_1 lut_$abc$128901$abc$39355$li0090_li0090_input_0_2 lut_$abc$128901$abc$39355$li0090_li0090_input_0_3 lut_$abc$128901$abc$39355$li0090_li0090_input_0_4 lut_$abc$128901$abc$39355$li0090_li0090_output_0_0 
00000 0
10000 0
01000 0
10100 0
00010 0
01010 0
11010 0
11110 0
10001 0
00101 0
10101 0
01101 0
11011 0
00111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[18]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[18]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[18]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[18]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.even_not_odd_d3_clock_0_0 \
    D=dffre_u_dct1d.even_not_odd_d3_input_0_0 \
    E=dffre_u_dct1d.even_not_odd_d3_input_2_0 \
    R=dffre_u_dct1d.even_not_odd_d3_input_1_0 \
    Q=dffre_u_dct1d.even_not_odd_d3_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[10]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[10]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[10]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[10]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[10]_output_0_0

.names lut_$abc$128901$new_new_n1536___input_0_0 lut_$abc$128901$new_new_n1536___input_0_1 __vpr__unconn1168 __vpr__unconn1169 lut_$abc$128901$new_new_n1536___input_0_4 lut_$abc$128901$new_new_n1536___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[25]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[25]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[25]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[25]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[25]_output_0_0

.names __vpr__unconn1170 __vpr__unconn1171 lut_$abc$128901$new_new_n1553___input_0_2 lut_$abc$128901$new_new_n1553___input_0_3 lut_$abc$128901$new_new_n1553___input_0_4 lut_$abc$128901$new_new_n1553___output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[25]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[25]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[25]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[25]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[10]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[10]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[10]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[10]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[10]_output_0_0

.names lut_$abc$128901$new_new_n1556___input_0_0 lut_$abc$128901$new_new_n1556___input_0_1 lut_$abc$128901$new_new_n1556___input_0_2 lut_$abc$128901$new_new_n1556___input_0_3 lut_$abc$128901$new_new_n1556___input_0_4 lut_$abc$128901$new_new_n1556___input_0_5 lut_$abc$128901$new_new_n1556___output_0_0 
100000 0
001000 0
101000 0
111000 0
000100 0
010100 0
110100 0
011100 0
000010 0
010010 0
110010 0
011010 0
100110 0
001110 0
101110 0
111110 0
000001 0
010001 0
110001 0
011001 0
100101 0
001101 0
101101 0
111101 0
100011 0
001011 0
101011 0
111011 0
000111 0
010111 0
110111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[26]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[26]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[26]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[26]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[26]_output_0_0

.names __vpr__unconn1172 __vpr__unconn1173 __vpr__unconn1174 lut_$abc$128901$new_new_n1560___input_0_3 lut_$abc$128901$new_new_n1560___input_0_4 lut_$abc$128901$new_new_n1560___output_0_0 
00011 1

.names __vpr__unconn1175 lut_$abc$128901$new_new_n1555___input_0_1 __vpr__unconn1176 lut_$abc$128901$new_new_n1555___input_0_3 lut_$abc$128901$new_new_n1555___input_0_4 lut_$abc$128901$new_new_n1555___output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[11]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[11]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[11]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[11]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[11]_output_0_0

.names lut_$abc$128901$new_new_n1557___input_0_0 lut_$abc$128901$new_new_n1557___input_0_1 lut_$abc$128901$new_new_n1557___input_0_2 lut_$abc$128901$new_new_n1557___input_0_3 lut_$abc$128901$new_new_n1557___input_0_4 lut_$abc$128901$new_new_n1557___input_0_5 lut_$abc$128901$new_new_n1557___output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
100010 0
010010 0
001010 0
111010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
000101 0
110101 0
101101 0
011101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$abc$45570$li19_li19_input_0_0 lut_$abc$128901$abc$45570$li19_li19_input_0_1 lut_$abc$128901$abc$45570$li19_li19_input_0_2 lut_$abc$128901$abc$45570$li19_li19_input_0_3 lut_$abc$128901$abc$45570$li19_li19_input_0_4 lut_$abc$128901$abc$45570$li19_li19_output_0_0 
00000 0
11000 0
00100 0
11100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
10011 0
01011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[19]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[19]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[19]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[19]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[74]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[74]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[74]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[74]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[74]_output_0_0

.names lut_$abc$128901$abc$45570$li64_li64_input_0_0 lut_$abc$128901$abc$45570$li64_li64_input_0_1 lut_$abc$128901$abc$45570$li64_li64_input_0_2 lut_$abc$128901$abc$45570$li64_li64_input_0_3 lut_$abc$128901$abc$45570$li64_li64_input_0_4 lut_$abc$128901$abc$45570$li64_li64_input_0_5 lut_$abc$128901$abc$45570$li64_li64_output_0_0 
010000 0
001000 0
011000 0
111000 0
010100 0
011100 0
000010 0
010010 0
110010 0
001010 0
011010 0
111010 0
010110 0
001110 0
011110 0
111110 0
000001 0
100001 0
110001 0
101001 0
000101 0
100101 0
110101 0
001101 0
101101 0
111101 0
100011 0
101011 0
000111 0
100111 0
110111 0
101111 0

.names lut_u_dct2d.ramdatao[8]_input_0_0 __vpr__unconn1177 lut_u_dct2d.ramdatao[8]_input_0_2 __vpr__unconn1178 lut_u_dct2d.ramdatao[8]_input_0_4 lut_u_dct2d.ramdatao[8]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[85]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[85]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[85]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[85]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[85]_output_0_0

.names lut_$abc$128901$abc$45570$li59_li59_input_0_0 lut_$abc$128901$abc$45570$li59_li59_input_0_1 lut_$abc$128901$abc$45570$li59_li59_input_0_2 lut_$abc$128901$abc$45570$li59_li59_input_0_3 lut_$abc$128901$abc$45570$li59_li59_input_0_4 lut_$abc$128901$abc$45570$li59_li59_output_0_0 
10000 0
00100 0
10100 0
11100 0
00010 0
01010 0
11010 0
01110 0
00001 0
01001 0
11001 0
01101 0
10011 0
00111 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[59]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[59]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[59]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[59]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[59]_output_0_0

.names lut_$abc$128901$new_new_n2070___input_0_0 lut_$abc$128901$new_new_n2070___input_0_1 lut_$abc$128901$new_new_n2070___input_0_2 lut_$abc$128901$new_new_n2070___input_0_3 lut_$abc$128901$new_new_n2070___input_0_4 lut_$abc$128901$new_new_n2070___output_0_0 
00000 0
01000 0
11000 0
01100 0
00010 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
00011 0
01011 0
11011 0
01111 0

.names __vpr__unconn1179 lut_$abc$128901$abc$45570$li65_li65_input_0_1 lut_$abc$128901$abc$45570$li65_li65_input_0_2 lut_$abc$128901$abc$45570$li65_li65_input_0_3 __vpr__unconn1180 lut_$abc$128901$abc$45570$li65_li65_output_0_0 
01000 1
00100 1
01100 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[65]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[65]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[65]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[65]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[65]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[81]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[81]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[81]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[81]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[81]_output_0_0

.names lut_$abc$128901$abc$45570$li60_li60_input_0_0 __vpr__unconn1181 lut_$abc$128901$abc$45570$li60_li60_input_0_2 lut_$abc$128901$abc$45570$li60_li60_input_0_3 __vpr__unconn1182 lut_$abc$128901$abc$45570$li60_li60_output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[60]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[60]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[60]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[60]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[60]_output_0_0

.names lut_$abc$128901$new_new_n2073___input_0_0 lut_$abc$128901$new_new_n2073___input_0_1 lut_$abc$128901$new_new_n2073___input_0_2 lut_$abc$128901$new_new_n2073___input_0_3 lut_$abc$128901$new_new_n2073___input_0_4 lut_$abc$128901$new_new_n2073___output_0_0 
01000 0
11000 0
00100 0
01100 0
11100 0
00010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
01101 0
01011 0
01111 0
11111 0

.names __vpr__unconn1183 lut_$abc$128901$abc$45570$li62_li62_input_0_1 lut_$abc$128901$abc$45570$li62_li62_input_0_2 __vpr__unconn1184 lut_$abc$128901$abc$45570$li62_li62_input_0_4 lut_$abc$128901$abc$45570$li62_li62_output_0_0 
01000 1
00100 1
00001 1
01101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[62]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[62]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[62]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[62]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[62]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[26]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[26]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[26]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[26]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[64]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[64]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[64]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[64]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[64]_output_0_0

.names lut_u_dct2d.ramdatao[4]_input_0_0 __vpr__unconn1185 lut_u_dct2d.ramdatao[4]_input_0_2 __vpr__unconn1186 lut_u_dct2d.ramdatao[4]_input_0_4 lut_u_dct2d.ramdatao[4]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names lut_$abc$128901$abc$45570$li30_li30_input_0_0 lut_$abc$128901$abc$45570$li30_li30_input_0_1 lut_$abc$128901$abc$45570$li30_li30_input_0_2 lut_$abc$128901$abc$45570$li30_li30_input_0_3 lut_$abc$128901$abc$45570$li30_li30_input_0_4 lut_$abc$128901$abc$45570$li30_li30_output_0_0 
00000 0
00100 0
10100 0
01100 0
10010 0
01010 0
11010 0
11110 0
10001 0
01001 0
11001 0
11101 0
00011 0
00111 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[30]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[30]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[30]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[30]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[29]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[29]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[29]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[29]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[29]_output_0_0

.names lut_$abc$128901$abc$45570$li75_li75_input_0_0 lut_$abc$128901$abc$45570$li75_li75_input_0_1 lut_$abc$128901$abc$45570$li75_li75_input_0_2 lut_$abc$128901$abc$45570$li75_li75_input_0_3 lut_$abc$128901$abc$45570$li75_li75_input_0_4 lut_$abc$128901$abc$45570$li75_li75_input_0_5 lut_$abc$128901$abc$45570$li75_li75_output_0_0 
100000 0
001000 0
011000 0
111000 0
000100 0
100100 0
110100 0
011100 0
000010 0
100010 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
001001 0
101001 0
011001 0
111001 0
001101 0
101101 0
011101 0
111101 0
100011 0
001011 0
011011 0
111011 0
000111 0
100111 0
110111 0
011111 0

.names __vpr__unconn1187 lut_$abc$128901$abc$45570$li76_li76_input_0_1 lut_$abc$128901$abc$45570$li76_li76_input_0_2 lut_$abc$128901$abc$45570$li76_li76_input_0_3 __vpr__unconn1188 lut_$abc$128901$abc$45570$li76_li76_output_0_0 
01000 1
00100 1
01100 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[76]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[76]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[76]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[76]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[76]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[40]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[40]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[40]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[40]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[40]_output_0_0

.names lut_$abc$128901$new_new_n2083___input_0_0 lut_$abc$128901$new_new_n2083___input_0_1 lut_$abc$128901$new_new_n2083___input_0_2 lut_$abc$128901$new_new_n2083___input_0_3 lut_$abc$128901$new_new_n2083___input_0_4 lut_$abc$128901$new_new_n2083___output_0_0 
10000 0
00100 0
10100 0
11100 0
00010 0
10010 0
11010 0
00110 0
10110 0
11110 0
10001 0
10101 0
10011 0
00111 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[59]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[59]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[59]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[59]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[59]_output_0_0

.names lut_$abc$128901$new_new_n2086___input_0_0 lut_$abc$128901$new_new_n2086___input_0_1 lut_$abc$128901$new_new_n2086___input_0_2 lut_$abc$128901$new_new_n2086___input_0_3 lut_$abc$128901$new_new_n2086___input_0_4 lut_$abc$128901$new_new_n2086___output_0_0 
00000 0
10000 0
11000 0
10100 0
10010 0
10110 0
00001 0
10001 0
11001 0
00101 0
10101 0
11101 0
00011 0
10011 0
11011 0
10111 0

.names lut_$abc$128901$new_new_n2080___input_0_0 lut_$abc$128901$new_new_n2080___input_0_1 lut_$abc$128901$new_new_n2080___input_0_2 lut_$abc$128901$new_new_n2080___input_0_3 lut_$abc$128901$new_new_n2080___input_0_4 lut_$abc$128901$new_new_n2080___input_0_5 lut_$abc$128901$new_new_n2080___output_0_0 
001000 0
011000 0
000100 0
001100 0
101100 0
011100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
001011 0
011011 0
000111 0
001111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[69]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[69]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[69]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[69]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[69]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[80]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[80]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[80]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[80]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[80]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[70]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[70]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[70]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[70]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[70]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[36]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[36]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[36]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[36]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[36]_output_0_0

.names lut_$abc$128901$abc$45570$li41_li41_input_0_0 lut_$abc$128901$abc$45570$li41_li41_input_0_1 lut_$abc$128901$abc$45570$li41_li41_input_0_2 lut_$abc$128901$abc$45570$li41_li41_input_0_3 lut_$abc$128901$abc$45570$li41_li41_input_0_4 lut_$abc$128901$abc$45570$li41_li41_output_0_0 
00000 0
10100 0
01100 0
11100 0
10010 0
01010 0
11010 0
00110 0
00001 0
10001 0
01001 0
11101 0
11011 0
00111 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[41]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[41]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[41]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[41]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[51]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[51]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[51]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[51]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[51]_output_0_0

.names lut_$abc$128901$abc$45570$li40_li40_input_0_0 lut_$abc$128901$abc$45570$li40_li40_input_0_1 lut_$abc$128901$abc$45570$li40_li40_input_0_2 __vpr__unconn1189 __vpr__unconn1190 lut_$abc$128901$abc$45570$li40_li40_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[40]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[40]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[40]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[40]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[73]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[73]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[73]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[73]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[73]_output_0_0

.names lut_$abc$128901$abc$45570$li84_li84_input_0_0 __vpr__unconn1191 __vpr__unconn1192 lut_$abc$128901$abc$45570$li84_li84_input_0_3 lut_$abc$128901$abc$45570$li84_li84_input_0_4 lut_$abc$128901$abc$45570$li84_li84_output_0_0 
10000 1
00010 1
00001 1
10011 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[84]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[84]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[84]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[84]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[84]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[62]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[62]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[62]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[62]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[62]_output_0_0

.names __vpr__unconn1193 lut_$abc$128901$abc$45570$li29_li29_input_0_1 __vpr__unconn1194 lut_$abc$128901$abc$45570$li29_li29_input_0_3 lut_$abc$128901$abc$45570$li29_li29_input_0_4 lut_$abc$128901$abc$45570$li29_li29_output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[29]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[29]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[29]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[29]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[29]_output_0_0

.names lut_$abc$128901$new_new_n2038___input_0_0 __vpr__unconn1195 lut_$abc$128901$new_new_n2038___input_0_2 __vpr__unconn1196 __vpr__unconn1197 lut_$abc$128901$new_new_n2038___output_0_0 
00000 1
10100 1

.names lut_$abc$128901$abc$45570$li85_li85_input_0_0 lut_$abc$128901$abc$45570$li85_li85_input_0_1 lut_$abc$128901$abc$45570$li85_li85_input_0_2 lut_$abc$128901$abc$45570$li85_li85_input_0_3 lut_$abc$128901$abc$45570$li85_li85_input_0_4 lut_$abc$128901$abc$45570$li85_li85_output_0_0 
00000 0
10000 0
11000 0
01100 0
01010 0
00110 0
10110 0
11110 0
10001 0
00101 0
01101 0
11101 0
00011 0
01011 0
11011 0
10111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[85]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[85]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[85]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[85]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[85]_output_0_0

.names lut_$abc$128901$abc$45570$li73_li73_input_0_0 lut_$abc$128901$abc$45570$li73_li73_input_0_1 lut_$abc$128901$abc$45570$li73_li73_input_0_2 __vpr__unconn1198 __vpr__unconn1199 lut_$abc$128901$abc$45570$li73_li73_output_0_0 
10000 1
01000 1
00100 1
11100 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[73]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[73]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[73]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[73]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[73]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[84]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[84]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[84]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[84]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[84]_output_0_0

.names lut_$abc$128901$abc$45570$li74_li74_input_0_0 lut_$abc$128901$abc$45570$li74_li74_input_0_1 lut_$abc$128901$abc$45570$li74_li74_input_0_2 lut_$abc$128901$abc$45570$li74_li74_input_0_3 lut_$abc$128901$abc$45570$li74_li74_input_0_4 lut_$abc$128901$abc$45570$li74_li74_output_0_0 
00000 0
11000 0
10100 0
01100 0
00010 0
01010 0
10110 0
11110 0
10001 0
11001 0
00101 0
01101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[74]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[74]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[74]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[74]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[74]_output_0_0

.names lut_$abc$128901$abc$45570$li18_li18_input_0_0 __vpr__unconn1200 lut_$abc$128901$abc$45570$li18_li18_input_0_2 __vpr__unconn1201 lut_$abc$128901$abc$45570$li18_li18_input_0_4 lut_$abc$128901$abc$45570$li18_li18_output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[18]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[18]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[18]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[18]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[43]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[43]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[43]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[43]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[43]_output_0_0

.names lut_$abc$128901$abc$39355$li0575_li0575_input_0_0 lut_$abc$128901$abc$39355$li0575_li0575_input_0_1 lut_$abc$128901$abc$39355$li0575_li0575_input_0_2 lut_$abc$128901$abc$39355$li0575_li0575_input_0_3 lut_$abc$128901$abc$39355$li0575_li0575_input_0_4 lut_$abc$128901$abc$39355$li0575_li0575_input_0_5 lut_$abc$128901$abc$39355$li0575_li0575_output_0_0 
001000 0
101000 0
011000 0
111000 0
001100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
001010 0
101010 0
011010 0
110110 0
111110 0
001001 0
101001 0
011001 0
111001 0
001101 0
101101 0
011101 0
111101 0
100011 0
101011 0
000111 0
010111 0
110111 0
001111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[8]_clock_0_0 \
    D=dffre_$iopadmap$dcto[8]_input_0_0 \
    E=dffre_$iopadmap$dcto[8]_input_2_0 \
    R=dffre_$iopadmap$dcto[8]_input_1_0 \
    Q=dffre_$iopadmap$dcto[8]_output_0_0

.names lut_$abc$128901$new_new_n1965___input_0_0 lut_$abc$128901$new_new_n1965___input_0_1 lut_$abc$128901$new_new_n1965___input_0_2 lut_$abc$128901$new_new_n1965___input_0_3 lut_$abc$128901$new_new_n1965___input_0_4 lut_$abc$128901$new_new_n1965___output_0_0 
10000 0
01000 0
11100 0
00110 0
11001 0
00011 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n1963___input_0_0 lut_$abc$128901$new_new_n1963___input_0_1 lut_$abc$128901$new_new_n1963___input_0_2 lut_$abc$128901$new_new_n1963___input_0_3 lut_$abc$128901$new_new_n1963___input_0_4 lut_$abc$128901$new_new_n1963___output_0_0 
00000 0
00100 0
10100 0
01100 0
00001 0
10001 0
01001 0
00101 0
10101 0
01101 0
11101 0
00111 0

.names lut_$abc$128901$new_new_n1962___input_0_0 lut_$abc$128901$new_new_n1962___input_0_1 lut_$abc$128901$new_new_n1962___input_0_2 lut_$abc$128901$new_new_n1962___input_0_3 lut_$abc$128901$new_new_n1962___input_0_4 lut_$abc$128901$new_new_n1962___input_0_5 lut_$abc$128901$new_new_n1962___output_0_0 
000000 0
100000 0
010000 0
111000 0
100100 0
010100 0
110100 0
001100 0
000010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
111110 0
100001 0
010001 0
110001 0
001001 0
110101 0
001101 0
101101 0
011101 0
000011 0
100011 0
010011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n1879___input_0_0 lut_$abc$128901$new_new_n1879___input_0_1 lut_$abc$128901$new_new_n1879___input_0_2 lut_$abc$128901$new_new_n1879___input_0_3 lut_$abc$128901$new_new_n1879___input_0_4 lut_$abc$128901$new_new_n1879___output_0_0 
10000 0
01000 0
00100 0
11100 0
00010 0
11010 0
10110 0
01110 0
00001 0
11001 0
10101 0
01101 0
10011 0
01011 0
00111 0
11111 0

.names __vpr__unconn1202 lut_$abc$128901$abc$39355$li0561_li0561_input_0_1 lut_$abc$128901$abc$39355$li0561_li0561_input_0_2 lut_$abc$128901$abc$39355$li0561_li0561_input_0_3 __vpr__unconn1203 lut_$abc$128901$abc$39355$li0561_li0561_output_0_0 
00000 1
01000 1
00100 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[17]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[17]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[17]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[17]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[7]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[7]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[7]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[7]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[7]_output_0_0

.names __vpr__unconn1204 __vpr__unconn1205 lut_$abc$128901$new_new_n1940___input_0_2 lut_$abc$128901$new_new_n1940___input_0_3 lut_$abc$128901$new_new_n1940___input_0_4 lut_$abc$128901$new_new_n1940___output_0_0 
00000 1
00110 1
00101 1
00011 1

.names __vpr__unconn1206 __vpr__unconn1207 lut_$abc$128901$new_new_n1952___input_0_2 lut_$abc$128901$new_new_n1952___input_0_3 lut_$abc$128901$new_new_n1952___input_0_4 lut_$abc$128901$new_new_n1952___output_0_0 
00000 1
00100 1
00110 1
00101 1

.names __vpr__unconn1208 lut_$abc$128901$abc$39355$li0540_li0540_input_0_1 __vpr__unconn1209 lut_$abc$128901$abc$39355$li0540_li0540_input_0_3 lut_$abc$128901$abc$39355$li0540_li0540_input_0_4 lut_$abc$128901$abc$39355$li0540_li0540_output_0_0 
00000 1
01000 1
00001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[16]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[16]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[16]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[16]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[22]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[22]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[22]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[22]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[22]_output_0_0

.names lut_$abc$128901$new_new_n1873___input_0_0 lut_$abc$128901$new_new_n1873___input_0_1 lut_$abc$128901$new_new_n1873___input_0_2 lut_$abc$128901$new_new_n1873___input_0_3 lut_$abc$128901$new_new_n1873___input_0_4 lut_$abc$128901$new_new_n1873___input_0_5 lut_$abc$128901$new_new_n1873___output_0_0 
000000 0
110000 0
011000 0
111000 0
010100 0
110100 0
101100 0
011100 0
010010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
101110 0
000001 0
100001 0
001001 0
111001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
010111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$abc$39355$li0518_li0518_input_0_0 __vpr__unconn1210 lut_$abc$128901$abc$39355$li0518_li0518_input_0_2 __vpr__unconn1211 lut_$abc$128901$abc$39355$li0518_li0518_input_0_4 lut_$abc$128901$abc$39355$li0518_li0518_output_0_0 
00000 1
00100 1
00001 1
10001 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[12]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[12]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[12]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[12]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[76]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[76]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[76]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[76]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[76]_output_0_0

.names lut_$abc$128901$abc$39355$li0517_li0517_input_0_0 __vpr__unconn1212 lut_$abc$128901$abc$39355$li0517_li0517_input_0_2 lut_$abc$128901$abc$39355$li0517_li0517_input_0_3 lut_$abc$128901$abc$39355$li0517_li0517_input_0_4 lut_$abc$128901$abc$39355$li0517_li0517_output_0_0 
00000 1
10000 1
10100 1
00010 1
10010 1
00110 1
10101 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[11]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[11]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[11]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[11]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[61]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[61]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[61]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[61]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[61]_output_0_0

.names lut_$abc$128901$new_new_n1788___input_0_0 lut_$abc$128901$new_new_n1788___input_0_1 lut_$abc$128901$new_new_n1788___input_0_2 lut_$abc$128901$new_new_n1788___input_0_3 lut_$abc$128901$new_new_n1788___input_0_4 lut_$abc$128901$new_new_n1788___input_0_5 lut_$abc$128901$new_new_n1788___output_0_0 
111011 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n1785___input_0_0 lut_$abc$128901$new_new_n1785___input_0_1 lut_$abc$128901$new_new_n1785___input_0_2 lut_$abc$128901$new_new_n1785___input_0_3 lut_$abc$128901$new_new_n1785___input_0_4 lut_$abc$128901$new_new_n1785___input_0_5 lut_$abc$128901$new_new_n1785___output_0_0 
000000 1
110000 1
001000 1
111000 1
100100 1
010100 1
101100 1
011100 1
000010 1
110010 1
100110 1
010110 1
000001 1
110001 1
100101 1
010101 1

.names lut_$abc$128901$new_new_n1786___input_0_0 lut_$abc$128901$new_new_n1786___input_0_1 lut_$abc$128901$new_new_n1786___input_0_2 lut_$abc$128901$new_new_n1786___input_0_3 lut_$abc$128901$new_new_n1786___input_0_4 lut_$abc$128901$new_new_n1786___input_0_5 lut_$abc$128901$new_new_n1786___output_0_0 
000000 1
000001 1
010001 1

.names lut_$abc$128901$new_new_n1784___input_0_0 lut_$abc$128901$new_new_n1784___input_0_1 lut_$abc$128901$new_new_n1784___input_0_2 lut_$abc$128901$new_new_n1784___input_0_3 lut_$abc$128901$new_new_n1784___input_0_4 lut_$abc$128901$new_new_n1784___input_0_5 lut_$abc$128901$new_new_n1784___output_0_0 
000000 1
100000 1
010000 1
000100 1
001010 1
101010 1
011010 1
001110 1
001001 1
101001 1
011001 1
001101 1
000011 1
100011 1
010011 1
000111 1

.names lut_$abc$128901$new_new_n1758___input_0_0 lut_$abc$128901$new_new_n1758___input_0_1 lut_$abc$128901$new_new_n1758___input_0_2 lut_$abc$128901$new_new_n1758___input_0_3 lut_$abc$128901$new_new_n1758___input_0_4 lut_$abc$128901$new_new_n1758___input_0_5 lut_$abc$128901$new_new_n1758___output_0_0 
100000 0
010000 0
101000 0
011000 0
000100 0
110100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
001011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1783___input_0_0 lut_$abc$128901$new_new_n1783___input_0_1 lut_$abc$128901$new_new_n1783___input_0_2 lut_$abc$128901$new_new_n1783___input_0_3 lut_$abc$128901$new_new_n1783___input_0_4 lut_$abc$128901$new_new_n1783___input_0_5 lut_$abc$128901$new_new_n1783___output_0_0 
100000 0
010000 0
001100 0
111100 0
001010 0
111010 0
000110 0
110110 0
000001 0
110001 0
101101 0
011101 0
101011 0
011011 0
100111 0
010111 0

.names lut_$abc$128901$abc$39355$li0557_li0557_input_0_0 lut_$abc$128901$abc$39355$li0557_li0557_input_0_1 lut_$abc$128901$abc$39355$li0557_li0557_input_0_2 lut_$abc$128901$abc$39355$li0557_li0557_input_0_3 lut_$abc$128901$abc$39355$li0557_li0557_input_0_4 lut_$abc$128901$abc$39355$li0557_li0557_output_0_0 
10000 0
01000 0
00100 0
11100 0
10001 0
01001 0
00101 0
11101 0
00011 0
10011 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[13]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[13]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[13]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[13]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[13]_output_0_0

.names lut_$abc$128901$new_new_n1851___input_0_0 lut_$abc$128901$new_new_n1851___input_0_1 lut_$abc$128901$new_new_n1851___input_0_2 __vpr__unconn1213 __vpr__unconn1214 lut_$abc$128901$new_new_n1851___output_0_0 
11000 1
10100 1
01100 1
11100 1

.names __vpr__unconn1215 lut_$abc$128901$new_new_n1838___input_0_1 lut_$abc$128901$new_new_n1838___input_0_2 lut_$abc$128901$new_new_n1838___input_0_3 __vpr__unconn1216 lut_$abc$128901$new_new_n1838___output_0_0 
00000 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[47]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[47]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[47]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[47]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[47]_output_0_0

.names lut_$abc$128901$new_new_n1847___input_0_0 lut_$abc$128901$new_new_n1847___input_0_1 lut_$abc$128901$new_new_n1847___input_0_2 lut_$abc$128901$new_new_n1847___input_0_3 lut_$abc$128901$new_new_n1847___input_0_4 lut_$abc$128901$new_new_n1847___input_0_5 lut_$abc$128901$new_new_n1847___output_0_0 
010000 0
000100 0
010100 0
011100 0
000010 0
010010 0
011010 0
000110 0
010110 0
110110 0
001110 0
011110 0
000001 0
010001 0
000101 0
010101 0
110101 0
011101 0
000011 0
010011 0
110011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[75]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[75]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[75]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[75]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[75]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[32]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[32]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[32]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[32]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[32]_output_0_0

.names lut_$abc$128901$new_new_n1759___input_0_0 lut_$abc$128901$new_new_n1759___input_0_1 lut_$abc$128901$new_new_n1759___input_0_2 lut_$abc$128901$new_new_n1759___input_0_3 lut_$abc$128901$new_new_n1759___input_0_4 lut_$abc$128901$new_new_n1759___input_0_5 lut_$abc$128901$new_new_n1759___output_0_0 
100000 0
110000 0
101000 0
011000 0
000100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
011010 0
000110 0
110110 0
101110 0
111110 0
000001 0
010001 0
001001 0
111001 0
100101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
111011 0
100111 0
010111 0
001111 0
011111 0

.names lut_$abc$128901$abc$39355$li0535_li0535_input_0_0 lut_$abc$128901$abc$39355$li0535_li0535_input_0_1 lut_$abc$128901$abc$39355$li0535_li0535_input_0_2 lut_$abc$128901$abc$39355$li0535_li0535_input_0_3 lut_$abc$128901$abc$39355$li0535_li0535_input_0_4 lut_$abc$128901$abc$39355$li0535_li0535_output_0_0 
00000 0
10000 0
01000 0
00100 0
10100 0
11100 0
01010 0
11110 0
01001 0
11101 0
00011 0
10011 0
01011 0
00111 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[11]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[11]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[11]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[11]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[11]_output_0_0

.names lut_$abc$128901$new_new_n1760___input_0_0 lut_$abc$128901$new_new_n1760___input_0_1 lut_$abc$128901$new_new_n1760___input_0_2 lut_$abc$128901$new_new_n1760___input_0_3 lut_$abc$128901$new_new_n1760___input_0_4 lut_$abc$128901$new_new_n1760___input_0_5 lut_$abc$128901$new_new_n1760___output_0_0 
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
110100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
110110 0
101110 0
011110 0
111110 0
111001 0
110011 0
101011 0
011011 0
111011 0

.names lut_$abc$128901$new_new_n1752___input_0_0 __vpr__unconn1217 lut_$abc$128901$new_new_n1752___input_0_2 lut_$abc$128901$new_new_n1752___input_0_3 __vpr__unconn1218 lut_$abc$128901$new_new_n1752___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[60]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[60]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[60]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[60]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[60]_output_0_0

.names lut_$abc$128901$abc$39355$li0541_li0541_input_0_0 __vpr__unconn1219 lut_$abc$128901$abc$39355$li0541_li0541_input_0_2 lut_$abc$128901$abc$39355$li0541_li0541_input_0_3 lut_$abc$128901$abc$39355$li0541_li0541_input_0_4 lut_$abc$128901$abc$39355$li0541_li0541_output_0_0 
00100 1
10100 1
00010 1
10010 1
00001 1
00101 1
00011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[17]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[17]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[17]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[17]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[52]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[52]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[52]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[52]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[52]_output_0_0

.names lut_$abc$128901$new_new_n1806___input_0_0 lut_$abc$128901$new_new_n1806___input_0_1 lut_$abc$128901$new_new_n1806___input_0_2 lut_$abc$128901$new_new_n1806___input_0_3 lut_$abc$128901$new_new_n1806___input_0_4 lut_$abc$128901$new_new_n1806___output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[37]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[37]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[37]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[37]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[37]_output_0_0

.names lut_$abc$128901$new_new_n1872___input_0_0 lut_$abc$128901$new_new_n1872___input_0_1 __vpr__unconn1220 __vpr__unconn1221 lut_$abc$128901$new_new_n1872___input_0_4 lut_$abc$128901$new_new_n1872___output_0_0 
00000 1
11000 1
10001 1
01001 1

.names lut_$abc$128901$new_new_n1890___input_0_0 lut_$abc$128901$new_new_n1890___input_0_1 lut_$abc$128901$new_new_n1890___input_0_2 lut_$abc$128901$new_new_n1890___input_0_3 lut_$abc$128901$new_new_n1890___input_0_4 lut_$abc$128901$new_new_n1890___input_0_5 lut_$abc$128901$new_new_n1890___output_0_0 
101000 0
011000 0
111000 0
110100 0
001100 0
101100 0
011100 0
111100 0
100010 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
111110 0
100001 0
010001 0
110001 0
000101 0
100101 0
010101 0
110101 0
111101 0
101011 0
011011 0
111011 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1883___input_0_0 lut_$abc$128901$new_new_n1883___input_0_1 lut_$abc$128901$new_new_n1883___input_0_2 lut_$abc$128901$new_new_n1883___input_0_3 lut_$abc$128901$new_new_n1883___input_0_4 lut_$abc$128901$new_new_n1883___input_0_5 lut_$abc$128901$new_new_n1883___output_0_0 
110000 0
001000 0
101000 0
011000 0
100100 0
010100 0
110100 0
001100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n1891___input_0_0 lut_$abc$128901$new_new_n1891___input_0_1 lut_$abc$128901$new_new_n1891___input_0_2 lut_$abc$128901$new_new_n1891___input_0_3 lut_$abc$128901$new_new_n1891___input_0_4 lut_$abc$128901$new_new_n1891___input_0_5 lut_$abc$128901$new_new_n1891___output_0_0 
100000 0
000100 0
100100 0
010100 0
110100 0
000010 0
100010 0
110010 0
000110 0
100110 0
010110 0
110110 0
000001 0
100001 0
110001 0
000101 0
100101 0
010101 0
110101 0
000011 0
100011 0
010011 0
110011 0
101011 0
000111 0
100111 0
010111 0
110111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[53]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[53]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[53]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[53]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[38]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[38]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[38]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[38]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[38]_output_0_0

.names lut_$abc$128901$new_new_n1889___input_0_0 lut_$abc$128901$new_new_n1889___input_0_1 lut_$abc$128901$new_new_n1889___input_0_2 lut_$abc$128901$new_new_n1889___input_0_3 lut_$abc$128901$new_new_n1889___input_0_4 lut_$abc$128901$new_new_n1889___input_0_5 lut_$abc$128901$new_new_n1889___output_0_0 
000000 1
100000 1
101000 1
000010 1
100010 1
110010 1
001010 1
000001 1
100001 1
110001 1
001001 1
000011 1
100011 1
010011 1
110011 1
101011 1
111011 1

.names lut_$abc$128901$abc$39355$li0573_li0573_input_0_0 lut_$abc$128901$abc$39355$li0573_li0573_input_0_1 lut_$abc$128901$abc$39355$li0573_li0573_input_0_2 lut_$abc$128901$abc$39355$li0573_li0573_input_0_3 __vpr__unconn1222 lut_$abc$128901$abc$39355$li0573_li0573_output_0_0 
00000 1
10000 1
10100 1
11100 1
00010 1
10010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_$iopadmap$dcto[6]_clock_0_0 \
    D=dffre_$iopadmap$dcto[6]_input_0_0 \
    E=dffre_$iopadmap$dcto[6]_input_2_0 \
    R=dffre_$iopadmap$dcto[6]_input_1_0 \
    Q=dffre_$iopadmap$dcto[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[5]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[5]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[5]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[5]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[5]_output_0_0

.names lut_$abc$128901$new_new_n1948___input_0_0 lut_$abc$128901$new_new_n1948___input_0_1 lut_$abc$128901$new_new_n1948___input_0_2 lut_$abc$128901$new_new_n1948___input_0_3 lut_$abc$128901$new_new_n1948___input_0_4 lut_$abc$128901$new_new_n1948___input_0_5 lut_$abc$128901$new_new_n1948___output_0_0 
000000 0
010000 0
110000 0
001000 0
101000 0
111000 0
000100 0
100100 0
110100 0
101100 0
010010 0
001010 0
011010 0
111010 0
000110 0
010110 0
110110 0
001110 0
101110 0
111110 0
100001 0
011001 0
010101 0
001101 0
011101 0
111101 0
000011 0
100011 0
110011 0
101011 0
100111 0
011111 0

.names __vpr__unconn1223 __vpr__unconn1224 lut_$abc$128901$new_new_n1936___input_0_2 lut_$abc$128901$new_new_n1936___input_0_3 lut_$abc$128901$new_new_n1936___input_0_4 lut_$abc$128901$new_new_n1936___output_0_0 
00010 1
00110 1
00011 1

.names lut_$abc$128901$new_new_n1943___input_0_0 lut_$abc$128901$new_new_n1943___input_0_1 lut_$abc$128901$new_new_n1943___input_0_2 lut_$abc$128901$new_new_n1943___input_0_3 lut_$abc$128901$new_new_n1943___input_0_4 lut_$abc$128901$new_new_n1943___output_0_0 
00000 1
00100 1
00010 1
10010 1
00110 1
10110 1
00001 1
00101 1
00011 1
10011 1
00111 1

.names lut_$abc$128901$new_new_n1934___input_0_0 lut_$abc$128901$new_new_n1934___input_0_1 lut_$abc$128901$new_new_n1934___input_0_2 lut_$abc$128901$new_new_n1934___input_0_3 lut_$abc$128901$new_new_n1934___input_0_4 lut_$abc$128901$new_new_n1934___output_0_0 
00000 0
01000 0
11000 0
01100 0
00010 0
10010 0
01010 0
11010 0
00110 0
01110 0
11110 0
11001 0
01101 0
01011 0
11111 0

.names lut_$abc$128901$new_new_n1935___input_0_0 lut_$abc$128901$new_new_n1935___input_0_1 lut_$abc$128901$new_new_n1935___input_0_2 lut_$abc$128901$new_new_n1935___input_0_3 lut_$abc$128901$new_new_n1935___input_0_4 lut_$abc$128901$new_new_n1935___output_0_0 
10100 0
00001 0
10001 0
11001 0
00101 0
10101 0
01101 0
11101 0
10011 0
00111 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[20]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[20]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[20]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[20]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[20]_output_0_0

.names __vpr__unconn1225 lut_$abc$128901$new_new_n1924___input_0_1 __vpr__unconn1226 lut_$abc$128901$new_new_n1924___input_0_3 lut_$abc$128901$new_new_n1924___input_0_4 lut_$abc$128901$new_new_n1924___output_0_0 
00000 1
00001 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[4]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[4]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[4]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[4]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[4]_output_0_0

.names lut_$abc$128901$new_new_n1925___input_0_0 lut_$abc$128901$new_new_n1925___input_0_1 __vpr__unconn1227 lut_$abc$128901$new_new_n1925___input_0_3 __vpr__unconn1228 lut_$abc$128901$new_new_n1925___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[19]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[19]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[19]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[19]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[3]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[3]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[3]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[3]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[3]_output_0_0

.names lut_$abc$128901$new_new_n1942___input_0_0 lut_$abc$128901$new_new_n1942___input_0_1 lut_$abc$128901$new_new_n1942___input_0_2 lut_$abc$128901$new_new_n1942___input_0_3 lut_$abc$128901$new_new_n1942___input_0_4 lut_$abc$128901$new_new_n1942___input_0_5 lut_$abc$128901$new_new_n1942___output_0_0 
000100 1
011100 1
010110 1
001110 1
000001 1
011001 1
000101 1
100101 1
011101 1
111101 1
010011 1
001011 1
010111 1
110111 1
001111 1
101111 1

.names lut_$abc$128901$abc$39355$li0098_li0098_input_0_0 lut_$abc$128901$abc$39355$li0098_li0098_input_0_1 lut_$abc$128901$abc$39355$li0098_li0098_input_0_2 lut_$abc$128901$abc$39355$li0098_li0098_input_0_3 lut_$abc$128901$abc$39355$li0098_li0098_input_0_4 lut_$abc$128901$abc$39355$li0098_li0098_output_0_0 
00000 0
01000 0
11000 0
11100 0
11010 0
00110 0
01110 0
11110 0
00001 0
10001 0
01001 0
10101 0
10011 0
00111 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[17]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[17]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[17]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[17]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[17]_output_0_0

.names lut_$abc$128901$new_new_n1537___input_0_0 lut_$abc$128901$new_new_n1537___input_0_1 lut_$abc$128901$new_new_n1537___input_0_2 lut_$abc$128901$new_new_n1537___input_0_3 lut_$abc$128901$new_new_n1537___input_0_4 lut_$abc$128901$new_new_n1537___input_0_5 lut_$abc$128901$new_new_n1537___output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
010100 0
101100 0
111100 0
000010 0
110010 0
101010 0
011010 0
100110 0
110110 0
001110 0
011110 0
100001 0
110001 0
001001 0
011001 0
100101 0
010101 0
001101 0
111101 0
000011 0
010011 0
101011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$abc$39355$li0088_li0088_input_0_0 lut_$abc$128901$abc$39355$li0088_li0088_input_0_1 lut_$abc$128901$abc$39355$li0088_li0088_input_0_2 lut_$abc$128901$abc$39355$li0088_li0088_input_0_3 lut_$abc$128901$abc$39355$li0088_li0088_input_0_4 lut_$abc$128901$abc$39355$li0088_li0088_output_0_0 
01000 0
10100 0
01100 0
11100 0
10010 0
01010 0
11010 0
01110 0
00001 0
00101 0
10101 0
11101 0
00011 0
10011 0
11011 0
00111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[16]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[16]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[16]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[16]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[16]_output_0_0

.names lut_$abc$128901$new_new_n2480___input_0_0 lut_$abc$128901$new_new_n2480___input_0_1 lut_$abc$128901$new_new_n2480___input_0_2 lut_$abc$128901$new_new_n2480___input_0_3 lut_$abc$128901$new_new_n2480___input_0_4 lut_$abc$128901$new_new_n2480___input_0_5 lut_$abc$128901$new_new_n2480___output_0_0 
011000 0
010100 0
110100 0
001100 0
011100 0
111100 0
011010 0
010110 0
110110 0
001110 0
011110 0
111110 0
110001 0
011001 0
111001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
011011 0
010111 0
110111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2429___input_0_0 lut_$abc$128901$new_new_n2429___input_0_1 lut_$abc$128901$new_new_n2429___input_0_2 lut_$abc$128901$new_new_n2429___input_0_3 lut_$abc$128901$new_new_n2429___input_0_4 lut_$abc$128901$new_new_n2429___output_0_0 
11000 1
10100 1
11100 1
01001 1
11001 1
00101 1
10101 1
01101 1
11101 1
11011 1
10111 1
11111 1

.names lut_$abc$128901$new_new_n2472___input_0_0 lut_$abc$128901$new_new_n2472___input_0_1 lut_$abc$128901$new_new_n2472___input_0_2 lut_$abc$128901$new_new_n2472___input_0_3 lut_$abc$128901$new_new_n2472___input_0_4 lut_$abc$128901$new_new_n2472___input_0_5 lut_$abc$128901$new_new_n2472___output_0_0 
000000 1
100000 1
010000 1
110000 1
000100 1
100100 1
010100 1
110100 1
000010 1
000110 1
100110 1
010110 1
110110 1
000001 1
000101 1
100101 1
010101 1
110101 1
000011 1
000111 1

.names __vpr__unconn1229 lut_$abc$128901$new_new_n2424___input_0_1 lut_$abc$128901$new_new_n2424___input_0_2 lut_$abc$128901$new_new_n2424___input_0_3 __vpr__unconn1230 lut_$abc$128901$new_new_n2424___output_0_0 
00000 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[44]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[44]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[44]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[44]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[29]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[29]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[29]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[29]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[29]_output_0_0

.names __vpr__unconn1231 lut_$abc$128901$new_new_n2428___input_0_1 lut_$abc$128901$new_new_n2428___input_0_2 __vpr__unconn1232 lut_$abc$128901$new_new_n2428___input_0_4 lut_$abc$128901$new_new_n2428___output_0_0 
00000 1
01000 1
00100 1
00001 1

.names lut_$abc$128901$abc$39355$li0501_li0501_input_0_0 lut_$abc$128901$abc$39355$li0501_li0501_input_0_1 __vpr__unconn1233 lut_$abc$128901$abc$39355$li0501_li0501_input_0_3 lut_$abc$128901$abc$39355$li0501_li0501_input_0_4 lut_$abc$128901$abc$39355$li0501_li0501_output_0_0 
10000 1
00010 1
10010 1
01010 1
00001 1
10001 1
01001 1
10011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[11]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[11]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[11]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[11]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[106]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[106]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[106]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[106]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[106]_output_0_0

.names lut_$abc$128901$new_new_n1615___input_0_0 lut_$abc$128901$new_new_n1615___input_0_1 lut_$abc$128901$new_new_n1615___input_0_2 lut_$abc$128901$new_new_n1615___input_0_3 lut_$abc$128901$new_new_n1615___input_0_4 lut_$abc$128901$new_new_n1615___input_0_5 lut_$abc$128901$new_new_n1615___output_0_0 
100000 0
010000 0
001000 0
101000 0
010100 0
110100 0
101100 0
011100 0
010010 0
110010 0
101010 0
011010 0
000110 0
110110 0
011110 0
111110 0
010001 0
110001 0
101001 0
011001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
000111 0
100111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[103]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[103]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[103]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[103]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[103]_output_0_0

.names __vpr__unconn1234 __vpr__unconn1235 lut_$abc$128901$new_new_n1614___input_0_2 lut_$abc$128901$new_new_n1614___input_0_3 lut_$abc$128901$new_new_n1614___input_0_4 lut_$abc$128901$new_new_n1614___output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[91]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[91]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[91]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[91]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[91]_output_0_0

.names __vpr__unconn1236 lut_$abc$128901$new_new_n1613___input_0_1 __vpr__unconn1237 lut_$abc$128901$new_new_n1613___input_0_3 lut_$abc$128901$new_new_n1613___input_0_4 lut_$abc$128901$new_new_n1613___output_0_0 
00000 1
01000 1
00010 1
00001 1

.names lut_$abc$128901$new_new_n1699___input_0_0 lut_$abc$128901$new_new_n1699___input_0_1 lut_$abc$128901$new_new_n1699___input_0_2 lut_$abc$128901$new_new_n1699___input_0_3 lut_$abc$128901$new_new_n1699___input_0_4 lut_$abc$128901$new_new_n1699___input_0_5 lut_$abc$128901$new_new_n1699___output_0_0 
110000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
001100 0
000010 0
111010 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
000001 0
111001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
000011 0
100011 0
010011 0
001011 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1619___input_0_0 lut_$abc$128901$new_new_n1619___input_0_1 lut_$abc$128901$new_new_n1619___input_0_2 lut_$abc$128901$new_new_n1619___input_0_3 lut_$abc$128901$new_new_n1619___input_0_4 lut_$abc$128901$new_new_n1619___input_0_5 lut_$abc$128901$new_new_n1619___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1680___input_0_0 lut_$abc$128901$new_new_n1680___input_0_1 lut_$abc$128901$new_new_n1680___input_0_2 lut_$abc$128901$new_new_n1680___input_0_3 lut_$abc$128901$new_new_n1680___input_0_4 lut_$abc$128901$new_new_n1680___input_0_5 lut_$abc$128901$new_new_n1680___output_0_0 
000000 1
000100 1
010100 1
001100 1
000010 1
011010 1
000110 1
010110 1
001110 1
011110 1
000101 1
010011 1
001011 1
000111 1
010111 1
001111 1
011111 1

.names lut_$abc$128901$new_new_n1689___input_0_0 lut_$abc$128901$new_new_n1689___input_0_1 lut_$abc$128901$new_new_n1689___input_0_2 lut_$abc$128901$new_new_n1689___input_0_3 lut_$abc$128901$new_new_n1689___input_0_4 lut_$abc$128901$new_new_n1689___input_0_5 lut_$abc$128901$new_new_n1689___output_0_0 
000000 1
100000 1
001000 1
101000 1
000100 1
100100 1
001100 1
101100 1
001010 1
101010 1
001110 1
101110 1
000001 1
100001 1
001001 1
101001 1
000101 1
100101 1
001101 1
101101 1
100011 1
001011 1
101011 1
000111 1
100111 1
001111 1
101111 1

.names __vpr__unconn1238 lut_$abc$128901$abc$39355$li0560_li0560_input_0_1 lut_$abc$128901$abc$39355$li0560_li0560_input_0_2 lut_$abc$128901$abc$39355$li0560_li0560_input_0_3 lut_$abc$128901$abc$39355$li0560_li0560_input_0_4 lut_$abc$128901$abc$39355$li0560_li0560_output_0_0 
00000 1
01000 1
00010 1
00110 1
00101 1
01101 1
00011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[16]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[16]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[16]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[16]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[48]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[48]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[48]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[48]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[48]_output_0_0

.names lut_$abc$128901$new_new_n1865___input_0_0 lut_$abc$128901$new_new_n1865___input_0_1 lut_$abc$128901$new_new_n1865___input_0_2 lut_$abc$128901$new_new_n1865___input_0_3 lut_$abc$128901$new_new_n1865___input_0_4 lut_$abc$128901$new_new_n1865___input_0_5 lut_$abc$128901$new_new_n1865___output_0_0 
100000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
011100 0
100010 0
010010 0
001010 0
011010 0
100110 0
010110 0
001110 0
011110 0
100001 0
110001 0
101001 0
011001 0
100101 0
110101 0
101101 0
011101 0
100011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1856___input_0_0 lut_$abc$128901$new_new_n1856___input_0_1 lut_$abc$128901$new_new_n1856___input_0_2 lut_$abc$128901$new_new_n1856___input_0_3 lut_$abc$128901$new_new_n1856___input_0_4 lut_$abc$128901$new_new_n1856___output_0_0 
11000 0
00100 0
10100 0
01100 0
10010 0
01010 0
11010 0
00110 0
00001 0
10001 0
01001 0
11101 0
00011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n1863___input_0_0 lut_$abc$128901$new_new_n1863___input_0_1 lut_$abc$128901$new_new_n1863___input_0_2 lut_$abc$128901$new_new_n1863___input_0_3 lut_$abc$128901$new_new_n1863___input_0_4 lut_$abc$128901$new_new_n1863___output_0_0 
11100 0
10110 0
01110 0
11110 0
11001 0
00101 0
10101 0
01101 0
11101 0
10011 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n1854___input_0_0 lut_$abc$128901$new_new_n1854___input_0_1 lut_$abc$128901$new_new_n1854___input_0_2 lut_$abc$128901$new_new_n1854___input_0_3 lut_$abc$128901$new_new_n1854___input_0_4 lut_$abc$128901$new_new_n1854___input_0_5 lut_$abc$128901$new_new_n1854___output_0_0 
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
110110 0
101110 0
011110 0
111110 0
110001 0
101001 0
011001 0
111001 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
111111 0

.names lut_$abc$128901$new_new_n1845___input_0_0 __vpr__unconn1239 lut_$abc$128901$new_new_n1845___input_0_2 lut_$abc$128901$new_new_n1845___input_0_3 __vpr__unconn1240 lut_$abc$128901$new_new_n1845___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[31]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[31]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[31]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[31]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[33]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[33]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[33]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[33]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[34]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[34]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[34]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[34]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[34]_output_0_0

.names lut_$abc$128901$new_new_n1853___input_0_0 lut_$abc$128901$new_new_n1853___input_0_1 lut_$abc$128901$new_new_n1853___input_0_2 lut_$abc$128901$new_new_n1853___input_0_3 lut_$abc$128901$new_new_n1853___input_0_4 lut_$abc$128901$new_new_n1853___input_0_5 lut_$abc$128901$new_new_n1853___output_0_0 
000000 1
101100 1
100110 1
001110 1
100001 1
001001 1
000011 1
101111 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[46]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[46]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[46]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[46]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[46]_output_0_0

.names __vpr__unconn1241 lut_$abc$128901$new_new_n1842___input_0_1 lut_$abc$128901$new_new_n1842___input_0_2 lut_$abc$128901$new_new_n1842___input_0_3 __vpr__unconn1242 lut_$abc$128901$new_new_n1842___output_0_0 
00000 1
01000 1
00100 1
00010 1

.names lut_$abc$128901$abc$39355$li0095_li0095_input_0_0 lut_$abc$128901$abc$39355$li0095_li0095_input_0_1 __vpr__unconn1243 lut_$abc$128901$abc$39355$li0095_li0095_input_0_3 __vpr__unconn1244 lut_$abc$128901$abc$39355$li0095_li0095_output_0_0 
00000 1
01000 1
11000 1
11010 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[14]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[14]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[14]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[14]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[5]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[5]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[5]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[5]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[5]_output_0_0

.names lut_$abc$128901$new_new_n2515___input_0_0 lut_$abc$128901$new_new_n2515___input_0_1 lut_$abc$128901$new_new_n2515___input_0_2 lut_$abc$128901$new_new_n2515___input_0_3 lut_$abc$128901$new_new_n2515___input_0_4 lut_$abc$128901$new_new_n2515___input_0_5 lut_$abc$128901$new_new_n2515___output_0_0 
100000 0
010000 0
001000 0
101000 0
010100 0
110100 0
101100 0
011100 0
010010 0
110010 0
101010 0
011010 0
000110 0
110110 0
011110 0
111110 0
010001 0
110001 0
101001 0
011001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
000111 0
100111 0
001111 0
111111 0

.names lut_$abc$128901$new_new_n2457___input_0_0 lut_$abc$128901$new_new_n2457___input_0_1 lut_$abc$128901$new_new_n2457___input_0_2 lut_$abc$128901$new_new_n2457___input_0_3 lut_$abc$128901$new_new_n2457___input_0_4 lut_$abc$128901$new_new_n2457___input_0_5 lut_$abc$128901$new_new_n2457___output_0_0 
000000 0
010000 0
110000 0
011000 0
000010 0
100010 0
010010 0
001010 0
010110 0
110110 0
011110 0
111110 0
000001 0
100001 0
010001 0
001001 0
010101 0
110101 0
011101 0
111101 0
000011 0
010011 0
110011 0
011011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2441___input_0_0 lut_$abc$128901$new_new_n2441___input_0_1 lut_$abc$128901$new_new_n2441___input_0_2 lut_$abc$128901$new_new_n2441___input_0_3 lut_$abc$128901$new_new_n2441___input_0_4 lut_$abc$128901$new_new_n2441___input_0_5 lut_$abc$128901$new_new_n2441___output_0_0 
000000 0
100000 0
110000 0
100100 0
000010 0
100010 0
010010 0
110010 0
101010 0
000110 0
100110 0
110110 0
000001 0
100001 0
010001 0
110001 0
101001 0
000101 0
100101 0
110101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
111011 0
000111 0
100111 0
010111 0
110111 0
101111 0

.names __vpr__unconn1245 lut_$abc$128901$new_new_n2437___input_0_1 lut_$abc$128901$new_new_n2437___input_0_2 __vpr__unconn1246 lut_$abc$128901$new_new_n2437___input_0_4 lut_$abc$128901$new_new_n2437___output_0_0 
00000 1
01000 1
00100 1
00001 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[46]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[46]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[46]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[46]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[46]_output_0_0

.names lut_$abc$128901$abc$39355$li0085_li0085_input_0_0 lut_$abc$128901$abc$39355$li0085_li0085_input_0_1 lut_$abc$128901$abc$39355$li0085_li0085_input_0_2 lut_$abc$128901$abc$39355$li0085_li0085_input_0_3 __vpr__unconn1247 lut_$abc$128901$abc$39355$li0085_li0085_output_0_0 
00000 1
01000 1
11000 1
00100 1
10100 1
01100 1
11010 1
10110 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[13]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[13]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[13]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[13]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[20]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[20]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[20]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[20]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[45]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[45]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[45]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[45]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[30]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[30]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[30]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[30]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[30]_output_0_0

.names lut_$abc$128901$new_new_n2430___input_0_0 lut_$abc$128901$new_new_n2430___input_0_1 lut_$abc$128901$new_new_n2430___input_0_2 lut_$abc$128901$new_new_n2430___input_0_3 lut_$abc$128901$new_new_n2430___input_0_4 lut_$abc$128901$new_new_n2430___input_0_5 lut_$abc$128901$new_new_n2430___output_0_0 
100000 0
010000 0
101000 0
011000 0
000100 0
110100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
001011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$abc$39355$li0500_li0500_input_0_0 lut_$abc$128901$abc$39355$li0500_li0500_input_0_1 lut_$abc$128901$abc$39355$li0500_li0500_input_0_2 __vpr__unconn1248 lut_$abc$128901$abc$39355$li0500_li0500_input_0_4 lut_$abc$128901$abc$39355$li0500_li0500_output_0_0 
00000 1
01000 1
11000 1
00100 1
10100 1
01100 1
11001 1
10101 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[10]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[10]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[10]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[10]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[105]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[105]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[105]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[105]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[105]_output_0_0

.names lut_$abc$128901$new_new_n1684___input_0_0 lut_$abc$128901$new_new_n1684___input_0_1 lut_$abc$128901$new_new_n1684___input_0_2 lut_$abc$128901$new_new_n1684___input_0_3 lut_$abc$128901$new_new_n1684___input_0_4 lut_$abc$128901$new_new_n1684___input_0_5 lut_$abc$128901$new_new_n1684___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1692___input_0_0 lut_$abc$128901$new_new_n1692___input_0_1 lut_$abc$128901$new_new_n1692___input_0_2 lut_$abc$128901$new_new_n1692___input_0_3 lut_$abc$128901$new_new_n1692___input_0_4 lut_$abc$128901$new_new_n1692___output_0_0 
11000 0
10100 0
01100 0
11100 0
11010 0
01110 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11101 0
01011 0
11111 0

.names lut_$abc$128901$new_new_n1693___input_0_0 lut_$abc$128901$new_new_n1693___input_0_1 lut_$abc$128901$new_new_n1693___input_0_2 lut_$abc$128901$new_new_n1693___input_0_3 lut_$abc$128901$new_new_n1693___input_0_4 lut_$abc$128901$new_new_n1693___output_0_0 
01000 0
00010 0
10010 0
01010 0
11010 0
00110 0
01110 0
11110 0
00011 0
01011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[104]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[104]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[104]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[104]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[104]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[90]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[90]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[90]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[90]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[90]_output_0_0

.names lut_$abc$128901$new_new_n1676___input_0_0 __vpr__unconn1249 __vpr__unconn1250 lut_$abc$128901$new_new_n1676___input_0_3 lut_$abc$128901$new_new_n1676___input_0_4 lut_$abc$128901$new_new_n1676___output_0_0 
00000 1
10000 1
00010 1
00001 1

.names lut_$abc$128901$new_new_n1675___input_0_0 __vpr__unconn1251 __vpr__unconn1252 lut_$abc$128901$new_new_n1675___input_0_3 lut_$abc$128901$new_new_n1675___input_0_4 lut_$abc$128901$new_new_n1675___output_0_0 
10000 1
00010 1
10010 1
00001 1
10001 1
00011 1

.names lut_$abc$128901$new_new_n1694___input_0_0 lut_$abc$128901$new_new_n1694___input_0_1 lut_$abc$128901$new_new_n1694___input_0_2 lut_$abc$128901$new_new_n1694___input_0_3 lut_$abc$128901$new_new_n1694___input_0_4 lut_$abc$128901$new_new_n1694___output_0_0 
00100 1
10100 1
01100 1
11100 1
00110 1
10110 1
00101 1
10101 1
01101 1
00111 1
10111 1
01111 1

.names lut_$abc$128901$new_new_n1683___input_0_0 __vpr__unconn1253 __vpr__unconn1254 lut_$abc$128901$new_new_n1683___input_0_3 lut_$abc$128901$new_new_n1683___input_0_4 lut_$abc$128901$new_new_n1683___output_0_0 
00010 1
10010 1
10001 1
10011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[103]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[103]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[103]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[103]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[103]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[88]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[88]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[88]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[88]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[88]_output_0_0

.names lut_$abc$128901$new_new_n1677___input_0_0 lut_$abc$128901$new_new_n1677___input_0_1 lut_$abc$128901$new_new_n1677___input_0_2 lut_$abc$128901$new_new_n1677___input_0_3 lut_$abc$128901$new_new_n1677___input_0_4 lut_$abc$128901$new_new_n1677___input_0_5 lut_$abc$128901$new_new_n1677___output_0_0 
100000 0
010000 0
001000 0
011000 0
100100 0
010100 0
001100 0
011100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
100001 0
110001 0
001001 0
011001 0
100101 0
110101 0
001101 0
011101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0

.names lut_$abc$128901$abc$39355$li0536_li0536_input_0_0 lut_$abc$128901$abc$39355$li0536_li0536_input_0_1 lut_$abc$128901$abc$39355$li0536_li0536_input_0_2 lut_$abc$128901$abc$39355$li0536_li0536_input_0_3 __vpr__unconn1255 lut_$abc$128901$abc$39355$li0536_li0536_output_0_0 
10000 1
01000 1
10100 1
01100 1
00010 1
10010 1
01010 1
11010 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[12]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[12]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[12]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[12]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[76]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[76]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[76]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[76]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[76]_output_0_0

.names lut_$abc$128901$new_new_n1766___input_0_0 __vpr__unconn1256 lut_$abc$128901$new_new_n1766___input_0_2 lut_$abc$128901$new_new_n1766___input_0_3 __vpr__unconn1257 lut_$abc$128901$new_new_n1766___output_0_0 
10000 1
00010 1
10010 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[61]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[61]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[61]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[61]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[61]_output_0_0

.names lut_$abc$128901$new_new_n1765___input_0_0 lut_$abc$128901$new_new_n1765___input_0_1 lut_$abc$128901$new_new_n1765___input_0_2 lut_$abc$128901$new_new_n1765___input_0_3 lut_$abc$128901$new_new_n1765___input_0_4 lut_$abc$128901$new_new_n1765___input_0_5 lut_$abc$128901$new_new_n1765___output_0_0 
101100 1
011100 1
001110 1
111110 1
101001 1
011001 1
100101 1
010101 1
101101 1
011101 1
001011 1
111011 1
000111 1
110111 1
001111 1
111111 1

.names lut_$abc$128901$abc$39355$li0516_li0516_input_0_0 lut_$abc$128901$abc$39355$li0516_li0516_input_0_1 lut_$abc$128901$abc$39355$li0516_li0516_input_0_2 lut_$abc$128901$abc$39355$li0516_li0516_input_0_3 lut_$abc$128901$abc$39355$li0516_li0516_input_0_4 lut_$abc$128901$abc$39355$li0516_li0516_output_0_0 
00000 0
01000 0
10100 0
11100 0
01010 0
11010 0
01110 0
11110 0
00001 0
01001 0
10101 0
11101 0
00011 0
10011 0
00111 0
10111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[10]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[10]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[10]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[10]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[60]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[60]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[60]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[60]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[60]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[59]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[59]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[59]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[59]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[59]_output_0_0

.names lut_$abc$128901$new_new_n1754___input_0_0 lut_$abc$128901$new_new_n1754___input_0_1 lut_$abc$128901$new_new_n1754___input_0_2 lut_$abc$128901$new_new_n1754___input_0_3 lut_$abc$128901$new_new_n1754___input_0_4 lut_$abc$128901$new_new_n1754___input_0_5 lut_$abc$128901$new_new_n1754___output_0_0 
100000 0
010000 0
001000 0
111000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$abc$39355$li0515_li0515_input_0_0 lut_$abc$128901$abc$39355$li0515_li0515_input_0_1 __vpr__unconn1258 lut_$abc$128901$abc$39355$li0515_li0515_input_0_3 lut_$abc$128901$abc$39355$li0515_li0515_input_0_4 lut_$abc$128901$abc$39355$li0515_li0515_output_0_0 
00000 1
01000 1
11000 1
10010 1
01010 1
11010 1
00001 1
10011 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[9]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[9]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[9]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[9]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[75]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[75]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[75]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[75]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[75]_output_0_0

.names __vpr__unconn1259 lut_$abc$128901$new_new_n1749___input_0_1 __vpr__unconn1260 lut_$abc$128901$new_new_n1749___input_0_3 lut_$abc$128901$new_new_n1749___input_0_4 lut_$abc$128901$new_new_n1749___output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[74]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[74]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[74]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[74]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[74]_output_0_0

.names lut_$abc$128901$abc$39355$li0089_li0089_input_0_0 lut_$abc$128901$abc$39355$li0089_li0089_input_0_1 lut_$abc$128901$abc$39355$li0089_li0089_input_0_2 __vpr__unconn1261 __vpr__unconn1262 lut_$abc$128901$abc$39355$li0089_li0089_output_0_0 
00000 1
10000 1
11000 1
00100 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[17]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[17]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[17]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[17]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[52]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[52]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[52]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[52]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[52]_output_0_0

.names lut_$abc$128901$new_new_n2489___input_0_0 lut_$abc$128901$new_new_n2489___input_0_1 lut_$abc$128901$new_new_n2489___input_0_2 lut_$abc$128901$new_new_n2489___input_0_3 lut_$abc$128901$new_new_n2489___input_0_4 lut_$abc$128901$new_new_n2489___input_0_5 lut_$abc$128901$new_new_n2489___output_0_0 
000000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
111100 0
110010 0
001010 0
101010 0
011010 0
000110 0
101110 0
011110 0
111110 0
110001 0
001001 0
101001 0
011001 0
000101 0
101101 0
011101 0
111101 0
100011 0
010011 0
110011 0
001011 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2492___input_0_0 lut_$abc$128901$new_new_n2492___input_0_1 lut_$abc$128901$new_new_n2492___input_0_2 lut_$abc$128901$new_new_n2492___input_0_3 lut_$abc$128901$new_new_n2492___input_0_4 lut_$abc$128901$new_new_n2492___input_0_5 lut_$abc$128901$new_new_n2492___output_0_0 
000000 0
101000 0
011000 0
111000 0
110100 0
001100 0
101100 0
011100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
110001 0
001001 0
101001 0
011001 0
100101 0
010101 0
110101 0
001101 0
000011 0
101011 0
011011 0
111011 0
110111 0
001111 0
101111 0
011111 0

.names __vpr__unconn1263 lut_$abc$128901$new_new_n2491___input_0_1 lut_$abc$128901$new_new_n2491___input_0_2 lut_$abc$128901$new_new_n2491___input_0_3 __vpr__unconn1264 lut_$abc$128901$new_new_n2491___output_0_0 
00000 1
01100 1
01010 1
00110 1

.names lut_$abc$128901$new_new_n2488___input_0_0 __vpr__unconn1265 lut_$abc$128901$new_new_n2488___input_0_2 __vpr__unconn1266 lut_$abc$128901$new_new_n2488___input_0_4 lut_$abc$128901$new_new_n2488___output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[36]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[36]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[36]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[36]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[51]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[51]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[51]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[51]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[51]_output_0_0

.names lut_$abc$128901$new_new_n2487___input_0_0 __vpr__unconn1267 lut_$abc$128901$new_new_n2487___input_0_2 __vpr__unconn1268 lut_$abc$128901$new_new_n2487___input_0_4 lut_$abc$128901$new_new_n2487___output_0_0 
00000 1
10000 1
00100 1
00001 1

.names lut_$abc$128901$new_new_n2468___input_0_0 __vpr__unconn1269 lut_$abc$128901$new_new_n2468___input_0_2 __vpr__unconn1270 lut_$abc$128901$new_new_n2468___input_0_4 lut_$abc$128901$new_new_n2468___output_0_0 
00000 1
10100 1
10001 1
00101 1

.names lut_$abc$128901$new_new_n2482___input_0_0 lut_$abc$128901$new_new_n2482___input_0_1 lut_$abc$128901$new_new_n2482___input_0_2 lut_$abc$128901$new_new_n2482___input_0_3 lut_$abc$128901$new_new_n2482___input_0_4 lut_$abc$128901$new_new_n2482___output_0_0 
01000 0
00001 0
10001 0
01001 0
11001 0
00101 0
01101 0
11101 0
00011 0
01011 0
11011 0
01111 0

.names lut_$abc$128901$new_new_n2483___input_0_0 lut_$abc$128901$new_new_n2483___input_0_1 lut_$abc$128901$new_new_n2483___input_0_2 lut_$abc$128901$new_new_n2483___input_0_3 lut_$abc$128901$new_new_n2483___input_0_4 lut_$abc$128901$new_new_n2483___output_0_0 
10000 0
00100 0
10100 0
11100 0
00010 0
10010 0
11010 0
00110 0
10110 0
01110 0
11110 0
10001 0
00101 0
00011 0
10111 0

.names lut_$abc$128901$abc$39355$li0069_li0069_input_0_0 lut_$abc$128901$abc$39355$li0069_li0069_input_0_1 __vpr__unconn1271 lut_$abc$128901$abc$39355$li0069_li0069_input_0_3 lut_$abc$128901$abc$39355$li0069_li0069_input_0_4 lut_$abc$128901$abc$39355$li0069_li0069_output_0_0 
10000 1
00010 1
10010 1
01010 1
00001 1
10001 1
01001 1
10011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[15]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[15]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[15]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[15]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[37]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[37]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[37]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[37]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[37]_output_0_0

.names lut_$abc$128901$abc$39355$li0559_li0559_input_0_0 lut_$abc$128901$abc$39355$li0559_li0559_input_0_1 lut_$abc$128901$abc$39355$li0559_li0559_input_0_2 __vpr__unconn1272 __vpr__unconn1273 lut_$abc$128901$abc$39355$li0559_li0559_output_0_0 
00000 1
10000 1
01000 1
10100 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[15]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[15]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[15]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[15]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[18]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[18]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[18]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[18]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[18]_output_0_0

.names lut_$abc$128901$new_new_n1861___input_0_0 lut_$abc$128901$new_new_n1861___input_0_1 lut_$abc$128901$new_new_n1861___input_0_2 lut_$abc$128901$new_new_n1861___input_0_3 lut_$abc$128901$new_new_n1861___input_0_4 lut_$abc$128901$new_new_n1861___input_0_5 lut_$abc$128901$new_new_n1861___output_0_0 
100000 0
001000 0
101000 0
111000 0
000100 0
010100 0
110100 0
011100 0
100010 0
011010 0
000110 0
010110 0
110110 0
001110 0
101110 0
111110 0
100001 0
011001 0
000101 0
010101 0
110101 0
001101 0
101101 0
111101 0
000011 0
010011 0
110011 0
011011 0
100111 0
001111 0
101111 0
111111 0

.names lut_$abc$128901$new_new_n1859___input_0_0 lut_$abc$128901$new_new_n1859___input_0_1 lut_$abc$128901$new_new_n1859___input_0_2 lut_$abc$128901$new_new_n1859___input_0_3 lut_$abc$128901$new_new_n1859___input_0_4 lut_$abc$128901$new_new_n1859___input_0_5 lut_$abc$128901$new_new_n1859___output_0_0 
100000 0
011000 0
010100 0
001100 0
011100 0
111100 0
000010 0
100010 0
010010 0
001010 0
000110 0
111110 0
000001 0
010001 0
110001 0
001001 0
101001 0
111001 0
000101 0
100101 0
110101 0
101101 0
110011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1919___input_0_0 lut_$abc$128901$new_new_n1919___input_0_1 lut_$abc$128901$new_new_n1919___input_0_2 lut_$abc$128901$new_new_n1919___input_0_3 lut_$abc$128901$new_new_n1919___input_0_4 lut_$abc$128901$new_new_n1919___input_0_5 lut_$abc$128901$new_new_n1919___output_0_0 
100000 0
010000 0
011000 0
111000 0
000100 0
110100 0
001100 0
101100 0
000010 0
100010 0
101010 0
011010 0
010110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
101001 0
100101 0
010101 0
011101 0
111101 0
010011 0
110011 0
001011 0
111011 0
000111 0
100111 0
101111 0
011111 0

.names lut_$abc$128901$abc$39355$li0558_li0558_input_0_0 lut_$abc$128901$abc$39355$li0558_li0558_input_0_1 lut_$abc$128901$abc$39355$li0558_li0558_input_0_2 lut_$abc$128901$abc$39355$li0558_li0558_input_0_3 lut_$abc$128901$abc$39355$li0558_li0558_input_0_4 lut_$abc$128901$abc$39355$li0558_li0558_input_0_5 lut_$abc$128901$abc$39355$li0558_li0558_output_0_0 
000000 0
100000 0
010000 0
011000 0
000100 0
100100 0
110100 0
111100 0
010010 0
001010 0
101010 0
011010 0
110110 0
001110 0
101110 0
111110 0
000001 0
100001 0
110001 0
111001 0
000101 0
100101 0
010101 0
011101 0
110011 0
001011 0
101011 0
111011 0
010111 0
001111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[14]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[14]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[14]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[14]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[14]_output_0_0

.names lut_$abc$128901$new_new_n1931___input_0_0 lut_$abc$128901$new_new_n1931___input_0_1 lut_$abc$128901$new_new_n1931___input_0_2 lut_$abc$128901$new_new_n1931___input_0_3 lut_$abc$128901$new_new_n1931___input_0_4 lut_$abc$128901$new_new_n1931___input_0_5 lut_$abc$128901$new_new_n1931___output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
110100 0
001100 0
111100 0
100010 0
010010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
101101 0
011101 0
000011 0
110011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1914___input_0_0 lut_$abc$128901$new_new_n1914___input_0_1 __vpr__unconn1274 lut_$abc$128901$new_new_n1914___input_0_3 __vpr__unconn1275 lut_$abc$128901$new_new_n1914___output_0_0 
00000 1
11000 1
10010 1
01010 1

.names __vpr__unconn1276 __vpr__unconn1277 lut_$abc$128901$new_new_n1912___input_0_2 __vpr__unconn1278 lut_$abc$128901$new_new_n1912___input_0_4 lut_$abc$128901$new_new_n1912___output_0_0 
00101 1

.names lut_$abc$128901$new_new_n1920___input_0_0 lut_$abc$128901$new_new_n1920___input_0_1 lut_$abc$128901$new_new_n1920___input_0_2 lut_$abc$128901$new_new_n1920___input_0_3 lut_$abc$128901$new_new_n1920___input_0_4 lut_$abc$128901$new_new_n1920___input_0_5 lut_$abc$128901$new_new_n1920___output_0_0 
100000 0
001000 0
011000 0
111000 0
100100 0
110100 0
001100 0
011100 0
100010 0
110010 0
001010 0
011010 0
000110 0
100110 0
110110 0
011110 0
100001 0
110001 0
001001 0
011001 0
000101 0
100101 0
110101 0
011101 0
000011 0
100011 0
110011 0
011011 0
000111 0
100111 0
010111 0
110111 0

.names lut_$abc$128901$abc$39355$li0049_li0049_input_0_0 lut_$abc$128901$abc$39355$li0049_li0049_input_0_1 lut_$abc$128901$abc$39355$li0049_li0049_input_0_2 lut_$abc$128901$abc$39355$li0049_li0049_input_0_3 __vpr__unconn1279 lut_$abc$128901$abc$39355$li0049_li0049_output_0_0 
00000 1
10000 1
01000 1
10100 1
10010 1
00110 1
10110 1
01110 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[11]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[11]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[11]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[11]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[78]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[78]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[78]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[78]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[78]_output_0_0

.names lut_$abc$128901$new_new_n2300___input_0_0 lut_$abc$128901$new_new_n2300___input_0_1 lut_$abc$128901$new_new_n2300___input_0_2 lut_$abc$128901$new_new_n2300___input_0_3 lut_$abc$128901$new_new_n2300___input_0_4 lut_$abc$128901$new_new_n2300___input_0_5 lut_$abc$128901$new_new_n2300___output_0_0 
000000 0
010000 0
110000 0
011000 0
100100 0
001100 0
101100 0
111100 0
010010 0
101010 0
000110 0
100110 0
110110 0
001110 0
011110 0
111110 0
010001 0
101001 0
000101 0
100101 0
110101 0
001101 0
011101 0
111101 0
100011 0
001011 0
101011 0
111011 0
000111 0
010111 0
110111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[62]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[62]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[62]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[62]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[62]_output_0_0

.names lut_$abc$128901$new_new_n2298___input_0_0 lut_$abc$128901$new_new_n2298___input_0_1 lut_$abc$128901$new_new_n2298___input_0_2 __vpr__unconn1280 __vpr__unconn1281 lut_$abc$128901$new_new_n2298___output_0_0 
00000 1
10000 1
01000 1
00100 1

.names lut_$abc$128901$new_new_n2309___input_0_0 lut_$abc$128901$new_new_n2309___input_0_1 lut_$abc$128901$new_new_n2309___input_0_2 lut_$abc$128901$new_new_n2309___input_0_3 lut_$abc$128901$new_new_n2309___input_0_4 lut_$abc$128901$new_new_n2309___output_0_0 
10000 0
00100 0
10100 0
11100 0
10010 0
00110 0
00001 0
10001 0
11001 0
00101 0
10101 0
01101 0
11101 0
00011 0
10111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[63]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[63]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[63]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[63]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[63]_output_0_0

.names __vpr__unconn1282 lut_$abc$128901$new_new_n2299___input_0_1 __vpr__unconn1283 lut_$abc$128901$new_new_n2299___input_0_3 lut_$abc$128901$new_new_n2299___input_0_4 lut_$abc$128901$new_new_n2299___output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[77]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[77]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[77]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[77]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[77]_output_0_0

.names lut_$abc$128901$new_new_n2372___input_0_0 lut_$abc$128901$new_new_n2372___input_0_1 __vpr__unconn1284 lut_$abc$128901$new_new_n2372___input_0_3 __vpr__unconn1285 lut_$abc$128901$new_new_n2372___output_0_0 
00000 1
11000 1
10010 1
01010 1

.names lut_$abc$128901$new_new_n2361___input_0_0 lut_$abc$128901$new_new_n2361___input_0_1 lut_$abc$128901$new_new_n2361___input_0_2 lut_$abc$128901$new_new_n2361___input_0_3 lut_$abc$128901$new_new_n2361___input_0_4 lut_$abc$128901$new_new_n2361___output_0_0 
01000 0
11000 0
10100 0
01100 0
00010 0
10010 0
00110 0
11110 0
10001 0
01001 0
00101 0
10101 0
00011 0
11011 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n2360___input_0_0 __vpr__unconn1286 lut_$abc$128901$new_new_n2360___input_0_2 __vpr__unconn1287 lut_$abc$128901$new_new_n2360___input_0_4 lut_$abc$128901$new_new_n2360___output_0_0 
00000 1
10100 1
10001 1
00101 1

.names lut_$abc$128901$new_new_n2373___input_0_0 lut_$abc$128901$new_new_n2373___input_0_1 lut_$abc$128901$new_new_n2373___input_0_2 lut_$abc$128901$new_new_n2373___input_0_3 lut_$abc$128901$new_new_n2373___input_0_4 lut_$abc$128901$new_new_n2373___input_0_5 lut_$abc$128901$new_new_n2373___output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
001100 0
111010 0
010110 0
110110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
001001 0
101001 0
000101 0
110011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names __vpr__unconn1288 lut_$abc$128901$abc$39355$li0063_li0063_input_0_1 lut_$abc$128901$abc$39355$li0063_li0063_input_0_2 lut_$abc$128901$abc$39355$li0063_li0063_input_0_3 lut_$abc$128901$abc$39355$li0063_li0063_input_0_4 lut_$abc$128901$abc$39355$li0063_li0063_output_0_0 
00000 1
00100 1
01100 1
00010 1
01001 1
00101 1
01101 1
01011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[9]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[9]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[9]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[9]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[46]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[46]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[46]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[46]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[46]_output_0_0

.names lut_$abc$128901$new_new_n2444___input_0_0 lut_$abc$128901$new_new_n2444___input_0_1 __vpr__unconn1289 lut_$abc$128901$new_new_n2444___input_0_3 __vpr__unconn1290 lut_$abc$128901$new_new_n2444___output_0_0 
00000 1
10000 1
01000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[32]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[32]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[32]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[32]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[32]_output_0_0

.names lut_$abc$128901$new_new_n2449___input_0_0 lut_$abc$128901$new_new_n2449___input_0_1 lut_$abc$128901$new_new_n2449___input_0_2 lut_$abc$128901$new_new_n2449___input_0_3 lut_$abc$128901$new_new_n2449___input_0_4 lut_$abc$128901$new_new_n2449___input_0_5 lut_$abc$128901$new_new_n2449___output_0_0 
000000 1
100000 1
001000 1
000100 1
001100 1
000010 1
100010 1
001010 1
101010 1
000110 1
100110 1
001110 1
101110 1
000001 1
100001 1
000011 1
100011 1
001011 1
000111 1
001111 1

.names lut_$abc$128901$new_new_n2443___input_0_0 lut_$abc$128901$new_new_n2443___input_0_1 lut_$abc$128901$new_new_n2443___input_0_2 lut_$abc$128901$new_new_n2443___input_0_3 lut_$abc$128901$new_new_n2443___input_0_4 lut_$abc$128901$new_new_n2443___input_0_5 lut_$abc$128901$new_new_n2443___output_0_0 
110000 0
101000 0
010100 0
110100 0
001100 0
101100 0
100010 0
111010 0
000110 0
100110 0
011110 0
111110 0
010001 0
110001 0
001001 0
101001 0
100101 0
010101 0
110101 0
001101 0
101101 0
111101 0
000011 0
100011 0
011011 0
111011 0
000111 0
100111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2431___input_0_0 lut_$abc$128901$new_new_n2431___input_0_1 lut_$abc$128901$new_new_n2431___input_0_2 lut_$abc$128901$new_new_n2431___input_0_3 lut_$abc$128901$new_new_n2431___input_0_4 lut_$abc$128901$new_new_n2431___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1
00010 1
10010 1
00110 1
00001 1
10001 1
00101 1

.names lut_$abc$128901$new_new_n2432___input_0_0 lut_$abc$128901$new_new_n2432___input_0_1 lut_$abc$128901$new_new_n2432___input_0_2 lut_$abc$128901$new_new_n2432___input_0_3 lut_$abc$128901$new_new_n2432___input_0_4 lut_$abc$128901$new_new_n2432___output_0_0 
11111 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[45]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[45]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[45]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[45]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[45]_output_0_0

.names lut_$abc$128901$abc$39355$li0064_li0064_input_0_0 __vpr__unconn1291 lut_$abc$128901$abc$39355$li0064_li0064_input_0_2 lut_$abc$128901$abc$39355$li0064_li0064_input_0_3 lut_$abc$128901$abc$39355$li0064_li0064_input_0_4 lut_$abc$128901$abc$39355$li0064_li0064_output_0_0 
10000 1
10010 1
00110 1
10110 1
10001 1
00101 1
10101 1
10011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[10]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[10]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[10]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[10]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[30]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[30]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[30]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[30]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[44]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[44]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[44]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[44]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[31]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[31]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[31]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[31]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[31]_output_0_0

.names lut_$abc$128901$new_new_n2435___input_0_0 lut_$abc$128901$new_new_n2435___input_0_1 __vpr__unconn1292 __vpr__unconn1293 lut_$abc$128901$new_new_n2435___input_0_4 lut_$abc$128901$new_new_n2435___output_0_0 
00000 1
11000 1
10001 1
01001 1

.names __vpr__unconn1294 lut_$abc$128901$abc$39355$li0572_li0572_input_0_1 lut_$abc$128901$abc$39355$li0572_li0572_input_0_2 lut_$abc$128901$abc$39355$li0572_li0572_input_0_3 lut_$abc$128901$abc$39355$li0572_li0572_input_0_4 lut_$abc$128901$abc$39355$li0572_li0572_output_0_0 
00000 1
01000 1
00100 1
00110 1
00101 1
00011 1
01011 1
00111 1

.subckt dffre \
    C=dffre_$iopadmap$dcto[5]_clock_0_0 \
    D=dffre_$iopadmap$dcto[5]_input_0_0 \
    E=dffre_$iopadmap$dcto[5]_input_2_0 \
    R=dffre_$iopadmap$dcto[5]_input_1_0 \
    Q=dffre_$iopadmap$dcto[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[5]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[5]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[5]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[5]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[5]_output_0_0

.names lut_$abc$128901$new_new_n1941___input_0_0 lut_$abc$128901$new_new_n1941___input_0_1 lut_$abc$128901$new_new_n1941___input_0_2 lut_$abc$128901$new_new_n1941___input_0_3 lut_$abc$128901$new_new_n1941___input_0_4 lut_$abc$128901$new_new_n1941___input_0_5 lut_$abc$128901$new_new_n1941___output_0_0 
000000 0
010000 0
101000 0
011000 0
100100 0
010100 0
101100 0
111100 0
000010 0
110010 0
001010 0
011010 0
000110 0
010110 0
101110 0
011110 0
000001 0
110001 0
001001 0
011001 0
000101 0
010101 0
101101 0
011101 0
100011 0
110011 0
001011 0
111011 0
000111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[20]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[20]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[20]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[20]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[20]_output_0_0

.names lut_$abc$128901$new_new_n1939___input_0_0 lut_$abc$128901$new_new_n1939___input_0_1 __vpr__unconn1295 lut_$abc$128901$new_new_n1939___input_0_3 __vpr__unconn1296 lut_$abc$128901$new_new_n1939___output_0_0 
00000 1
10000 1
11000 1
10010 1

.names lut_$abc$128901$new_new_n1930___input_0_0 lut_$abc$128901$new_new_n1930___input_0_1 lut_$abc$128901$new_new_n1930___input_0_2 lut_$abc$128901$new_new_n1930___input_0_3 lut_$abc$128901$new_new_n1930___input_0_4 lut_$abc$128901$new_new_n1930___input_0_5 lut_$abc$128901$new_new_n1930___output_0_0 
100000 0
010000 0
001000 0
101000 0
011000 0
111000 0
000100 0
110100 0
001100 0
101100 0
011100 0
111100 0
100010 0
010010 0
101010 0
011010 0
000110 0
110110 0
001110 0
111110 0
100001 0
010001 0
101001 0
011001 0
000101 0
110101 0
001101 0
111101 0
101011 0
011011 0
001111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[18]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[18]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[18]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[18]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[21]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[21]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[21]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[21]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[21]_output_0_0

.names lut_$abc$128901$new_new_n1922___input_0_0 lut_$abc$128901$new_new_n1922___input_0_1 lut_$abc$128901$new_new_n1922___input_0_2 lut_$abc$128901$new_new_n1922___input_0_3 lut_$abc$128901$new_new_n1922___input_0_4 lut_$abc$128901$new_new_n1922___input_0_5 lut_$abc$128901$new_new_n1922___output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
010100 0
101100 0
111100 0
100010 0
110010 0
001010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
110101 0
001101 0
011101 0
000011 0
010011 0
101011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[3]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[3]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[3]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[3]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[3]_output_0_0

.names __vpr__unconn1297 lut_$abc$128901$new_new_n1921___input_0_1 __vpr__unconn1298 lut_$abc$128901$new_new_n1921___input_0_3 lut_$abc$128901$new_new_n1921___input_0_4 lut_$abc$128901$new_new_n1921___output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[4]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[4]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[4]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[4]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[19]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[19]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[19]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[19]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[19]_output_0_0

.names lut_$abc$128901$abc$39355$li0498_li0498_input_0_0 lut_$abc$128901$abc$39355$li0498_li0498_input_0_1 lut_$abc$128901$abc$39355$li0498_li0498_input_0_2 __vpr__unconn1299 lut_$abc$128901$abc$39355$li0498_li0498_input_0_4 lut_$abc$128901$abc$39355$li0498_li0498_output_0_0 
00000 1
01000 1
11000 1
00100 1
10100 1
01100 1
11001 1
10101 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[8]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[8]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[8]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[8]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[102]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[102]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[102]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[102]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[102]_output_0_0

.names lut_$abc$128901$new_new_n1592___input_0_0 lut_$abc$128901$new_new_n1592___input_0_1 lut_$abc$128901$new_new_n1592___input_0_2 lut_$abc$128901$new_new_n1592___input_0_3 lut_$abc$128901$new_new_n1592___input_0_4 lut_$abc$128901$new_new_n1592___input_0_5 lut_$abc$128901$new_new_n1592___output_0_0 
000000 0
100000 0
101000 0
000100 0
100100 0
110100 0
001100 0
101100 0
100010 0
000110 0
100110 0
101110 0
000001 0
100001 0
110001 0
001001 0
101001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
111101 0
000011 0
100011 0
101011 0
000111 0
100111 0
110111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n1585___input_0_0 lut_$abc$128901$new_new_n1585___input_0_1 __vpr__unconn1300 __vpr__unconn1301 lut_$abc$128901$new_new_n1585___input_0_4 lut_$abc$128901$new_new_n1585___output_0_0 
00000 1
11000 1
10001 1
01001 1

.names __vpr__unconn1302 __vpr__unconn1303 lut_$abc$128901$new_new_n1656___input_0_2 lut_$abc$128901$new_new_n1656___input_0_3 __vpr__unconn1304 lut_$abc$128901$new_new_n1656___output_0_0 
00110 1

.names lut_$abc$128901$abc$39355$li0495_li0495_input_0_0 lut_$abc$128901$abc$39355$li0495_li0495_input_0_1 lut_$abc$128901$abc$39355$li0495_li0495_input_0_2 lut_$abc$128901$abc$39355$li0495_li0495_input_0_3 lut_$abc$128901$abc$39355$li0495_li0495_input_0_4 lut_$abc$128901$abc$39355$li0495_li0495_output_0_0 
01000 0
11000 0
01100 0
11100 0
01010 0
11010 0
01110 0
11110 0
10001 0
11001 0
00101 0
01101 0
00011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[5]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[5]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[5]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[5]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[5]_output_0_0

.names lut_$abc$128901$new_new_n1583___input_0_0 __vpr__unconn1305 lut_$abc$128901$new_new_n1583___input_0_2 lut_$abc$128901$new_new_n1583___input_0_3 __vpr__unconn1306 lut_$abc$128901$new_new_n1583___output_0_0 
10100 1
10010 1
00110 1
10110 1

.names lut_$abc$128901$abc$39355$li0497_li0497_input_0_0 lut_$abc$128901$abc$39355$li0497_li0497_input_0_1 lut_$abc$128901$abc$39355$li0497_li0497_input_0_2 lut_$abc$128901$abc$39355$li0497_li0497_input_0_3 __vpr__unconn1307 lut_$abc$128901$abc$39355$li0497_li0497_output_0_0 
00000 1
10000 1
01000 1
01100 1
01010 1
00110 1
10110 1
01110 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[7]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[7]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[7]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[7]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[87]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[87]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[87]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[87]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[87]_output_0_0

.names lut_$abc$128901$new_new_n1576___input_0_0 lut_$abc$128901$new_new_n1576___input_0_1 __vpr__unconn1308 __vpr__unconn1309 lut_$abc$128901$new_new_n1576___input_0_4 lut_$abc$128901$new_new_n1576___output_0_0 
00000 1
11000 1
10001 1
01001 1

.names lut_$abc$128901$new_new_n1584___input_0_0 lut_$abc$128901$new_new_n1584___input_0_1 __vpr__unconn1310 __vpr__unconn1311 lut_$abc$128901$new_new_n1584___input_0_4 lut_$abc$128901$new_new_n1584___output_0_0 
00000 1
10000 1
01000 1
00001 1

.names lut_$abc$128901$new_new_n1666___input_0_0 lut_$abc$128901$new_new_n1666___input_0_1 lut_$abc$128901$new_new_n1666___input_0_2 lut_$abc$128901$new_new_n1666___input_0_3 lut_$abc$128901$new_new_n1666___input_0_4 lut_$abc$128901$new_new_n1666___input_0_5 lut_$abc$128901$new_new_n1666___output_0_0 
100000 0
110000 0
001000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
010101 0
101101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1593___input_0_0 lut_$abc$128901$new_new_n1593___input_0_1 lut_$abc$128901$new_new_n1593___input_0_2 lut_$abc$128901$new_new_n1593___input_0_3 lut_$abc$128901$new_new_n1593___input_0_4 lut_$abc$128901$new_new_n1593___input_0_5 lut_$abc$128901$new_new_n1593___output_0_0 
010000 0
110000 0
001000 0
101000 0
000100 0
100100 0
011100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
100011 0
011011 0
111011 0
010111 0
110111 0
001111 0
101111 0

.names lut_$abc$128901$abc$39355$li0046_li0046_input_0_0 lut_$abc$128901$abc$39355$li0046_li0046_input_0_1 lut_$abc$128901$abc$39355$li0046_li0046_input_0_2 lut_$abc$128901$abc$39355$li0046_li0046_input_0_3 lut_$abc$128901$abc$39355$li0046_li0046_input_0_4 lut_$abc$128901$abc$39355$li0046_li0046_output_0_0 
00000 0
01000 0
11000 0
00100 0
10100 0
01100 0
11010 0
10110 0
11001 0
10101 0
00011 0
01011 0
11011 0
00111 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[8]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[8]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[8]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[8]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[8]_output_0_0

.names lut_$abc$128901$new_new_n2349___input_0_0 lut_$abc$128901$new_new_n2349___input_0_1 lut_$abc$128901$new_new_n2349___input_0_2 lut_$abc$128901$new_new_n2349___input_0_3 lut_$abc$128901$new_new_n2349___input_0_4 lut_$abc$128901$new_new_n2349___input_0_5 lut_$abc$128901$new_new_n2349___output_0_0 
100000 0
010000 0
101000 0
011000 0
000100 0
110100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
001011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2352___input_0_0 lut_$abc$128901$new_new_n2352___input_0_1 lut_$abc$128901$new_new_n2352___input_0_2 lut_$abc$128901$new_new_n2352___input_0_3 lut_$abc$128901$new_new_n2352___input_0_4 lut_$abc$128901$new_new_n2352___input_0_5 lut_$abc$128901$new_new_n2352___output_0_0 
000000 1
110000 1
101000 1
011000 1
000100 1
110100 1
101100 1
011100 1
000010 1
110010 1
101010 1
011010 1
000001 1
110001 1
101001 1
011001 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[60]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[60]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[60]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[60]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[60]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[74]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[74]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[74]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[74]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[74]_output_0_0

.names lut_$abc$128901$abc$39355$li0044_li0044_input_0_0 lut_$abc$128901$abc$39355$li0044_li0044_input_0_1 lut_$abc$128901$abc$39355$li0044_li0044_input_0_2 lut_$abc$128901$abc$39355$li0044_li0044_input_0_3 lut_$abc$128901$abc$39355$li0044_li0044_input_0_4 lut_$abc$128901$abc$39355$li0044_li0044_output_0_0 
00000 0
10000 0
11000 0
10100 0
01100 0
11100 0
00010 0
01110 0
00001 0
01101 0
00011 0
10011 0
11011 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[6]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[6]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[6]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[6]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[6]_output_0_0

.names lut_$abc$128901$new_new_n2342___input_0_0 lut_$abc$128901$new_new_n2342___input_0_1 lut_$abc$128901$new_new_n2342___input_0_2 __vpr__unconn1312 __vpr__unconn1313 lut_$abc$128901$new_new_n2342___output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[58]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[58]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[58]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[58]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[58]_output_0_0

.names lut_$abc$128901$new_new_n2267___input_0_0 lut_$abc$128901$new_new_n2267___input_0_1 lut_$abc$128901$new_new_n2267___input_0_2 lut_$abc$128901$new_new_n2267___input_0_3 lut_$abc$128901$new_new_n2267___input_0_4 lut_$abc$128901$new_new_n2267___input_0_5 lut_$abc$128901$new_new_n2267___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
100010 0
010010 0
110010 0
001010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[59]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[59]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[59]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[59]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[59]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[73]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[73]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[73]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[73]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[73]_output_0_0

.names lut_$abc$128901$abc$39355$li0571_li0571_input_0_0 lut_$abc$128901$abc$39355$li0571_li0571_input_0_1 lut_$abc$128901$abc$39355$li0571_li0571_input_0_2 lut_$abc$128901$abc$39355$li0571_li0571_input_0_3 lut_$abc$128901$abc$39355$li0571_li0571_input_0_4 lut_$abc$128901$abc$39355$li0571_li0571_output_0_0 
10000 0
01000 0
10100 0
01100 0
00110 0
10110 0
01110 0
11110 0
10001 0
01001 0
10101 0
01101 0
00011 0
10011 0
01011 0
11011 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[4]_clock_0_0 \
    D=dffre_$iopadmap$dcto[4]_input_0_0 \
    E=dffre_$iopadmap$dcto[4]_input_2_0 \
    R=dffre_$iopadmap$dcto[4]_input_1_0 \
    Q=dffre_$iopadmap$dcto[4]_output_0_0

.names lut_$abc$128901$new_new_n1937___input_0_0 lut_$abc$128901$new_new_n1937___input_0_1 lut_$abc$128901$new_new_n1937___input_0_2 lut_$abc$128901$new_new_n1937___input_0_3 lut_$abc$128901$new_new_n1937___input_0_4 lut_$abc$128901$new_new_n1937___input_0_5 lut_$abc$128901$new_new_n1937___output_0_0 
100000 0
010000 0
001000 0
101000 0
000100 0
110100 0
011100 0
111100 0
000010 0
110010 0
011010 0
111010 0
100110 0
010110 0
001110 0
101110 0
010001 0
110001 0
101001 0
011001 0
000101 0
100101 0
001101 0
111101 0
000011 0
100011 0
001011 0
111011 0
010111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[21]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[21]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[21]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[21]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[6]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[6]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[6]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[6]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[6]_output_0_0

.names lut_$abc$128901$new_new_n1933___input_0_0 lut_$abc$128901$new_new_n1933___input_0_1 lut_$abc$128901$new_new_n1933___input_0_2 lut_$abc$128901$new_new_n1933___input_0_3 lut_$abc$128901$new_new_n1933___input_0_4 lut_$abc$128901$new_new_n1933___input_0_5 lut_$abc$128901$new_new_n1933___output_0_0 
100000 0
010000 0
011000 0
111000 0
000100 0
110100 0
001100 0
101100 0
000010 0
100010 0
101010 0
011010 0
010110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
101001 0
100101 0
010101 0
011101 0
111101 0
010011 0
110011 0
001011 0
111011 0
000111 0
100111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1944___input_0_0 lut_$abc$128901$new_new_n1944___input_0_1 lut_$abc$128901$new_new_n1944___input_0_2 lut_$abc$128901$new_new_n1944___input_0_3 lut_$abc$128901$new_new_n1944___input_0_4 lut_$abc$128901$new_new_n1944___input_0_5 lut_$abc$128901$new_new_n1944___output_0_0 
100000 0
010000 0
101000 0
111000 0
000100 0
110100 0
001100 0
011100 0
000010 0
110010 0
001010 0
011010 0
100110 0
010110 0
101110 0
111110 0
000001 0
010001 0
101001 0
011001 0
100101 0
110101 0
001101 0
111101 0
100011 0
110011 0
001011 0
111011 0
000111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[7]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[7]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[7]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[7]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[22]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[22]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[22]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[22]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[22]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[22]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[22]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[22]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[7]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[7]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[7]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[7]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[22]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[22]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[22]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[22]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[22]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[22]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[22]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[22]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[22]_output_0_0

.names lut_$abc$128901$abc$39355$li0556_li0556_input_0_0 lut_$abc$128901$abc$39355$li0556_li0556_input_0_1 lut_$abc$128901$abc$39355$li0556_li0556_input_0_2 lut_$abc$128901$abc$39355$li0556_li0556_input_0_3 lut_$abc$128901$abc$39355$li0556_li0556_input_0_4 lut_$abc$128901$abc$39355$li0556_li0556_input_0_5 lut_$abc$128901$abc$39355$li0556_li0556_output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
010110 0
110110 0
011110 0
111110 0
000001 0
010001 0
101001 0
111001 0
100101 0
110101 0
001101 0
011101 0
100011 0
110011 0
001011 0
011011 0
000111 0
010111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[12]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[12]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[12]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[12]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[12]_output_0_0

.names __vpr__unconn1314 lut_$abc$128901$new_new_n1843___input_0_1 lut_$abc$128901$new_new_n1843___input_0_2 lut_$abc$128901$new_new_n1843___input_0_3 lut_$abc$128901$new_new_n1843___input_0_4 lut_$abc$128901$new_new_n1843___output_0_0 
00000 1
01100 1
01010 1
01110 1
00001 1
00101 1
00011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[45]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[45]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[45]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[45]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[45]_output_0_0

.names lut_$abc$128901$new_new_n1840___input_0_0 lut_$abc$128901$new_new_n1840___input_0_1 lut_$abc$128901$new_new_n1840___input_0_2 lut_$abc$128901$new_new_n1840___input_0_3 lut_$abc$128901$new_new_n1840___input_0_4 lut_$abc$128901$new_new_n1840___input_0_5 lut_$abc$128901$new_new_n1840___output_0_0 
110100 1
011100 1
010110 1
111110 1
110001 1
011001 1
100101 1
110101 1
001101 1
011101 1
010011 1
111011 1
000111 1
010111 1
101111 1
111111 1

.names lut_$abc$128901$new_new_n1841___input_0_0 lut_$abc$128901$new_new_n1841___input_0_1 lut_$abc$128901$new_new_n1841___input_0_2 lut_$abc$128901$new_new_n1841___input_0_3 lut_$abc$128901$new_new_n1841___input_0_4 lut_$abc$128901$new_new_n1841___input_0_5 lut_$abc$128901$new_new_n1841___output_0_0 
000000 1
010000 1
101000 1
111000 1
000100 1
101100 1
100010 1
110010 1
001010 1
011010 1
100110 1
001110 1
000001 1
101001 1
100011 1
001011 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[30]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[30]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[30]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[30]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[30]_output_0_0

.names __vpr__unconn1315 lut_$abc$128901$new_new_n1829___input_0_1 lut_$abc$128901$new_new_n1829___input_0_2 lut_$abc$128901$new_new_n1829___input_0_3 __vpr__unconn1316 lut_$abc$128901$new_new_n1829___output_0_0 
00000 1
01100 1
01010 1
00110 1

.names lut_$abc$128901$abc$39355$li0533_li0533_input_0_0 lut_$abc$128901$abc$39355$li0533_li0533_input_0_1 lut_$abc$128901$abc$39355$li0533_li0533_input_0_2 lut_$abc$128901$abc$39355$li0533_li0533_input_0_3 lut_$abc$128901$abc$39355$li0533_li0533_input_0_4 lut_$abc$128901$abc$39355$li0533_li0533_output_0_0 
11000 0
10100 0
00010 0
01010 0
11010 0
00110 0
10110 0
01110 0
10001 0
11101 0
00011 0
10011 0
01011 0
00111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[9]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[9]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[9]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[9]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[9]_output_0_0

.names lut_$abc$128901$new_new_n1832___input_0_0 lut_$abc$128901$new_new_n1832___input_0_1 lut_$abc$128901$new_new_n1832___input_0_2 lut_$abc$128901$new_new_n1832___input_0_3 lut_$abc$128901$new_new_n1832___input_0_4 lut_$abc$128901$new_new_n1832___input_0_5 lut_$abc$128901$new_new_n1832___output_0_0 
000000 0
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
011100 0
010010 0
110010 0
011010 0
010110 0
000001 0
100001 0
010001 0
110001 0
001001 0
011001 0
111001 0
000101 0
010101 0
110101 0
011101 0
111101 0
010011 0
110011 0
011011 0
010111 0

.names lut_$abc$128901$abc$39355$li0534_li0534_input_0_0 lut_$abc$128901$abc$39355$li0534_li0534_input_0_1 lut_$abc$128901$abc$39355$li0534_li0534_input_0_2 lut_$abc$128901$abc$39355$li0534_li0534_input_0_3 lut_$abc$128901$abc$39355$li0534_li0534_input_0_4 lut_$abc$128901$abc$39355$li0534_li0534_input_0_5 lut_$abc$128901$abc$39355$li0534_li0534_output_0_0 
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
000001 0
010001 0
001001 0
111001 0
000101 0
010101 0
001101 0
111101 0
000011 0
110011 0
101011 0
111011 0
000111 0
110111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[10]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[10]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[10]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[10]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[10]_output_0_0

.names lut_$abc$128901$abc$45570$li50_li50_input_0_0 lut_$abc$128901$abc$45570$li50_li50_input_0_1 lut_$abc$128901$abc$45570$li50_li50_input_0_2 lut_$abc$128901$abc$45570$li50_li50_input_0_3 lut_$abc$128901$abc$45570$li50_li50_input_0_4 lut_$abc$128901$abc$45570$li50_li50_output_0_0 
00000 0
10000 0
01100 0
11100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
01011 0
11011 0
00111 0
10111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[50]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[50]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[50]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[50]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[83]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[83]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[83]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[83]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[83]_output_0_0

.names lut_$abc$128901$abc$45570$li61_li61_input_0_0 lut_$abc$128901$abc$45570$li61_li61_input_0_1 lut_$abc$128901$abc$45570$li61_li61_input_0_2 lut_$abc$128901$abc$45570$li61_li61_input_0_3 lut_$abc$128901$abc$45570$li61_li61_input_0_4 lut_$abc$128901$abc$45570$li61_li61_output_0_0 
10000 0
11000 0
00100 0
01100 0
00010 0
11010 0
10110 0
01110 0
00001 0
11001 0
10101 0
01101 0
00011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[61]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[61]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[61]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[61]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[61]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[17]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[17]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[17]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[17]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[17]_output_0_0

.names lut_$abc$128901$abc$45570$li83_li83_input_0_0 lut_$abc$128901$abc$45570$li83_li83_input_0_1 lut_$abc$128901$abc$45570$li83_li83_input_0_2 lut_$abc$128901$abc$45570$li83_li83_input_0_3 lut_$abc$128901$abc$45570$li83_li83_input_0_4 lut_$abc$128901$abc$45570$li83_li83_output_0_0 
10000 0
01000 0
00100 0
10100 0
00010 0
11010 0
01110 0
11110 0
01001 0
11001 0
10101 0
01101 0
00011 0
10011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[83]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[83]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[83]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[83]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[83]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[39]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[39]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[39]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[39]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[39]_output_0_0

.names lut_$abc$128901$abc$45570$li72_li72_input_0_0 lut_$abc$128901$abc$45570$li72_li72_input_0_1 lut_$abc$128901$abc$45570$li72_li72_input_0_2 lut_$abc$128901$abc$45570$li72_li72_input_0_3 lut_$abc$128901$abc$45570$li72_li72_input_0_4 lut_$abc$128901$abc$45570$li72_li72_output_0_0 
00000 0
11000 0
01100 0
11100 0
00010 0
10010 0
00110 0
11110 0
10001 0
01001 0
00101 0
10101 0
01011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[72]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[72]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[72]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[72]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[72]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[28]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[28]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[28]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[28]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[28]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[50]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[50]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[50]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[50]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[61]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[61]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[61]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[61]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[61]_output_0_0

.names lut_$abc$128901$new_new_n1998___input_0_0 lut_$abc$128901$new_new_n1998___input_0_1 lut_$abc$128901$new_new_n1998___input_0_2 __vpr__unconn1317 lut_$abc$128901$new_new_n1998___input_0_4 lut_$abc$128901$new_new_n1998___output_0_0 
00000 1
10000 1
11000 1
00100 1
01001 1
10101 1
01101 1
11101 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[15]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[15]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[15]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[15]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[60]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[60]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[60]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[60]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[60]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[72]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[72]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[72]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[72]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[72]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[71]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[71]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[71]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[71]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[71]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[82]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[82]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[82]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[82]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[82]_output_0_0

.names lut_$abc$128901$abc$45996$li08_li08_input_0_0 lut_$abc$128901$abc$45996$li08_li08_input_0_1 lut_$abc$128901$abc$45996$li08_li08_input_0_2 lut_$abc$128901$abc$45996$li08_li08_input_0_3 lut_$abc$128901$abc$45996$li08_li08_input_0_4 lut_$abc$128901$abc$45996$li08_li08_output_0_0 
00100 0
01100 0
00010 0
00110 0
10110 0
01110 0
00001 0
00101 0
10101 0
01101 0
00011 0
01011 0
00111 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[8]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[8]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[8]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[8]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[8]_output_0_0

.names __vpr__unconn1318 lut_$abc$128901$abc$45996$li06_li06_input_0_1 __vpr__unconn1319 lut_$abc$128901$abc$45996$li06_li06_input_0_3 lut_$abc$128901$abc$45996$li06_li06_input_0_4 lut_$abc$128901$abc$45996$li06_li06_output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[6]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[6]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[6]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[6]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[6]_output_0_0

.names lut_$abc$128901$abc$45996$li05_li05_input_0_0 lut_$abc$128901$abc$45996$li05_li05_input_0_1 lut_$abc$128901$abc$45996$li05_li05_input_0_2 lut_$abc$128901$abc$45996$li05_li05_input_0_3 lut_$abc$128901$abc$45996$li05_li05_input_0_4 lut_$abc$128901$abc$45996$li05_li05_output_0_0 
00000 0
01000 0
11000 0
10100 0
10010 0
00110 0
01110 0
11110 0
01001 0
00101 0
10101 0
11101 0
00011 0
10011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[5]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[5]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[5]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[5]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[5]_output_0_0

.names lut_$abc$128901$new_new_n2116___input_0_0 lut_$abc$128901$new_new_n2116___input_0_1 lut_$abc$128901$new_new_n2116___input_0_2 lut_$abc$128901$new_new_n2116___input_0_3 lut_$abc$128901$new_new_n2116___input_0_4 lut_$abc$128901$new_new_n2116___output_0_0 
10100 0
10010 0
00110 0
10110 0
01110 0
11110 0
00101 0
10101 0
11101 0
00011 0
10011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names __vpr__unconn1320 lut_$abc$128901$abc$45996$li03_li03_input_0_1 __vpr__unconn1321 lut_$abc$128901$abc$45996$li03_li03_input_0_3 lut_$abc$128901$abc$45996$li03_li03_input_0_4 lut_$abc$128901$abc$45996$li03_li03_output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[3]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[3]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[3]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[3]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[3]_output_0_0

.names lut_$abc$128901$abc$45996$li04_li04_input_0_0 lut_$abc$128901$abc$45996$li04_li04_input_0_1 lut_$abc$128901$abc$45996$li04_li04_input_0_2 lut_$abc$128901$abc$45996$li04_li04_input_0_3 lut_$abc$128901$abc$45996$li04_li04_input_0_4 lut_$abc$128901$abc$45996$li04_li04_output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
11010 0
00110 0
01110 0
00001 0
01001 0
10101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$abc$45996$li07_li07_input_0_0 lut_$abc$128901$abc$45996$li07_li07_input_0_1 lut_$abc$128901$abc$45996$li07_li07_input_0_2 lut_$abc$128901$abc$45996$li07_li07_input_0_3 lut_$abc$128901$abc$45996$li07_li07_input_0_4 lut_$abc$128901$abc$45996$li07_li07_output_0_0 
10000 0
11000 0
00100 0
11100 0
00010 0
11010 0
00110 0
01110 0
00001 0
01001 0
10101 0
01101 0
10011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[7]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[7]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[7]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[7]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[27]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[27]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[27]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[27]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[36]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[36]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[36]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[36]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[36]_output_0_0

.names lut_$abc$128901$new_new_n2112___input_0_0 lut_$abc$128901$new_new_n2112___input_0_1 lut_$abc$128901$new_new_n2112___input_0_2 lut_$abc$128901$new_new_n2112___input_0_3 lut_$abc$128901$new_new_n2112___input_0_4 lut_$abc$128901$new_new_n2112___input_0_5 lut_$abc$128901$new_new_n2112___output_0_0 
001100 0
101100 0
011100 0
111100 0
101010 0
111010 0
100110 0
110110 0
001110 0
101110 0
011110 0
111110 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[54]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[54]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[54]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[54]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[45]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[45]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[45]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[45]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[9]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[9]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[9]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[9]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[18]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[18]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[18]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[18]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[18]_output_0_0

.names lut_$abc$128901$abc$39355$li0094_li0094_input_0_0 lut_$abc$128901$abc$39355$li0094_li0094_input_0_1 lut_$abc$128901$abc$39355$li0094_li0094_input_0_2 lut_$abc$128901$abc$39355$li0094_li0094_input_0_3 lut_$abc$128901$abc$39355$li0094_li0094_input_0_4 lut_$abc$128901$abc$39355$li0094_li0094_output_0_0 
10000 0
11000 0
00100 0
01100 0
00010 0
10010 0
00110 0
10110 0
10001 0
11001 0
00101 0
01101 0
01011 0
11011 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[13]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[13]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[13]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[13]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[2]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[2]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[2]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[2]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[2]_output_0_0

.names lut_$abc$128901$new_new_n2510___input_0_0 lut_$abc$128901$new_new_n2510___input_0_1 __vpr__unconn1322 __vpr__unconn1323 lut_$abc$128901$new_new_n2510___input_0_4 lut_$abc$128901$new_new_n2510___output_0_0 
01000 1
11000 1
11001 1

.names lut_$abc$128901$new_new_n1524___input_0_0 lut_$abc$128901$new_new_n1524___input_0_1 lut_$abc$128901$new_new_n1524___input_0_2 lut_$abc$128901$new_new_n1524___input_0_3 lut_$abc$128901$new_new_n1524___input_0_4 lut_$abc$128901$new_new_n1524___output_0_0 
00000 0
01000 0
11000 0
01010 0
00001 0
10001 0
01001 0
11001 0
01101 0
00011 0
01011 0
11011 0

.names lut_$abc$128901$new_new_n1523___input_0_0 lut_$abc$128901$new_new_n1523___input_0_1 lut_$abc$128901$new_new_n1523___input_0_2 __vpr__unconn1324 __vpr__unconn1325 lut_$abc$128901$new_new_n1523___output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[3]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[3]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[3]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[3]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[3]_output_0_0

.names lut_$abc$128901$abc$39355$li0083_li0083_input_0_0 lut_$abc$128901$abc$39355$li0083_li0083_input_0_1 lut_$abc$128901$abc$39355$li0083_li0083_input_0_2 lut_$abc$128901$abc$39355$li0083_li0083_input_0_3 lut_$abc$128901$abc$39355$li0083_li0083_input_0_4 lut_$abc$128901$abc$39355$li0083_li0083_output_0_0 
00000 0
01000 0
00100 0
01100 0
10010 0
11010 0
10110 0
11110 0
00001 0
10001 0
01101 0
11101 0
00011 0
10011 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[11]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[11]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[11]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[11]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[18]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[18]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[18]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[18]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[18]_output_0_0

.names lut_$abc$128901$new_new_n1522___input_0_0 __vpr__unconn1326 lut_$abc$128901$new_new_n1522___input_0_2 __vpr__unconn1327 lut_$abc$128901$new_new_n1522___input_0_4 lut_$abc$128901$new_new_n1522___output_0_0 
00000 1
10000 1
10100 1
10001 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[17]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[17]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[17]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[17]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[17]_output_0_0

.names lut_$abc$128901$abc$39355$li0082_li0082_input_0_0 lut_$abc$128901$abc$39355$li0082_li0082_input_0_1 lut_$abc$128901$abc$39355$li0082_li0082_input_0_2 __vpr__unconn1328 __vpr__unconn1329 lut_$abc$128901$abc$39355$li0082_li0082_output_0_0 
00000 1
10000 1
11000 1
00100 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[10]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[10]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[10]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[10]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[10]_output_0_0

.names lut_$abc$128901$new_new_n1545___input_0_0 lut_$abc$128901$new_new_n1545___input_0_1 lut_$abc$128901$new_new_n1545___input_0_2 lut_$abc$128901$new_new_n1545___input_0_3 lut_$abc$128901$new_new_n1545___input_0_4 lut_$abc$128901$new_new_n1545___input_0_5 lut_$abc$128901$new_new_n1545___output_0_0 
100000 0
001000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
101100 0
001010 0
101010 0
111010 0
000110 0
100110 0
110110 0
000001 0
100001 0
010001 0
110001 0
101001 0
100101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
110011 0
001111 0
101111 0
111111 0

.names lut_$abc$128901$abc$45570$li06_li06_input_0_0 lut_$abc$128901$abc$45570$li06_li06_input_0_1 lut_$abc$128901$abc$45570$li06_li06_input_0_2 lut_$abc$128901$abc$45570$li06_li06_input_0_3 lut_$abc$128901$abc$45570$li06_li06_input_0_4 lut_$abc$128901$abc$45570$li06_li06_output_0_0 
00000 0
11000 0
10100 0
11100 0
10010 0
01010 0
00110 0
01110 0
00001 0
01001 0
00101 0
11101 0
10011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[6]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[6]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[6]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[6]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[5]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[5]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[5]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[5]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[33]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[33]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[33]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[33]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[33]_output_0_0

.names lut_$abc$128901$new_new_n2012___input_0_0 __vpr__unconn1330 lut_$abc$128901$new_new_n2012___input_0_2 lut_$abc$128901$new_new_n2012___input_0_3 lut_$abc$128901$new_new_n2012___input_0_4 lut_$abc$128901$new_new_n2012___output_0_0 
00000 1
00100 1
10100 1
10010 1
00001 1
10011 1
00111 1
10111 1

.names __vpr__unconn1331 lut_$auto$alumacc.cc:485:replace_alu$482.BB[3]_input_0_1 __vpr__unconn1332 __vpr__unconn1333 __vpr__unconn1334 lut_$auto$alumacc.cc:485:replace_alu$482.BB[3]_output_0_0 
00000 1

.names __vpr__unconn1335 __vpr__unconn1336 lut_$auto$alumacc.cc:485:replace_alu$488.BB[3]_input_0_2 __vpr__unconn1337 __vpr__unconn1338 lut_$auto$alumacc.cc:485:replace_alu$488.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[27]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[27]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[27]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[27]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[87]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[87]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[87]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[87]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[87]_output_0_0

.names __vpr__unconn1339 __vpr__unconn1340 __vpr__unconn1341 lut_$abc$128901$new_new_n2025___input_0_3 lut_$abc$128901$new_new_n2025___input_0_4 lut_$abc$128901$new_new_n2025___output_0_0 
00000 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[21]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[21]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[21]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[21]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[32]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[32]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[32]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[32]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[32]_output_0_0

.names __vpr__unconn1342 lut_$abc$128901$new_new_n2051___input_0_1 __vpr__unconn1343 __vpr__unconn1344 lut_$abc$128901$new_new_n2051___input_0_4 lut_$abc$128901$new_new_n2051___output_0_0 
00000 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[65]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[65]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[65]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[65]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[65]_output_0_0

.names lut_u_dct2d.ramdatao[9]_input_0_0 __vpr__unconn1345 lut_u_dct2d.ramdatao[9]_input_0_2 __vpr__unconn1346 lut_u_dct2d.ramdatao[9]_input_0_4 lut_u_dct2d.ramdatao[9]_output_0_0 
10100 1
00001 1
00101 1
10101 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[76]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[76]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[76]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[76]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[76]_output_0_0

.names lut_$abc$128901$abc$45570$li63_li63_input_0_0 lut_$abc$128901$abc$45570$li63_li63_input_0_1 lut_$abc$128901$abc$45570$li63_li63_input_0_2 lut_$abc$128901$abc$45570$li63_li63_input_0_3 lut_$abc$128901$abc$45570$li63_li63_input_0_4 lut_$abc$128901$abc$45570$li63_li63_output_0_0 
00000 0
10000 0
10100 0
01100 0
10010 0
01010 0
01110 0
11110 0
01001 0
11001 0
00101 0
11101 0
00011 0
11011 0
00111 0
10111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[63]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[63]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[63]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[63]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[63]_output_0_0

.names __vpr__unconn1347 lut_$auto$alumacc.cc:485:replace_alu$503.BB[2]_input_0_1 __vpr__unconn1348 __vpr__unconn1349 __vpr__unconn1350 lut_$auto$alumacc.cc:485:replace_alu$503.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[14]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[14]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[14]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[14]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[14]_output_0_0

.names lut_$abc$128901$abc$45570$li45_li45_input_0_0 lut_$abc$128901$abc$45570$li45_li45_input_0_1 lut_$abc$128901$abc$45570$li45_li45_input_0_2 __vpr__unconn1351 lut_$abc$128901$abc$45570$li45_li45_input_0_4 lut_$abc$128901$abc$45570$li45_li45_output_0_0 
01000 1
11000 1
00100 1
11100 1
00001 1
10001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[45]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[45]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[45]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[45]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[45]_output_0_0

.names __vpr__unconn1352 __vpr__unconn1353 __vpr__unconn1354 lut_$auto$alumacc.cc:485:replace_alu$461.BB[3]_input_0_3 __vpr__unconn1355 lut_$auto$alumacc.cc:485:replace_alu$461.BB[3]_output_0_0 
00000 1

.names __vpr__unconn1356 __vpr__unconn1357 lut_$auto$alumacc.cc:485:replace_alu$479.BB[2]_input_0_2 __vpr__unconn1358 __vpr__unconn1359 lut_$auto$alumacc.cc:485:replace_alu$479.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[38]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[38]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[38]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[38]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[24]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[24]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[24]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[24]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[57]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[57]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[57]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[57]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[57]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[78]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[78]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[78]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[78]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[78]_output_0_0

.names lut_u_dct2d.ramdatao[1]_input_0_0 lut_u_dct2d.ramdatao[1]_input_0_1 __vpr__unconn1360 lut_u_dct2d.ramdatao[1]_input_0_3 __vpr__unconn1361 lut_u_dct2d.ramdatao[1]_output_0_0 
10000 1
11000 1
01010 1
11010 1

.names __vpr__unconn1362 __vpr__unconn1363 __vpr__unconn1364 __vpr__unconn1365 lut_$auto$alumacc.cc:485:replace_alu$500.BB[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$500.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[14]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[14]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[14]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[14]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[14]_output_0_0

.names lut_$abc$128901$new_new_n2067___input_0_0 lut_$abc$128901$new_new_n2067___input_0_1 lut_$abc$128901$new_new_n2067___input_0_2 lut_$abc$128901$new_new_n2067___input_0_3 lut_$abc$128901$new_new_n2067___input_0_4 lut_$abc$128901$new_new_n2067___input_0_5 lut_$abc$128901$new_new_n2067___output_0_0 
001000 0
000100 0
010100 0
001100 0
011100 0
001110 0
000001 0
010001 0
001001 0
101001 0
011001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
010011 0
001011 0
011011 0
000111 0
010111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$abc$39355$li0570_li0570_input_0_0 lut_$abc$128901$abc$39355$li0570_li0570_input_0_1 lut_$abc$128901$abc$39355$li0570_li0570_input_0_2 lut_$abc$128901$abc$39355$li0570_li0570_input_0_3 lut_$abc$128901$abc$39355$li0570_li0570_input_0_4 lut_$abc$128901$abc$39355$li0570_li0570_output_0_0 
00000 0
10000 0
00100 0
10100 0
00010 0
10010 0
00110 0
10110 0
10001 0
11001 0
00011 0
01011 0
00111 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[3]_clock_0_0 \
    D=dffre_$iopadmap$dcto[3]_input_0_0 \
    E=dffre_$iopadmap$dcto[3]_input_2_0 \
    R=dffre_$iopadmap$dcto[3]_input_1_0 \
    Q=dffre_$iopadmap$dcto[3]_output_0_0

.names lut_$abc$128901$new_new_n1926___input_0_0 lut_$abc$128901$new_new_n1926___input_0_1 lut_$abc$128901$new_new_n1926___input_0_2 lut_$abc$128901$new_new_n1926___input_0_3 lut_$abc$128901$new_new_n1926___input_0_4 lut_$abc$128901$new_new_n1926___input_0_5 lut_$abc$128901$new_new_n1926___output_0_0 
110000 0
001000 0
000100 0
100100 0
010100 0
101100 0
011100 0
111100 0
000010 0
001010 0
101010 0
011010 0
100110 0
010110 0
110110 0
111110 0
100001 0
010001 0
110001 0
111001 0
000101 0
001101 0
101101 0
011101 0
110011 0
001011 0
000111 0
100111 0
010111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1916___input_0_0 lut_$abc$128901$new_new_n1916___input_0_1 lut_$abc$128901$new_new_n1916___input_0_2 lut_$abc$128901$new_new_n1916___input_0_3 lut_$abc$128901$new_new_n1916___input_0_4 lut_$abc$128901$new_new_n1916___input_0_5 lut_$abc$128901$new_new_n1916___output_0_0 
100000 0
010000 0
001000 0
111000 0
100100 0
010100 0
101100 0
011100 0
000010 0
110010 0
001010 0
111010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
000101 0
110101 0
001101 0
111101 0
100011 0
010011 0
101011 0
011011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1927___input_0_0 lut_$abc$128901$new_new_n1927___input_0_1 lut_$abc$128901$new_new_n1927___input_0_2 lut_$abc$128901$new_new_n1927___input_0_3 lut_$abc$128901$new_new_n1927___input_0_4 lut_$abc$128901$new_new_n1927___input_0_5 lut_$abc$128901$new_new_n1927___output_0_0 
000000 0
100000 0
001000 0
111000 0
010100 0
110100 0
101100 0
011100 0
010010 0
110010 0
101010 0
011010 0
000110 0
100110 0
001110 0
111110 0
010001 0
110001 0
001001 0
111001 0
000101 0
100101 0
101101 0
011101 0
000011 0
100011 0
101011 0
011011 0
010111 0
110111 0
001111 0
111111 0

.names lut_$abc$128901$abc$39355$li0569_li0569_input_0_0 lut_$abc$128901$abc$39355$li0569_li0569_input_0_1 lut_$abc$128901$abc$39355$li0569_li0569_input_0_2 lut_$abc$128901$abc$39355$li0569_li0569_input_0_3 lut_$abc$128901$abc$39355$li0569_li0569_input_0_4 lut_$abc$128901$abc$39355$li0569_li0569_input_0_5 lut_$abc$128901$abc$39355$li0569_li0569_output_0_0 
100000 0
010000 0
110000 0
101000 0
011000 0
111000 0
010100 0
101100 0
011100 0
111100 0
100010 0
010010 0
110010 0
011010 0
010110 0
011110 0
010001 0
011001 0
100101 0
010101 0
110101 0
011101 0
010011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[2]_clock_0_0 \
    D=dffre_$iopadmap$dcto[2]_input_0_0 \
    E=dffre_$iopadmap$dcto[2]_input_2_0 \
    R=dffre_$iopadmap$dcto[2]_input_1_0 \
    Q=dffre_$iopadmap$dcto[2]_output_0_0

.names lut_$abc$128901$new_new_n1915___input_0_0 lut_$abc$128901$new_new_n1915___input_0_1 lut_$abc$128901$new_new_n1915___input_0_2 lut_$abc$128901$new_new_n1915___input_0_3 lut_$abc$128901$new_new_n1915___input_0_4 lut_$abc$128901$new_new_n1915___output_0_0 
00000 0
10000 0
01000 0
00100 0
11010 0
10110 0
01110 0
11110 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
00011 0
11111 0

.names lut_$abc$128901$abc$39355$li0568_li0568_input_0_0 __vpr__unconn1366 lut_$abc$128901$abc$39355$li0568_li0568_input_0_2 lut_$abc$128901$abc$39355$li0568_li0568_input_0_3 lut_$abc$128901$abc$39355$li0568_li0568_input_0_4 lut_$abc$128901$abc$39355$li0568_li0568_output_0_0 
00000 1
10000 1
00100 1
10100 1
10001 1
00101 1
10011 1
00111 1

.subckt dffre \
    C=dffre_$iopadmap$dcto[1]_clock_0_0 \
    D=dffre_$iopadmap$dcto[1]_input_0_0 \
    E=dffre_$iopadmap$dcto[1]_input_2_0 \
    R=dffre_$iopadmap$dcto[1]_input_1_0 \
    Q=dffre_$iopadmap$dcto[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[17]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[17]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[17]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[17]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[17]_output_0_0

.names lut_$abc$128901$new_new_n1928___input_0_0 lut_$abc$128901$new_new_n1928___input_0_1 lut_$abc$128901$new_new_n1928___input_0_2 lut_$abc$128901$new_new_n1928___input_0_3 lut_$abc$128901$new_new_n1928___input_0_4 lut_$abc$128901$new_new_n1928___input_0_5 lut_$abc$128901$new_new_n1928___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
100011 0
110011 0
001011 0
011011 0
000111 0
010111 0
101111 0
111111 0

.names lut_$abc$128901$abc$39355$li0061_li0061_input_0_0 lut_$abc$128901$abc$39355$li0061_li0061_input_0_1 lut_$abc$128901$abc$39355$li0061_li0061_input_0_2 lut_$abc$128901$abc$39355$li0061_li0061_input_0_3 lut_$abc$128901$abc$39355$li0061_li0061_input_0_4 lut_$abc$128901$abc$39355$li0061_li0061_input_0_5 lut_$abc$128901$abc$39355$li0061_li0061_output_0_0 
100000 0
110000 0
011000 0
111000 0
000100 0
010100 0
011100 0
111100 0
000010 0
010010 0
011010 0
111010 0
100110 0
110110 0
011110 0
111110 0
000001 0
010001 0
011001 0
111001 0
100101 0
110101 0
011101 0
111101 0
100011 0
110011 0
011011 0
111011 0
000111 0
010111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[7]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[7]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[7]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[7]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[7]_output_0_0

.names lut_$abc$128901$new_new_n2427___input_0_0 lut_$abc$128901$new_new_n2427___input_0_1 lut_$abc$128901$new_new_n2427___input_0_2 lut_$abc$128901$new_new_n2427___input_0_3 lut_$abc$128901$new_new_n2427___input_0_4 lut_$abc$128901$new_new_n2427___input_0_5 lut_$abc$128901$new_new_n2427___output_0_0 
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
111110 0
100001 0
010001 0
110001 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
111011 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2353___input_0_0 lut_$abc$128901$new_new_n2353___input_0_1 lut_$abc$128901$new_new_n2353___input_0_2 lut_$abc$128901$new_new_n2353___input_0_3 lut_$abc$128901$new_new_n2353___input_0_4 lut_$abc$128901$new_new_n2353___output_0_0 
00000 1
00100 1
01100 1
01110 1
00001 1
00101 1
01101 1
00011 1
00111 1
01111 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[72]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[72]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[72]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[72]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[72]_output_0_0

.names lut_$abc$128901$abc$39355$li0062_li0062_input_0_0 lut_$abc$128901$abc$39355$li0062_li0062_input_0_1 lut_$abc$128901$abc$39355$li0062_li0062_input_0_2 __vpr__unconn1367 lut_$abc$128901$abc$39355$li0062_li0062_input_0_4 lut_$abc$128901$abc$39355$li0062_li0062_output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
11100 1
00101 1
11101 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[8]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[8]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[8]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[8]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[8]_output_0_0

.names lut_$abc$128901$abc$39355$li0043_li0043_input_0_0 lut_$abc$128901$abc$39355$li0043_li0043_input_0_1 __vpr__unconn1368 lut_$abc$128901$abc$39355$li0043_li0043_input_0_3 lut_$abc$128901$abc$39355$li0043_li0043_input_0_4 lut_$abc$128901$abc$39355$li0043_li0043_output_0_0 
00000 1
01000 1
01010 1
11010 1
00001 1
01001 1
00011 1
10011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[5]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[5]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[5]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[5]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[70]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[70]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[70]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[70]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[70]_output_0_0

.names lut_$abc$128901$new_new_n2261___input_0_0 lut_$abc$128901$new_new_n2261___input_0_1 lut_$abc$128901$new_new_n2261___input_0_2 lut_$abc$128901$new_new_n2261___input_0_3 lut_$abc$128901$new_new_n2261___input_0_4 lut_$abc$128901$new_new_n2261___input_0_5 lut_$abc$128901$new_new_n2261___output_0_0 
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
011100 0
111100 0
000010 0
010010 0
001010 0
011010 0
111010 0
000110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
011001 0
010101 0
001101 0
011101 0
011011 0
010111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[57]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[57]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[57]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[57]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[57]_output_0_0

.names __vpr__unconn1369 __vpr__unconn1370 lut_$abc$128901$new_new_n2335___input_0_2 lut_$abc$128901$new_new_n2335___input_0_3 lut_$abc$128901$new_new_n2335___input_0_4 lut_$abc$128901$new_new_n2335___output_0_0 
00000 1
00110 1
00101 1
00011 1

.names lut_$abc$128901$new_new_n2340___input_0_0 lut_$abc$128901$new_new_n2340___input_0_1 lut_$abc$128901$new_new_n2340___input_0_2 lut_$abc$128901$new_new_n2340___input_0_3 lut_$abc$128901$new_new_n2340___input_0_4 lut_$abc$128901$new_new_n2340___input_0_5 lut_$abc$128901$new_new_n2340___output_0_0 
101000 0
111000 0
110100 0
101100 0
011100 0
111100 0
100001 0
110001 0
001001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
111111 0

.names lut_$abc$128901$abc$39355$li0514_li0514_input_0_0 lut_$abc$128901$abc$39355$li0514_li0514_input_0_1 lut_$abc$128901$abc$39355$li0514_li0514_input_0_2 lut_$abc$128901$abc$39355$li0514_li0514_input_0_3 lut_$abc$128901$abc$39355$li0514_li0514_input_0_4 lut_$abc$128901$abc$39355$li0514_li0514_output_0_0 
00000 0
11000 0
00100 0
11100 0
00010 0
10010 0
01010 0
11010 0
00001 0
11001 0
00101 0
11101 0
00111 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[8]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[8]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[8]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[8]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[8]_output_0_0

.names lut_$abc$128901$new_new_n1746___input_0_0 lut_$abc$128901$new_new_n1746___input_0_1 lut_$abc$128901$new_new_n1746___input_0_2 lut_$abc$128901$new_new_n1746___input_0_3 lut_$abc$128901$new_new_n1746___input_0_4 lut_$abc$128901$new_new_n1746___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
01100 1
00010 1
01010 1
00001 1
10001 1
01001 1
00101 1
00011 1

.names lut_$abc$128901$new_new_n1745___input_0_0 lut_$abc$128901$new_new_n1745___input_0_1 lut_$abc$128901$new_new_n1745___input_0_2 lut_$abc$128901$new_new_n1745___input_0_3 lut_$abc$128901$new_new_n1745___input_0_4 lut_$abc$128901$new_new_n1745___output_0_0 
11111 1

.names lut_$abc$128901$new_new_n1743___input_0_0 lut_$abc$128901$new_new_n1743___input_0_1 lut_$abc$128901$new_new_n1743___input_0_2 lut_$abc$128901$new_new_n1743___input_0_3 lut_$abc$128901$new_new_n1743___input_0_4 lut_$abc$128901$new_new_n1743___input_0_5 lut_$abc$128901$new_new_n1743___output_0_0 
110000 0
001000 0
101000 0
011000 0
100100 0
010100 0
110100 0
001100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[58]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[58]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[58]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[58]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[58]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[73]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[73]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[73]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[73]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[73]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[72]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[72]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[72]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[72]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[72]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[57]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[57]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[57]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[57]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[57]_output_0_0

.names lut_$abc$128901$new_new_n1750___input_0_0 lut_$abc$128901$new_new_n1750___input_0_1 lut_$abc$128901$new_new_n1750___input_0_2 lut_$abc$128901$new_new_n1750___input_0_3 lut_$abc$128901$new_new_n1750___input_0_4 lut_$abc$128901$new_new_n1750___output_0_0 
11100 0
10110 0
01110 0
11110 0
11001 0
00101 0
10101 0
01101 0
11101 0
10011 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n1738___input_0_0 lut_$abc$128901$new_new_n1738___input_0_1 __vpr__unconn1371 lut_$abc$128901$new_new_n1738___input_0_3 __vpr__unconn1372 lut_$abc$128901$new_new_n1738___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[73]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[73]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[73]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[73]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[73]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[58]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[58]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[58]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[58]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[58]_output_0_0

.names lut_$abc$128901$abc$39355$li0513_li0513_input_0_0 lut_$abc$128901$abc$39355$li0513_li0513_input_0_1 lut_$abc$128901$abc$39355$li0513_li0513_input_0_2 __vpr__unconn1373 lut_$abc$128901$abc$39355$li0513_li0513_input_0_4 lut_$abc$128901$abc$39355$li0513_li0513_output_0_0 
00000 1
10000 1
00100 1
10100 1
10001 1
11001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[7]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[7]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[7]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[7]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[72]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[72]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[72]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[72]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[72]_output_0_0

.names __vpr__unconn1374 lut_$abc$128901$abc$45996$li16_li16_input_0_1 lut_$abc$128901$abc$45996$li16_li16_input_0_2 __vpr__unconn1375 lut_$abc$128901$abc$45996$li16_li16_input_0_4 lut_$abc$128901$abc$45996$li16_li16_output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[16]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[16]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[16]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[16]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[16]_output_0_0

.names __vpr__unconn1376 lut_$abc$128901$abc$45996$li17_li17_input_0_1 lut_$abc$128901$abc$45996$li17_li17_input_0_2 __vpr__unconn1377 lut_$abc$128901$abc$45996$li17_li17_input_0_4 lut_$abc$128901$abc$45996$li17_li17_output_0_0 
01100 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[17]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[17]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[17]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[17]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[17]_output_0_0

.names lut_$abc$128901$abc$45996$li14_li14_input_0_0 lut_$abc$128901$abc$45996$li14_li14_input_0_1 __vpr__unconn1378 __vpr__unconn1379 lut_$abc$128901$abc$45996$li14_li14_input_0_4 lut_$abc$128901$abc$45996$li14_li14_output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[14]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[14]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[14]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[14]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[14]_output_0_0

.names lut_$abc$128901$new_new_n2128___input_0_0 lut_$abc$128901$new_new_n2128___input_0_1 lut_$abc$128901$new_new_n2128___input_0_2 lut_$abc$128901$new_new_n2128___input_0_3 lut_$abc$128901$new_new_n2128___input_0_4 lut_$abc$128901$new_new_n2128___output_0_0 
10100 0
01100 0
11100 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
11101 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n2122___input_0_0 lut_$abc$128901$new_new_n2122___input_0_1 lut_$abc$128901$new_new_n2122___input_0_2 lut_$abc$128901$new_new_n2122___input_0_3 lut_$abc$128901$new_new_n2122___input_0_4 lut_$abc$128901$new_new_n2122___input_0_5 lut_$abc$128901$new_new_n2122___output_0_0 
111000 0
100100 0
110100 0
101100 0
011100 0
111100 0
111010 0
100110 0
110110 0
101110 0
011110 0
111110 0
111001 0
100101 0
110101 0
101101 0
011101 0
111101 0
110011 0
101011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names __vpr__unconn1380 __vpr__unconn1381 lut_$abc$128901$abc$45996$li12_li12_input_0_2 lut_$abc$128901$abc$45996$li12_li12_input_0_3 lut_$abc$128901$abc$45996$li12_li12_input_0_4 lut_$abc$128901$abc$45996$li12_li12_output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[12]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[12]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[12]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[12]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[12]_output_0_0

.names lut_$abc$128901$new_new_n2125___input_0_0 lut_$abc$128901$new_new_n2125___input_0_1 lut_$abc$128901$new_new_n2125___input_0_2 lut_$abc$128901$new_new_n2125___input_0_3 lut_$abc$128901$new_new_n2125___input_0_4 lut_$abc$128901$new_new_n2125___output_0_0 
11000 0
11100 0
10010 0
01010 0
11010 0
11110 0
10001 0
01001 0
11001 0
11101 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n2169___input_0_0 lut_$abc$128901$new_new_n2169___input_0_1 lut_$abc$128901$new_new_n2169___input_0_2 lut_$abc$128901$new_new_n2169___input_0_3 lut_$abc$128901$new_new_n2169___input_0_4 lut_$abc$128901$new_new_n2169___input_0_5 lut_$abc$128901$new_new_n2169___output_0_0 
000000 0
110000 0
001000 0
011000 0
100100 0
110100 0
001100 0
111100 0
000010 0
110010 0
001010 0
011010 0
000110 0
110110 0
001110 0
011110 0
100001 0
110001 0
001001 0
111001 0
100101 0
110101 0
001101 0
111101 0
000011 0
110011 0
001011 0
011011 0
100111 0
110111 0
001111 0
111111 0

.names lut_$abc$128901$new_new_n2172___input_0_0 lut_$abc$128901$new_new_n2172___input_0_1 lut_$abc$128901$new_new_n2172___input_0_2 lut_$abc$128901$new_new_n2172___input_0_3 lut_$abc$128901$new_new_n2172___input_0_4 lut_$abc$128901$new_new_n2172___output_0_0 
01000 0
11000 0
00100 0
10100 0
01100 0
11100 0
00010 0
01010 0
11010 0
00110 0
01110 0
11110 0
01101 0
11101 0
01011 0
01111 0

.names lut_$abc$128901$new_new_n2166___input_0_0 lut_$abc$128901$new_new_n2166___input_0_1 lut_$abc$128901$new_new_n2166___input_0_2 lut_$abc$128901$new_new_n2166___input_0_3 lut_$abc$128901$new_new_n2166___input_0_4 lut_$abc$128901$new_new_n2166___input_0_5 lut_$abc$128901$new_new_n2166___output_0_0 
000100 0
100100 0
000010 0
100010 0
001010 0
101010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
000001 0
000101 0
100101 0
001101 0
000011 0
100011 0
010011 0
001011 0
101011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$abc$45996$li51_li51_input_0_0 __vpr__unconn1382 lut_$abc$128901$abc$45996$li51_li51_input_0_2 lut_$abc$128901$abc$45996$li51_li51_input_0_3 __vpr__unconn1383 lut_$abc$128901$abc$45996$li51_li51_output_0_0 
00100 1
00010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[53]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[53]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[53]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[53]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[63]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[63]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[63]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[63]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[63]_output_0_0

.names lut_$abc$128901$abc$45996$li25_li25_input_0_0 lut_$abc$128901$abc$45996$li25_li25_input_0_1 lut_$abc$128901$abc$45996$li25_li25_input_0_2 __vpr__unconn1384 __vpr__unconn1385 lut_$abc$128901$abc$45996$li25_li25_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[25]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[25]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[25]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[25]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[25]_output_0_0

.names lut_$abc$128901$abc$45996$li26_li26_input_0_0 lut_$abc$128901$abc$45996$li26_li26_input_0_1 lut_$abc$128901$abc$45996$li26_li26_input_0_2 __vpr__unconn1386 __vpr__unconn1387 lut_$abc$128901$abc$45996$li26_li26_output_0_0 
11000 1
10100 1
01100 1
11100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[26]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[26]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[26]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[26]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[26]_output_0_0

.names lut_$abc$128901$abc$45996$li23_li23_input_0_0 lut_$abc$128901$abc$45996$li23_li23_input_0_1 __vpr__unconn1388 __vpr__unconn1389 lut_$abc$128901$abc$45996$li23_li23_input_0_4 lut_$abc$128901$abc$45996$li23_li23_output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[23]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[23]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[23]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[23]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[23]_output_0_0

.names lut_$abc$128901$new_new_n2139___input_0_0 lut_$abc$128901$new_new_n2139___input_0_1 lut_$abc$128901$new_new_n2139___input_0_2 lut_$abc$128901$new_new_n2139___input_0_3 lut_$abc$128901$new_new_n2139___input_0_4 lut_$abc$128901$new_new_n2139___output_0_0 
10100 0
01100 0
11100 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
11101 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n2133___input_0_0 lut_$abc$128901$new_new_n2133___input_0_1 lut_$abc$128901$new_new_n2133___input_0_2 lut_$abc$128901$new_new_n2133___input_0_3 lut_$abc$128901$new_new_n2133___input_0_4 lut_$abc$128901$new_new_n2133___input_0_5 lut_$abc$128901$new_new_n2133___output_0_0 
110100 0
111100 0
110110 0
101110 0
011110 0
111110 0
110001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2136___input_0_0 lut_$abc$128901$new_new_n2136___input_0_1 lut_$abc$128901$new_new_n2136___input_0_2 lut_$abc$128901$new_new_n2136___input_0_3 lut_$abc$128901$new_new_n2136___input_0_4 lut_$abc$128901$new_new_n2136___output_0_0 
11000 0
01010 0
11010 0
11110 0
10001 0
01001 0
11001 0
01101 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$abc$45996$li21_li21_input_0_0 __vpr__unconn1390 lut_$abc$128901$abc$45996$li21_li21_input_0_2 lut_$abc$128901$abc$45996$li21_li21_input_0_3 __vpr__unconn1391 lut_$abc$128901$abc$45996$li21_li21_output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[21]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[21]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[21]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[21]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[21]_output_0_0

.names lut_$abc$128901$new_new_n2180___input_0_0 lut_$abc$128901$new_new_n2180___input_0_1 lut_$abc$128901$new_new_n2180___input_0_2 lut_$abc$128901$new_new_n2180___input_0_3 lut_$abc$128901$new_new_n2180___input_0_4 lut_$abc$128901$new_new_n2180___input_0_5 lut_$abc$128901$new_new_n2180___output_0_0 
000000 0
100000 0
110000 0
011000 0
100100 0
001100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
100110 0
110110 0
001110 0
011110 0
100001 0
110001 0
001001 0
011001 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
110011 0
011011 0
100111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2183___input_0_0 lut_$abc$128901$new_new_n2183___input_0_1 lut_$abc$128901$new_new_n2183___input_0_2 lut_$abc$128901$new_new_n2183___input_0_3 lut_$abc$128901$new_new_n2183___input_0_4 lut_$abc$128901$new_new_n2183___output_0_0 
01000 0
00100 0
01100 0
11100 0
00010 0
01010 0
11010 0
00110 0
01110 0
11110 0
01001 0
00101 0
01101 0
11101 0
01011 0
01111 0

.names lut_$abc$128901$new_new_n2177___input_0_0 lut_$abc$128901$new_new_n2177___input_0_1 lut_$abc$128901$new_new_n2177___input_0_2 lut_$abc$128901$new_new_n2177___input_0_3 lut_$abc$128901$new_new_n2177___input_0_4 lut_$abc$128901$new_new_n2177___input_0_5 lut_$abc$128901$new_new_n2177___output_0_0 
000100 0
100100 0
000010 0
000110 0
100110 0
001110 0
000001 0
100001 0
001001 0
101001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
000011 0
100011 0
010011 0
001011 0
101011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$abc$45996$li59_li59_input_0_0 __vpr__unconn1392 lut_$abc$128901$abc$45996$li59_li59_input_0_2 lut_$abc$128901$abc$45996$li59_li59_input_0_3 __vpr__unconn1393 lut_$abc$128901$abc$45996$li59_li59_output_0_0 
00100 1
00010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[62]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[62]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[62]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[62]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[62]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[56]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[56]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[56]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[56]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[56]_output_0_0

.names lut_$abc$128901$abc$45996$li34_li34_input_0_0 lut_$abc$128901$abc$45996$li34_li34_input_0_1 lut_$abc$128901$abc$45996$li34_li34_input_0_2 __vpr__unconn1394 __vpr__unconn1395 lut_$abc$128901$abc$45996$li34_li34_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[34]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[34]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[34]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[34]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[34]_output_0_0

.names lut_$abc$128901$abc$45996$li35_li35_input_0_0 lut_$abc$128901$abc$45996$li35_li35_input_0_1 lut_$abc$128901$abc$45996$li35_li35_input_0_2 __vpr__unconn1396 __vpr__unconn1397 lut_$abc$128901$abc$45996$li35_li35_output_0_0 
11000 1
10100 1
01100 1
11100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[35]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[35]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[35]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[35]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[35]_output_0_0

.names __vpr__unconn1398 lut_$abc$128901$abc$45996$li32_li32_input_0_1 lut_$abc$128901$abc$45996$li32_li32_input_0_2 lut_$abc$128901$abc$45996$li32_li32_input_0_3 __vpr__unconn1399 lut_$abc$128901$abc$45996$li32_li32_output_0_0 
00000 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[32]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[32]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[32]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[32]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[32]_output_0_0

.names lut_$abc$128901$new_new_n2150___input_0_0 lut_$abc$128901$new_new_n2150___input_0_1 lut_$abc$128901$new_new_n2150___input_0_2 lut_$abc$128901$new_new_n2150___input_0_3 lut_$abc$128901$new_new_n2150___input_0_4 lut_$abc$128901$new_new_n2150___output_0_0 
11000 0
10010 0
11010 0
11110 0
10001 0
01001 0
11001 0
10101 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n2144___input_0_0 lut_$abc$128901$new_new_n2144___input_0_1 lut_$abc$128901$new_new_n2144___input_0_2 lut_$abc$128901$new_new_n2144___input_0_3 lut_$abc$128901$new_new_n2144___input_0_4 lut_$abc$128901$new_new_n2144___input_0_5 lut_$abc$128901$new_new_n2144___output_0_0 
111100 0
111010 0
010110 0
110110 0
011110 0
111110 0
010001 0
110001 0
011001 0
111001 0
010101 0
110101 0
101101 0
011101 0
111101 0
010011 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names __vpr__unconn1400 lut_$abc$128901$abc$45996$li30_li30_input_0_1 lut_$abc$128901$abc$45996$li30_li30_input_0_2 lut_$abc$128901$abc$45996$li30_li30_input_0_3 __vpr__unconn1401 lut_$abc$128901$abc$45996$li30_li30_output_0_0 
00000 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[30]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[30]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[30]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[30]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[30]_output_0_0

.names lut_$abc$128901$new_new_n2147___input_0_0 lut_$abc$128901$new_new_n2147___input_0_1 lut_$abc$128901$new_new_n2147___input_0_2 lut_$abc$128901$new_new_n2147___input_0_3 lut_$abc$128901$new_new_n2147___input_0_4 lut_$abc$128901$new_new_n2147___output_0_0 
11000 0
10010 0
11010 0
11110 0
10001 0
01001 0
11001 0
10101 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$new_new_n2194___input_0_0 lut_$abc$128901$new_new_n2194___input_0_1 lut_$abc$128901$new_new_n2194___input_0_2 lut_$abc$128901$new_new_n2194___input_0_3 lut_$abc$128901$new_new_n2194___input_0_4 lut_$abc$128901$new_new_n2194___output_0_0 
00000 0
10000 0
11000 0
10100 0
10010 0
11010 0
00001 0
10001 0
01001 0
11001 0
10101 0
11101 0
00011 0
10011 0
11011 0
10111 0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[41]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[41]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[41]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[41]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[41]_output_0_0

.names lut_$abc$128901$new_new_n2191___input_0_0 lut_$abc$128901$new_new_n2191___input_0_1 lut_$abc$128901$new_new_n2191___input_0_2 lut_$abc$128901$new_new_n2191___input_0_3 lut_$abc$128901$new_new_n2191___input_0_4 lut_$abc$128901$new_new_n2191___output_0_0 
01000 0
00010 0
01010 0
11010 0
00001 0
10001 0
01001 0
11001 0
01101 0
00011 0
10011 0
01011 0
11011 0
00111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[40]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[40]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[40]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[40]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[40]_output_0_0

.names lut_$abc$128901$new_new_n2188___input_0_0 lut_$abc$128901$new_new_n2188___input_0_1 lut_$abc$128901$new_new_n2188___input_0_2 lut_$abc$128901$new_new_n2188___input_0_3 lut_$abc$128901$new_new_n2188___input_0_4 lut_$abc$128901$new_new_n2188___input_0_5 lut_$abc$128901$new_new_n2188___output_0_0 
100000 0
001000 0
101000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
001010 0
101010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
100101 0
001101 0
101101 0
111101 0
001111 0
101111 0

.names lut_$abc$128901$abc$45996$li66_li66_input_0_0 __vpr__unconn1402 __vpr__unconn1403 lut_$abc$128901$abc$45996$li66_li66_input_0_3 lut_$abc$128901$abc$45996$li66_li66_input_0_4 lut_$abc$128901$abc$45996$li66_li66_output_0_0 
10000 1
00010 1
00001 1
10011 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[70]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[70]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[70]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[70]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[70]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[38]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[38]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[38]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[38]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[38]_output_0_0

.names lut_$abc$128901$abc$45996$li43_li43_input_0_0 lut_$abc$128901$abc$45996$li43_li43_input_0_1 lut_$abc$128901$abc$45996$li43_li43_input_0_2 lut_$abc$128901$abc$45996$li43_li43_input_0_3 lut_$abc$128901$abc$45996$li43_li43_input_0_4 lut_$abc$128901$abc$45996$li43_li43_output_0_0 
00000 0
10000 0
01000 0
00100 0
10100 0
01100 0
11100 0
00010 0
01010 0
00110 0
10110 0
01110 0
00001 0
00101 0
01101 0
00111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[44]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[44]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[44]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[44]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[44]_output_0_0

.names lut_$abc$128901$abc$45996$li42_li42_input_0_0 lut_$abc$128901$abc$45996$li42_li42_input_0_1 lut_$abc$128901$abc$45996$li42_li42_input_0_2 lut_$abc$128901$abc$45996$li42_li42_input_0_3 lut_$abc$128901$abc$45996$li42_li42_input_0_4 lut_$abc$128901$abc$45996$li42_li42_output_0_0 
10000 0
01000 0
10100 0
11100 0
00010 0
01010 0
10110 0
01110 0
00001 0
11001 0
00101 0
01101 0
10011 0
11011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[43]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[43]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[43]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[43]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[43]_output_0_0

.names lut_$abc$128901$abc$45996$li40_li40_input_0_0 lut_$abc$128901$abc$45996$li40_li40_input_0_1 lut_$abc$128901$abc$45996$li40_li40_input_0_2 __vpr__unconn1404 __vpr__unconn1405 lut_$abc$128901$abc$45996$li40_li40_output_0_0 
10000 1
01000 1
00100 1
11100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[41]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[41]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[41]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[41]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[41]_output_0_0

.names lut_$abc$128901$abc$45996$li41_li41_input_0_0 lut_$abc$128901$abc$45996$li41_li41_input_0_1 lut_$abc$128901$abc$45996$li41_li41_input_0_2 lut_$abc$128901$abc$45996$li41_li41_input_0_3 lut_$abc$128901$abc$45996$li41_li41_input_0_4 lut_$abc$128901$abc$45996$li41_li41_output_0_0 
00000 0
01000 0
11000 0
01100 0
10010 0
00110 0
10110 0
11110 0
10001 0
00101 0
10101 0
11101 0
00011 0
01011 0
11011 0
01111 0

.names lut_$abc$128901$new_new_n2156___input_0_0 lut_$abc$128901$new_new_n2156___input_0_1 lut_$abc$128901$new_new_n2156___input_0_2 lut_$abc$128901$new_new_n2156___input_0_3 lut_$abc$128901$new_new_n2156___input_0_4 lut_$abc$128901$new_new_n2156___input_0_5 lut_$abc$128901$new_new_n2156___output_0_0 
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
100100 0
110100 0
001100 0
101100 0
011100 0
111100 0
110010 0
001010 0
101010 0
011010 0
111010 0
001110 0
101110 0
011110 0
111110 0
101001 0
011001 0
111001 0
101101 0
111101 0
111011 0

.names lut_$abc$128901$new_new_n2159___input_0_0 lut_$abc$128901$new_new_n2159___input_0_1 lut_$abc$128901$new_new_n2159___input_0_2 lut_$abc$128901$new_new_n2159___input_0_3 lut_$abc$128901$new_new_n2159___input_0_4 lut_$abc$128901$new_new_n2159___output_0_0 
01000 0
00100 0
01100 0
00010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
01101 0
00011 0
01011 0
00111 0
01111 0
11111 0

.names __vpr__unconn1406 lut_$abc$128901$abc$45996$li38_li38_input_0_1 lut_$abc$128901$abc$45996$li38_li38_input_0_2 __vpr__unconn1407 lut_$abc$128901$abc$45996$li38_li38_input_0_4 lut_$abc$128901$abc$45996$li38_li38_output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[39]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[39]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[39]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[39]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[37]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[37]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[37]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[37]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[46]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[46]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[46]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[46]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[28]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[28]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[28]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[28]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[28]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[19]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[19]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[19]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[19]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[29]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[29]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[29]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[29]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[29]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[10]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[10]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[10]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[10]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[20]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[20]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[20]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[20]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[11]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[11]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[11]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[11]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[11]_output_0_0

.names lut_$abc$128901$abc$45996$li67_li67_input_0_0 lut_$abc$128901$abc$45996$li67_li67_input_0_1 lut_$abc$128901$abc$45996$li67_li67_input_0_2 __vpr__unconn1408 __vpr__unconn1409 lut_$abc$128901$abc$45996$li67_li67_output_0_0 
10000 1
00100 1
10100 1
11100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[71]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[71]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[71]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[71]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[71]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[44]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[44]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[44]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[44]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[44]_output_0_0

.names lut_$abc$128901$abc$45996$li58_li58_input_0_0 lut_$abc$128901$abc$45996$li58_li58_input_0_1 __vpr__unconn1410 __vpr__unconn1411 lut_$abc$128901$abc$45996$li58_li58_input_0_4 lut_$abc$128901$abc$45996$li58_li58_output_0_0 
10000 1
01000 1
00001 1
11001 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[61]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[61]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[61]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[61]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[61]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[62]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[62]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[62]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[62]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[62]_output_0_0

.names __vpr__unconn1412 __vpr__unconn1413 lut_$abc$128901$abc$45996$li64_li64_input_0_2 lut_$abc$128901$abc$45996$li64_li64_input_0_3 lut_$abc$128901$abc$45996$li64_li64_input_0_4 lut_$abc$128901$abc$45996$li64_li64_output_0_0 
00100 1
00010 1
00001 1
00111 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[68]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[68]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[68]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[68]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[53]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[53]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[53]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[53]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[53]_output_0_0

.names lut_$abc$128901$abc$45996$li50_li50_input_0_0 __vpr__unconn1414 lut_$abc$128901$abc$45996$li50_li50_input_0_2 __vpr__unconn1415 lut_$abc$128901$abc$45996$li50_li50_input_0_4 lut_$abc$128901$abc$45996$li50_li50_output_0_0 
10000 1
00100 1
00001 1
10101 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[52]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[52]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[52]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[52]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[52]_output_0_0

.names __vpr__unconn1416 __vpr__unconn1417 __vpr__unconn1418 lut_$abc$128901$abc$46691$li58_li58_input_0_3 __vpr__unconn1419 lut_$abc$128901$abc$46691$li58_li58_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[71]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[71]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[71]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[71]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[71]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[67]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[67]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[67]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[67]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[31]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[31]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[31]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[31]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[58]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[58]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[58]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[58]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[58]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[49]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[49]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[49]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[49]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[17]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[17]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[17]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[17]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[47]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[47]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[47]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[47]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[47]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[26]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[26]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[26]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[26]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[35]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[35]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[35]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[35]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[35]_output_0_0

.names __vpr__unconn1420 lut_$abc$128901$abc$39355$li0093_li0093_input_0_1 __vpr__unconn1421 lut_$abc$128901$abc$39355$li0093_li0093_input_0_3 lut_$abc$128901$abc$39355$li0093_li0093_input_0_4 lut_$abc$128901$abc$39355$li0093_li0093_output_0_0 
00010 1
01010 1
00001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_4[12]_clock_0_0 \
    D=dffre_u_dct1d.dcto_4[12]_input_0_0 \
    E=dffre_u_dct1d.dcto_4[12]_input_2_0 \
    R=dffre_u_dct1d.dcto_4[12]_input_1_0 \
    Q=dffre_u_dct1d.dcto_4[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[3]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[3]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[3]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[3]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[3]_output_0_0

.names lut_$abc$128901$new_new_n2508___input_0_0 lut_$abc$128901$new_new_n2508___input_0_1 lut_$abc$128901$new_new_n2508___input_0_2 lut_$abc$128901$new_new_n2508___input_0_3 lut_$abc$128901$new_new_n2508___input_0_4 lut_$abc$128901$new_new_n2508___input_0_5 lut_$abc$128901$new_new_n2508___output_0_0 
000000 0
100000 0
010000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
111100 0
001010 0
011010 0
000110 0
010110 0
001110 0
101110 0
011110 0
111110 0
110001 0
001001 0
000101 0
001101 0
101101 0
011101 0
000011 0
100011 0
010011 0
110011 0
101011 0
111011 0
100111 0
110111 0

.names lut_$abc$128901$new_new_n1520___input_0_0 lut_$abc$128901$new_new_n1520___input_0_1 lut_$abc$128901$new_new_n1520___input_0_2 lut_$abc$128901$new_new_n1520___input_0_3 lut_$abc$128901$new_new_n1520___input_0_4 lut_$abc$128901$new_new_n1520___input_0_5 lut_$abc$128901$new_new_n1520___output_0_0 
000100 1
110100 1
101100 1
011100 1
000010 1
110010 1
101010 1
011010 1
000110 1
110110 1
101110 1
011110 1
000111 1
110111 1
101111 1
011111 1

.names lut_$abc$128901$new_new_n1516___input_0_0 __vpr__unconn1422 __vpr__unconn1423 lut_$abc$128901$new_new_n1516___input_0_3 __vpr__unconn1424 lut_$abc$128901$new_new_n1516___output_0_0 
10010 1

.names __vpr__unconn1425 lut_$abc$128901$new_new_n1517___input_0_1 lut_$abc$128901$new_new_n1517___input_0_2 __vpr__unconn1426 lut_$abc$128901$new_new_n1517___input_0_4 lut_$abc$128901$new_new_n1517___output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[14]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[14]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[14]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[14]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[14]_output_0_0

.names __vpr__unconn1427 lut_$abc$128901$new_new_n1518___input_0_1 __vpr__unconn1428 lut_$abc$128901$new_new_n1518___input_0_3 lut_$abc$128901$new_new_n1518___input_0_4 lut_$abc$128901$new_new_n1518___output_0_0 
00000 1
01000 1
01010 1
01001 1

.names lut_$abc$128901$new_new_n1521___input_0_0 lut_$abc$128901$new_new_n1521___input_0_1 lut_$abc$128901$new_new_n1521___input_0_2 lut_$abc$128901$new_new_n1521___input_0_3 lut_$abc$128901$new_new_n1521___input_0_4 lut_$abc$128901$new_new_n1521___input_0_5 lut_$abc$128901$new_new_n1521___output_0_0 
000000 1
000100 1
010100 1
001100 1
000010 1
010010 1
000110 1
010110 1
001110 1
011110 1
000101 1
010101 1
000111 1
010111 1

.names lut_$abc$128901$new_new_n1519___input_0_0 lut_$abc$128901$new_new_n1519___input_0_1 lut_$abc$128901$new_new_n1519___input_0_2 lut_$abc$128901$new_new_n1519___input_0_3 lut_$abc$128901$new_new_n1519___input_0_4 lut_$abc$128901$new_new_n1519___input_0_5 lut_$abc$128901$new_new_n1519___output_0_0 
010000 0
110000 0
001000 0
011000 0
111000 0
000100 0
100100 0
001100 0
101100 0
011100 0
000010 0
100010 0
001010 0
101010 0
011010 0
010110 0
110110 0
001110 0
011110 0
111110 0
010001 0
011001 0
111001 0
000101 0
001101 0
101101 0
000011 0
001011 0
101011 0
010111 0
011111 0
111111 0

.names lut_$abc$128901$abc$39355$li0079_li0079_input_0_0 lut_$abc$128901$abc$39355$li0079_li0079_input_0_1 lut_$abc$128901$abc$39355$li0079_li0079_input_0_2 lut_$abc$128901$abc$39355$li0079_li0079_input_0_3 lut_$abc$128901$abc$39355$li0079_li0079_input_0_4 lut_$abc$128901$abc$39355$li0079_li0079_input_0_5 lut_$abc$128901$abc$39355$li0079_li0079_output_0_0 
000000 0
100000 0
001000 0
101000 0
010100 0
110100 0
011100 0
111100 0
000010 0
100010 0
001010 0
101010 0
010110 0
110110 0
011110 0
111110 0
000001 0
110001 0
011001 0
111001 0
000101 0
110101 0
011101 0
111101 0
100011 0
010011 0
001011 0
101011 0
100111 0
010111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[7]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[7]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[7]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[7]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[7]_output_0_0

.names lut_$abc$128901$abc$39355$li0496_li0496_input_0_0 lut_$abc$128901$abc$39355$li0496_li0496_input_0_1 lut_$abc$128901$abc$39355$li0496_li0496_input_0_2 lut_$abc$128901$abc$39355$li0496_li0496_input_0_3 lut_$abc$128901$abc$39355$li0496_li0496_input_0_4 lut_$abc$128901$abc$39355$li0496_li0496_input_0_5 lut_$abc$128901$abc$39355$li0496_li0496_output_0_0 
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
111011 0
000111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[6]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[6]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[6]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[6]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[6]_output_0_0

.names lut_$abc$128901$new_new_n1574___input_0_0 lut_$abc$128901$new_new_n1574___input_0_1 lut_$abc$128901$new_new_n1574___input_0_2 lut_$abc$128901$new_new_n1574___input_0_3 lut_$abc$128901$new_new_n1574___input_0_4 lut_$abc$128901$new_new_n1574___input_0_5 lut_$abc$128901$new_new_n1574___output_0_0 
101000 0
100100 0
001100 0
101100 0
000010 0
100010 0
101010 0
000110 0
100110 0
110110 0
001110 0
101110 0
100001 0
001001 0
101001 0
000101 0
100101 0
001101 0
101101 0
111101 0
000011 0
100011 0
110011 0
001011 0
101011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[86]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[86]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[86]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[86]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[86]_output_0_0

.names __vpr__unconn1429 lut_$abc$128901$new_new_n1569___input_0_1 __vpr__unconn1430 lut_$abc$128901$new_new_n1569___input_0_3 lut_$abc$128901$new_new_n1569___input_0_4 lut_$abc$128901$new_new_n1569___output_0_0 
00000 1
01010 1
01001 1
00011 1

.names lut_$abc$128901$new_new_n1566___input_0_0 lut_$abc$128901$new_new_n1566___input_0_1 lut_$abc$128901$new_new_n1566___input_0_2 lut_$abc$128901$new_new_n1566___input_0_3 lut_$abc$128901$new_new_n1566___input_0_4 lut_$abc$128901$new_new_n1566___input_0_5 lut_$abc$128901$new_new_n1566___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1660___input_0_0 lut_$abc$128901$new_new_n1660___input_0_1 lut_$abc$128901$new_new_n1660___input_0_2 lut_$abc$128901$new_new_n1660___input_0_3 lut_$abc$128901$new_new_n1660___input_0_4 lut_$abc$128901$new_new_n1660___input_0_5 lut_$abc$128901$new_new_n1660___output_0_0 
010000 0
101000 0
011000 0
111000 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
011110 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
011011 0
010111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1565___input_0_0 lut_$abc$128901$new_new_n1565___input_0_1 lut_$abc$128901$new_new_n1565___input_0_2 lut_$abc$128901$new_new_n1565___input_0_3 lut_$abc$128901$new_new_n1565___input_0_4 lut_$abc$128901$new_new_n1565___output_0_0 
10110 1
01110 1
00111 1
11111 1

.names lut_$abc$128901$new_new_n1654___input_0_0 lut_$abc$128901$new_new_n1654___input_0_1 __vpr__unconn1431 __vpr__unconn1432 lut_$abc$128901$new_new_n1654___input_0_4 lut_$abc$128901$new_new_n1654___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[101]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[101]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[101]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[101]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[101]_output_0_0

.names lut_$abc$128901$new_new_n1663___input_0_0 lut_$abc$128901$new_new_n1663___input_0_1 lut_$abc$128901$new_new_n1663___input_0_2 lut_$abc$128901$new_new_n1663___input_0_3 lut_$abc$128901$new_new_n1663___input_0_4 lut_$abc$128901$new_new_n1663___input_0_5 lut_$abc$128901$new_new_n1663___output_0_0 
111000 1
110100 1
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
110001 1
111101 1
100011 1
010011 1
110011 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$abc$39355$li0081_li0081_input_0_0 lut_$abc$128901$abc$39355$li0081_li0081_input_0_1 lut_$abc$128901$abc$39355$li0081_li0081_input_0_2 lut_$abc$128901$abc$39355$li0081_li0081_input_0_3 lut_$abc$128901$abc$39355$li0081_li0081_input_0_4 lut_$abc$128901$abc$39355$li0081_li0081_input_0_5 lut_$abc$128901$abc$39355$li0081_li0081_output_0_0 
000000 0
010000 0
101000 0
111000 0
000100 0
100100 0
001100 0
101100 0
000010 0
010010 0
101010 0
111010 0
010110 0
110110 0
011110 0
111110 0
100001 0
110001 0
101001 0
111001 0
000101 0
100101 0
001101 0
101101 0
100011 0
110011 0
101011 0
111011 0
010111 0
110111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[9]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[9]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[9]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[9]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[9]_output_0_0

.names lut_$abc$128901$new_new_n1515___input_0_0 lut_$abc$128901$new_new_n1515___input_0_1 lut_$abc$128901$new_new_n1515___input_0_2 lut_$abc$128901$new_new_n1515___input_0_3 lut_$abc$128901$new_new_n1515___input_0_4 lut_$abc$128901$new_new_n1515___input_0_5 lut_$abc$128901$new_new_n1515___output_0_0 
100000 1
001000 1
100010 1
110010 1
001010 1
011010 1
100110 1
001110 1
000001 1
101001 1
000011 1
010011 1
101011 1
111011 1
000111 1
101111 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[15]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[15]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[15]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[15]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[15]_output_0_0

.names __vpr__unconn1433 lut_$abc$128901$abc$39355$li0080_li0080_input_0_1 lut_$abc$128901$abc$39355$li0080_li0080_input_0_2 lut_$abc$128901$abc$39355$li0080_li0080_input_0_3 __vpr__unconn1434 lut_$abc$128901$abc$39355$li0080_li0080_output_0_0 
00000 1
01000 1
01100 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_3[8]_clock_0_0 \
    D=dffre_u_dct1d.dcto_3[8]_input_0_0 \
    E=dffre_u_dct1d.dcto_3[8]_input_2_0 \
    R=dffre_u_dct1d.dcto_3[8]_input_1_0 \
    Q=dffre_u_dct1d.dcto_3[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[16]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[16]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[16]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[16]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[1]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[1]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[1]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[1]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[1]_output_0_0

.names lut_$abc$128901$new_new_n2425___input_0_0 lut_$abc$128901$new_new_n2425___input_0_1 lut_$abc$128901$new_new_n2425___input_0_2 lut_$abc$128901$new_new_n2425___input_0_3 lut_$abc$128901$new_new_n2425___input_0_4 lut_$abc$128901$new_new_n2425___input_0_5 lut_$abc$128901$new_new_n2425___output_0_0 
000000 0
111000 0
110100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
000101 0
100101 0
010101 0
001101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[43]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[43]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[43]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[43]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[43]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[0]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[0]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[0]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[0]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[0]_output_0_0

.names lut_$abc$128901$new_new_n2420___input_0_0 lut_$abc$128901$new_new_n2420___input_0_1 lut_$abc$128901$new_new_n2420___input_0_2 lut_$abc$128901$new_new_n2420___input_0_3 lut_$abc$128901$new_new_n2420___input_0_4 lut_$abc$128901$new_new_n2420___output_0_0 
11111 1

.names lut_$abc$128901$new_new_n2419___input_0_0 lut_$abc$128901$new_new_n2419___input_0_1 lut_$abc$128901$new_new_n2419___input_0_2 lut_$abc$128901$new_new_n2419___input_0_3 lut_$abc$128901$new_new_n2419___input_0_4 lut_$abc$128901$new_new_n2419___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
01100 1
00010 1
01010 1
00001 1
10001 1
01001 1
00101 1
00011 1

.names __vpr__unconn1435 lut_$abc$128901$abc$39355$li0060_li0060_input_0_1 lut_$abc$128901$abc$39355$li0060_li0060_input_0_2 lut_$abc$128901$abc$39355$li0060_li0060_input_0_3 lut_$abc$128901$abc$39355$li0060_li0060_input_0_4 lut_$abc$128901$abc$39355$li0060_li0060_output_0_0 
00000 1
00100 1
00010 1
00110 1
00101 1
01101 1
00011 1
01011 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[6]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[6]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[6]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[6]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[28]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[28]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[28]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[28]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[28]_output_0_0

.names lut_$abc$128901$abc$45570$li48_li48_input_0_0 lut_$abc$128901$abc$45570$li48_li48_input_0_1 lut_$abc$128901$abc$45570$li48_li48_input_0_2 __vpr__unconn1436 lut_$abc$128901$abc$45570$li48_li48_input_0_4 lut_$abc$128901$abc$45570$li48_li48_output_0_0 
10000 1
00100 1
10100 1
11100 1
00001 1
01001 1
11001 1
01101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[48]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[48]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[48]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[48]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[14]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[14]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[14]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[14]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[14]_output_0_0

.names lut_u_dct2d.ramdatao[3]_input_0_0 __vpr__unconn1437 lut_u_dct2d.ramdatao[3]_input_0_2 __vpr__unconn1438 lut_u_dct2d.ramdatao[3]_input_0_4 lut_u_dct2d.ramdatao[3]_output_0_0 
00100 1
10100 1
10001 1
10101 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[25]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[25]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[25]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[25]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[25]_output_0_0

.names lut_$abc$128901$abc$45570$li47_li47_input_0_0 __vpr__unconn1439 lut_$abc$128901$abc$45570$li47_li47_input_0_2 __vpr__unconn1440 lut_$abc$128901$abc$45570$li47_li47_input_0_4 lut_$abc$128901$abc$45570$li47_li47_output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[47]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[47]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[47]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[47]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[47]_output_0_0

.names __vpr__unconn1441 lut_$abc$128901$abc$45570$li58_li58_input_0_1 lut_$abc$128901$abc$45570$li58_li58_input_0_2 lut_$abc$128901$abc$45570$li58_li58_input_0_3 __vpr__unconn1442 lut_$abc$128901$abc$45570$li58_li58_output_0_0 
00000 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[58]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[58]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[58]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[58]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[58]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[58]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[58]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[58]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[58]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[58]_output_0_0

.names lut_$abc$128901$abc$45570$li03_li03_input_0_0 lut_$abc$128901$abc$45570$li03_li03_input_0_1 __vpr__unconn1443 __vpr__unconn1444 lut_$abc$128901$abc$45570$li03_li03_input_0_4 lut_$abc$128901$abc$45570$li03_li03_output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[3]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[3]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[3]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[3]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[3]_output_0_0

.names lut_$abc$128901$abc$45570$li04_li04_input_0_0 lut_$abc$128901$abc$45570$li04_li04_input_0_1 lut_$abc$128901$abc$45570$li04_li04_input_0_2 __vpr__unconn1445 lut_$abc$128901$abc$45570$li04_li04_input_0_4 lut_$abc$128901$abc$45570$li04_li04_output_0_0 
00000 1
01000 1
11000 1
10100 1
01001 1
00101 1
10101 1
11101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[4]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[4]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[4]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[4]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[4]_output_0_0

.names lut_$abc$128901$abc$45570$li25_li25_input_0_0 __vpr__unconn1446 lut_$abc$128901$abc$45570$li25_li25_input_0_2 lut_$abc$128901$abc$45570$li25_li25_input_0_3 __vpr__unconn1447 lut_$abc$128901$abc$45570$li25_li25_output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[25]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[25]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[25]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[25]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[25]_output_0_0

.names __vpr__unconn1448 lut_$abc$128901$abc$45570$li14_li14_input_0_1 __vpr__unconn1449 lut_$abc$128901$abc$45570$li14_li14_input_0_3 lut_$abc$128901$abc$45570$li14_li14_input_0_4 lut_$abc$128901$abc$45570$li14_li14_output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[14]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[14]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[14]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[14]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[14]_output_0_0

.names lut_$abc$128901$abc$45570$li70_li70_input_0_0 lut_$abc$128901$abc$45570$li70_li70_input_0_1 lut_$abc$128901$abc$45570$li70_li70_input_0_2 lut_$abc$128901$abc$45570$li70_li70_input_0_3 lut_$abc$128901$abc$45570$li70_li70_input_0_4 lut_$abc$128901$abc$45570$li70_li70_output_0_0 
10000 0
01000 0
11000 0
00100 0
00010 0
10110 0
01110 0
11110 0
11001 0
00101 0
10101 0
01101 0
00011 0
10011 0
01011 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[70]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[70]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[70]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[70]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[70]_output_0_0

.names lut_$abc$128901$abc$45570$li69_li69_input_0_0 lut_$abc$128901$abc$45570$li69_li69_input_0_1 __vpr__unconn1450 __vpr__unconn1451 lut_$abc$128901$abc$45570$li69_li69_input_0_4 lut_$abc$128901$abc$45570$li69_li69_output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[69]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[69]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[69]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[69]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[69]_output_0_0

.names lut_$abc$128901$abc$45996$li49_li49_input_0_0 lut_$abc$128901$abc$45996$li49_li49_input_0_1 lut_$abc$128901$abc$45996$li49_li49_input_0_2 lut_$abc$128901$abc$45996$li49_li49_input_0_3 lut_$abc$128901$abc$45996$li49_li49_input_0_4 lut_$abc$128901$abc$45996$li49_li49_output_0_0 
10000 0
01000 0
11000 0
01100 0
00010 0
00110 0
10110 0
11110 0
00001 0
00101 0
10101 0
11101 0
10011 0
01011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[51]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[51]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[51]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[51]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[60]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[60]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[60]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[60]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[60]_output_0_0

.names lut_$abc$128901$abc$45996$li24_li24_input_0_0 lut_$abc$128901$abc$45996$li24_li24_input_0_1 lut_$abc$128901$abc$45996$li24_li24_input_0_2 lut_$abc$128901$abc$45996$li24_li24_input_0_3 lut_$abc$128901$abc$45996$li24_li24_input_0_4 lut_$abc$128901$abc$45996$li24_li24_output_0_0 
00000 0
11000 0
00100 0
01100 0
10010 0
11010 0
00110 0
11110 0
10001 0
01001 0
10101 0
11101 0
00011 0
01011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[24]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[24]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[24]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[24]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[23]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[23]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[23]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[23]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[23]_output_0_0

.names lut_$abc$128901$abc$45996$li15_li15_input_0_0 lut_$abc$128901$abc$45996$li15_li15_input_0_1 lut_$abc$128901$abc$45996$li15_li15_input_0_2 lut_$abc$128901$abc$45996$li15_li15_input_0_3 lut_$abc$128901$abc$45996$li15_li15_input_0_4 lut_$abc$128901$abc$45996$li15_li15_output_0_0 
00000 0
10000 0
11000 0
10100 0
01010 0
00110 0
01110 0
11110 0
01001 0
00101 0
01101 0
11101 0
00011 0
10011 0
11011 0
10111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[15]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[15]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[15]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[15]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[59]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[59]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[59]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[59]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[59]_output_0_0

.names lut_$abc$128901$abc$45996$li48_li48_input_0_0 __vpr__unconn1452 lut_$abc$128901$abc$45996$li48_li48_input_0_2 __vpr__unconn1453 __vpr__unconn1454 lut_$abc$128901$abc$45996$li48_li48_output_0_0 
00000 1
10100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[50]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[50]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[50]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[50]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[68]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[68]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[68]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[68]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[32]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[32]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[32]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[32]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[69]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[69]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[69]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[69]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[69]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[50]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[50]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[50]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[50]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[15]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[15]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[15]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[15]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[33]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[33]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[33]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[33]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[24]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[24]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[24]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[24]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[51]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[51]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[51]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[51]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[42]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[42]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[42]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[42]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[42]_output_0_0

.names lut_$abc$128901$abc$45996$li57_li57_input_0_0 lut_$abc$128901$abc$45996$li57_li57_input_0_1 lut_$abc$128901$abc$45996$li57_li57_input_0_2 lut_$abc$128901$abc$45996$li57_li57_input_0_3 lut_$abc$128901$abc$45996$li57_li57_input_0_4 lut_$abc$128901$abc$45996$li57_li57_output_0_0 
10000 0
11000 0
00100 0
01100 0
00010 0
01010 0
10110 0
11110 0
00001 0
11001 0
00101 0
11101 0
10011 0
01011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[60]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[60]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[60]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[60]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[60]_output_0_0

.names __vpr__unconn1455 lut_$auto$alumacc.cc:485:replace_alu$425.BB[1]_input_0_1 __vpr__unconn1456 __vpr__unconn1457 __vpr__unconn1458 lut_$auto$alumacc.cc:485:replace_alu$425.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[13]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[13]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[13]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[13]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[13]_output_0_0

.names __vpr__unconn1459 __vpr__unconn1460 __vpr__unconn1461 lut_$abc$128901$abc$45996$li56_li56_input_0_3 lut_$abc$128901$abc$45996$li56_li56_input_0_4 lut_$abc$128901$abc$45996$li56_li56_output_0_0 
00000 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[59]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[59]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[59]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[59]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[59]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[19]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[19]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[19]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[19]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[19]_output_0_0

.names __vpr__unconn1462 lut_$auto$alumacc.cc:485:replace_alu$419.BB[1]_input_0_1 __vpr__unconn1463 __vpr__unconn1464 __vpr__unconn1465 lut_$auto$alumacc.cc:485:replace_alu$419.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[31]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[31]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[31]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[31]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[19]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[19]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[19]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[19]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[19]_output_0_0

.names __vpr__unconn1466 __vpr__unconn1467 lut_$auto$alumacc.cc:485:replace_alu$404.BB[1]_input_0_2 __vpr__unconn1468 __vpr__unconn1469 lut_$auto$alumacc.cc:485:replace_alu$404.BB[1]_output_0_0 
00000 1

.names __vpr__unconn1470 __vpr__unconn1471 lut_$auto$alumacc.cc:485:replace_alu$434.BB[1]_input_0_2 __vpr__unconn1472 __vpr__unconn1473 lut_$auto$alumacc.cc:485:replace_alu$434.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[1]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[1]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[1]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[1]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[1]_output_0_0

.names __vpr__unconn1474 __vpr__unconn1475 __vpr__unconn1476 lut_$auto$alumacc.cc:485:replace_alu$416.BB[1]_input_0_3 __vpr__unconn1477 lut_$auto$alumacc.cc:485:replace_alu$416.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[7]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[7]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[7]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[7]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[7]_output_0_0

.names __vpr__unconn1478 __vpr__unconn1479 __vpr__unconn1480 __vpr__unconn1481 lut_$auto$alumacc.cc:485:replace_alu$428.BB[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$428.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[1]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[1]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[1]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[1]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[1]_output_0_0

.names lut_$abc$128901$abc$45996$li33_li33_input_0_0 lut_$abc$128901$abc$45996$li33_li33_input_0_1 lut_$abc$128901$abc$45996$li33_li33_input_0_2 lut_$abc$128901$abc$45996$li33_li33_input_0_3 lut_$abc$128901$abc$45996$li33_li33_input_0_4 lut_$abc$128901$abc$45996$li33_li33_output_0_0 
00000 0
01000 0
11000 0
10100 0
01010 0
00110 0
10110 0
11110 0
10001 0
00101 0
01101 0
11101 0
00011 0
10011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[33]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[33]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[33]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[33]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[33]_output_0_0

.names lut_$abc$128901$abc$45996$li65_li65_input_0_0 lut_$abc$128901$abc$45996$li65_li65_input_0_1 lut_$abc$128901$abc$45996$li65_li65_input_0_2 lut_$abc$128901$abc$45996$li65_li65_input_0_3 lut_$abc$128901$abc$45996$li65_li65_input_0_4 lut_$abc$128901$abc$45996$li65_li65_output_0_0 
00000 0
11000 0
10100 0
01100 0
00010 0
01010 0
10110 0
11110 0
10001 0
11001 0
00101 0
01101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[69]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[69]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[69]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[69]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[69]_output_0_0

.names __vpr__unconn1482 lut_$auto$alumacc.cc:485:replace_alu$422.BB[0]_input_0_1 __vpr__unconn1483 __vpr__unconn1484 __vpr__unconn1485 lut_$auto$alumacc.cc:485:replace_alu$422.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[12]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[12]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[12]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[12]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[12]_output_0_0

.names lut_$abc$128901$abc$45996$li63_li63_input_0_0 lut_$abc$128901$abc$45996$li63_li63_input_0_1 lut_$abc$128901$abc$45996$li63_li63_input_0_2 lut_$abc$128901$abc$45996$li63_li63_input_0_3 lut_$abc$128901$abc$45996$li63_li63_input_0_4 lut_$abc$128901$abc$45996$li63_li63_output_0_0 
10000 0
11000 0
00100 0
11100 0
00010 0
01010 0
10110 0
01110 0
00001 0
11001 0
00101 0
01101 0
10011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[67]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[67]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[67]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[67]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[12]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[12]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[12]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[12]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[12]_output_0_0

.names __vpr__unconn1486 __vpr__unconn1487 __vpr__unconn1488 lut_$auto$alumacc.cc:485:replace_alu$425.BB[0]_input_0_3 __vpr__unconn1489 lut_$auto$alumacc.cc:485:replace_alu$425.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[30]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[30]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[30]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[30]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[57]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[57]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[57]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[57]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[57]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[24]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[24]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[24]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[24]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[39]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[39]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[39]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[39]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[39]_output_0_0

.names __vpr__unconn1490 lut_$auto$alumacc.cc:485:replace_alu$413.BB[0]_input_0_1 __vpr__unconn1491 __vpr__unconn1492 __vpr__unconn1493 lut_$auto$alumacc.cc:485:replace_alu$413.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[48]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[48]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[48]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[48]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[48]_output_0_0

.names lut_$abc$128901$abc$39355$li0512_li0512_input_0_0 lut_$abc$128901$abc$39355$li0512_li0512_input_0_1 lut_$abc$128901$abc$39355$li0512_li0512_input_0_2 lut_$abc$128901$abc$39355$li0512_li0512_input_0_3 lut_$abc$128901$abc$39355$li0512_li0512_input_0_4 lut_$abc$128901$abc$39355$li0512_li0512_input_0_5 lut_$abc$128901$abc$39355$li0512_li0512_output_0_0 
000000 0
001000 0
101000 0
111000 0
010100 0
101100 0
011100 0
111100 0
010010 0
101010 0
011010 0
111010 0
000110 0
001110 0
101110 0
111110 0
010001 0
101001 0
011001 0
111001 0
000101 0
001101 0
101101 0
111101 0
000011 0
001011 0
101011 0
111011 0
010111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[6]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[6]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[6]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[6]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[6]_output_0_0

.names lut_$abc$128901$new_new_n1739___input_0_0 lut_$abc$128901$new_new_n1739___input_0_1 lut_$abc$128901$new_new_n1739___input_0_2 lut_$abc$128901$new_new_n1739___input_0_3 lut_$abc$128901$new_new_n1739___input_0_4 lut_$abc$128901$new_new_n1739___output_0_0 
00000 1
10000 1
01000 1
00100 1
10100 1
01100 1
00010 1
10010 1
01010 1
00110 1
00001 1
00101 1
00011 1
11111 1

.names lut_$abc$128901$new_new_n1742___input_0_0 lut_$abc$128901$new_new_n1742___input_0_1 lut_$abc$128901$new_new_n1742___input_0_2 lut_$abc$128901$new_new_n1742___input_0_3 lut_$abc$128901$new_new_n1742___input_0_4 lut_$abc$128901$new_new_n1742___output_0_0 
11111 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[56]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[56]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[56]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[56]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[56]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[71]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[71]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[71]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[71]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[71]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[70]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[70]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[70]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[70]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[70]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[100]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[100]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[100]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[100]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[100]_output_0_0

.names lut_$abc$128901$abc$39355$li0511_li0511_input_0_0 lut_$abc$128901$abc$39355$li0511_li0511_input_0_1 lut_$abc$128901$abc$39355$li0511_li0511_input_0_2 lut_$abc$128901$abc$39355$li0511_li0511_input_0_3 lut_$abc$128901$abc$39355$li0511_li0511_input_0_4 lut_$abc$128901$abc$39355$li0511_li0511_output_0_0 
00000 0
10000 0
01000 0
11000 0
00110 0
10110 0
01110 0
11110 0
10001 0
01001 0
10101 0
01101 0
10011 0
01011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_2[5]_clock_0_0 \
    D=dffre_u_dct2d.dcto_2[5]_input_0_0 \
    E=dffre_u_dct2d.dcto_2[5]_input_2_0 \
    R=dffre_u_dct2d.dcto_2[5]_input_1_0 \
    Q=dffre_u_dct2d.dcto_2[5]_output_0_0

.names lut_$abc$128901$new_new_n1781___input_0_0 lut_$abc$128901$new_new_n1781___input_0_1 lut_$abc$128901$new_new_n1781___input_0_2 lut_$abc$128901$new_new_n1781___input_0_3 lut_$abc$128901$new_new_n1781___input_0_4 lut_$abc$128901$new_new_n1781___input_0_5 lut_$abc$128901$new_new_n1781___output_0_0 
000000 1
010000 1
110000 1
000100 1
010100 1
110100 1
110010 1
110110 1
000001 1
010001 1
110001 1
110011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[86]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[86]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[86]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[86]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[86]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[101]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[101]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[101]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[101]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[101]_output_0_0

.names lut_$abc$128901$new_new_n1748___input_0_0 lut_$abc$128901$new_new_n1748___input_0_1 lut_$abc$128901$new_new_n1748___input_0_2 lut_$abc$128901$new_new_n1748___input_0_3 lut_$abc$128901$new_new_n1748___input_0_4 lut_$abc$128901$new_new_n1748___output_0_0 
00000 0
01000 0
11000 0
00010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
11001 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$128901$abc$39355$li0555_li0555_input_0_0 lut_$abc$128901$abc$39355$li0555_li0555_input_0_1 lut_$abc$128901$abc$39355$li0555_li0555_input_0_2 lut_$abc$128901$abc$39355$li0555_li0555_input_0_3 lut_$abc$128901$abc$39355$li0555_li0555_input_0_4 lut_$abc$128901$abc$39355$li0555_li0555_input_0_5 lut_$abc$128901$abc$39355$li0555_li0555_output_0_0 
000000 0
001000 0
100100 0
010100 0
110100 0
101100 0
011100 0
111100 0
001010 0
101010 0
011010 0
111010 0
001110 0
101110 0
011110 0
111110 0
000001 0
001001 0
100101 0
010101 0
110101 0
101101 0
011101 0
111101 0
000011 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
110111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[11]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[11]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[11]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[11]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[11]_output_0_0

.names lut_$abc$128901$new_new_n1835___input_0_0 lut_$abc$128901$new_new_n1835___input_0_1 lut_$abc$128901$new_new_n1835___input_0_2 lut_$abc$128901$new_new_n1835___input_0_3 lut_$abc$128901$new_new_n1835___input_0_4 lut_$abc$128901$new_new_n1835___output_0_0 
00000 1
10000 1
01000 1
00100 1
10100 1
01100 1
00010 1
10010 1
01010 1
00110 1
00001 1
00101 1
00011 1

.names lut_$abc$128901$new_new_n1834___input_0_0 lut_$abc$128901$new_new_n1834___input_0_1 lut_$abc$128901$new_new_n1834___input_0_2 lut_$abc$128901$new_new_n1834___input_0_3 lut_$abc$128901$new_new_n1834___input_0_4 lut_$abc$128901$new_new_n1834___output_0_0 
11111 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[30]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[30]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[30]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[30]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[45]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[45]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[45]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[45]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[45]_output_0_0

.names lut_$abc$128901$new_new_n1839___input_0_0 lut_$abc$128901$new_new_n1839___input_0_1 lut_$abc$128901$new_new_n1839___input_0_2 lut_$abc$128901$new_new_n1839___input_0_3 lut_$abc$128901$new_new_n1839___input_0_4 lut_$abc$128901$new_new_n1839___input_0_5 lut_$abc$128901$new_new_n1839___output_0_0 
000000 0
100000 0
110000 0
011000 0
100100 0
110100 0
001100 0
011100 0
100010 0
110010 0
001010 0
011010 0
010110 0
001110 0
101110 0
111110 0
100001 0
110001 0
001001 0
011001 0
010101 0
001101 0
101101 0
111101 0
010011 0
001011 0
101011 0
111011 0
000111 0
010111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[46]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[46]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[46]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[46]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[44]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[44]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[44]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[44]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[44]_output_0_0

.names lut_$abc$128901$new_new_n1836___input_0_0 lut_$abc$128901$new_new_n1836___input_0_1 __vpr__unconn1494 lut_$abc$128901$new_new_n1836___input_0_3 __vpr__unconn1495 lut_$abc$128901$new_new_n1836___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[31]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[31]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[31]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[31]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[31]_output_0_0

.names lut_$abc$128901$abc$39355$li0554_li0554_input_0_0 __vpr__unconn1496 lut_$abc$128901$abc$39355$li0554_li0554_input_0_2 __vpr__unconn1497 lut_$abc$128901$abc$39355$li0554_li0554_input_0_4 lut_$abc$128901$abc$39355$li0554_li0554_output_0_0 
00000 1
10000 1
00001 1
00101 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[10]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[10]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[10]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[10]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[31]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[31]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[31]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[31]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[31]_output_0_0

.names lut_$abc$128901$new_new_n1827___input_0_0 lut_$abc$128901$new_new_n1827___input_0_1 lut_$abc$128901$new_new_n1827___input_0_2 lut_$abc$128901$new_new_n1827___input_0_3 lut_$abc$128901$new_new_n1827___input_0_4 lut_$abc$128901$new_new_n1827___output_0_0 
10000 0
01000 0
00100 0
11100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$abc$39355$li0567_li0567_input_0_0 lut_$abc$128901$abc$39355$li0567_li0567_input_0_1 lut_$abc$128901$abc$39355$li0567_li0567_input_0_2 lut_$abc$128901$abc$39355$li0567_li0567_input_0_3 lut_$abc$128901$abc$39355$li0567_li0567_input_0_4 lut_$abc$128901$abc$39355$li0567_li0567_input_0_5 lut_$abc$128901$abc$39355$li0567_li0567_output_0_0 
000000 0
110000 0
001000 0
111000 0
100100 0
010100 0
101100 0
011100 0
100010 0
010010 0
101010 0
011010 0
000110 0
110110 0
001110 0
111110 0
001001 0
101001 0
011001 0
111001 0
001101 0
101101 0
011101 0
111101 0
001011 0
101011 0
011011 0
111011 0
001111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_$iopadmap$dcto[0]_clock_0_0 \
    D=dffre_$iopadmap$dcto[0]_input_0_0 \
    E=dffre_$iopadmap$dcto[0]_input_2_0 \
    R=dffre_$iopadmap$dcto[0]_input_1_0 \
    Q=dffre_$iopadmap$dcto[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[2]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[2]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[2]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[2]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[17]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[17]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[17]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[17]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[17]_output_0_0

.names lut_$abc$128901$new_new_n1911___input_0_0 lut_$abc$128901$new_new_n1911___input_0_1 lut_$abc$128901$new_new_n1911___input_0_2 lut_$abc$128901$new_new_n1911___input_0_3 lut_$abc$128901$new_new_n1911___input_0_4 lut_$abc$128901$new_new_n1911___input_0_5 lut_$abc$128901$new_new_n1911___output_0_0 
000000 0
100000 0
101000 0
011000 0
100100 0
010100 0
011100 0
111100 0
000010 0
010010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
101110 0
111110 0
010001 0
110001 0
001001 0
111001 0
000101 0
110101 0
001101 0
101101 0
100011 0
110011 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[43]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[43]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[43]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[43]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[43]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[14]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[14]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[14]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[14]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[14]_output_0_0

.names lut_$abc$128901$abc$39355$li0553_li0553_input_0_0 lut_$abc$128901$abc$39355$li0553_li0553_input_0_1 lut_$abc$128901$abc$39355$li0553_li0553_input_0_2 lut_$abc$128901$abc$39355$li0553_li0553_input_0_3 lut_$abc$128901$abc$39355$li0553_li0553_input_0_4 lut_$abc$128901$abc$39355$li0553_li0553_input_0_5 lut_$abc$128901$abc$39355$li0553_li0553_output_0_0 
000000 0
010000 0
101000 0
011000 0
100100 0
110100 0
101100 0
011100 0
000010 0
010010 0
001010 0
111010 0
100110 0
110110 0
001110 0
111110 0
000001 0
010001 0
001001 0
111001 0
100101 0
110101 0
001101 0
111101 0
000011 0
010011 0
101011 0
011011 0
100111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_4[9]_clock_0_0 \
    D=dffre_u_dct2d.dcto_4[9]_input_0_0 \
    E=dffre_u_dct2d.dcto_4[9]_input_2_0 \
    R=dffre_u_dct2d.dcto_4[9]_input_1_0 \
    Q=dffre_u_dct2d.dcto_4[9]_output_0_0

.names lut_$abc$128901$new_new_n1909___input_0_0 lut_$abc$128901$new_new_n1909___input_0_1 lut_$abc$128901$new_new_n1909___input_0_2 lut_$abc$128901$new_new_n1909___input_0_3 lut_$abc$128901$new_new_n1909___input_0_4 lut_$abc$128901$new_new_n1909___output_0_0 
01000 0
01100 0
01010 0
10110 0
10001 0
10101 0
10011 0
00111 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[28]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[28]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[28]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[28]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[28]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[15]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[15]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[15]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[15]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[15]_output_0_0

.names lut_$abc$128901$new_new_n1828___input_0_0 lut_$abc$128901$new_new_n1828___input_0_1 lut_$abc$128901$new_new_n1828___input_0_2 lut_$abc$128901$new_new_n1828___input_0_3 lut_$abc$128901$new_new_n1828___input_0_4 lut_$abc$128901$new_new_n1828___output_0_0 
11111 1

.names lut_$abc$128901$new_new_n1825___input_0_0 lut_$abc$128901$new_new_n1825___input_0_1 lut_$abc$128901$new_new_n1825___input_0_2 lut_$abc$128901$new_new_n1825___input_0_3 lut_$abc$128901$new_new_n1825___input_0_4 lut_$abc$128901$new_new_n1825___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1
00010 1
10010 1
01010 1
00001 1
10001 1
01001 1
11111 1

.names __vpr__unconn1498 lut_$abc$128901$abc$45570$li71_li71_input_0_1 __vpr__unconn1499 lut_$abc$128901$abc$45570$li71_li71_input_0_3 lut_$abc$128901$abc$45570$li71_li71_input_0_4 lut_$abc$128901$abc$45570$li71_li71_output_0_0 
01000 1
00010 1
00001 1
01011 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[71]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[71]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[71]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[71]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[71]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[31]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[31]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[31]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[31]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[31]_output_0_0

.names __vpr__unconn1500 __vpr__unconn1501 lut_$auto$alumacc.cc:485:replace_alu$500.BB[1]_input_0_2 __vpr__unconn1502 __vpr__unconn1503 lut_$auto$alumacc.cc:485:replace_alu$500.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[1]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[1]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[1]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[1]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[1]_output_0_0

.names __vpr__unconn1504 lut_$auto$alumacc.cc:485:replace_alu$455.BB[1]_input_0_1 __vpr__unconn1505 __vpr__unconn1506 __vpr__unconn1507 lut_$auto$alumacc.cc:485:replace_alu$455.BB[1]_output_0_0 
00000 1

.names lut_$auto$alumacc.cc:485:replace_alu$485.BB[1]_input_0_0 __vpr__unconn1508 __vpr__unconn1509 __vpr__unconn1510 __vpr__unconn1511 lut_$auto$alumacc.cc:485:replace_alu$485.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[75]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[75]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[75]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[75]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[75]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[13]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[13]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[13]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[13]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[13]_output_0_0

.names __vpr__unconn1512 __vpr__unconn1513 __vpr__unconn1514 lut_$auto$alumacc.cc:485:replace_alu$449.BB[1]_input_0_3 __vpr__unconn1515 lut_$auto$alumacc.cc:485:replace_alu$449.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[7]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[7]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[7]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[7]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[33]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[33]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[33]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[33]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[33]_output_0_0

.names __vpr__unconn1516 __vpr__unconn1517 __vpr__unconn1518 lut_$auto$alumacc.cc:485:replace_alu$485.BB[3]_input_0_3 __vpr__unconn1519 lut_$auto$alumacc.cc:485:replace_alu$485.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[30]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[30]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[30]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[30]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[30]_output_0_0

.names __vpr__unconn1520 __vpr__unconn1521 __vpr__unconn1522 __vpr__unconn1523 lut_$auto$alumacc.cc:485:replace_alu$485.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$485.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[32]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[32]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[32]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[32]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[32]_output_0_0

.names __vpr__unconn1524 lut_$auto$alumacc.cc:485:replace_alu$485.BB[2]_input_0_1 __vpr__unconn1525 __vpr__unconn1526 __vpr__unconn1527 lut_$auto$alumacc.cc:485:replace_alu$485.BB[2]_output_0_0 
00000 1

.names lut_$abc$128901$abc$45570$li82_li82_input_0_0 __vpr__unconn1528 lut_$abc$128901$abc$45570$li82_li82_input_0_2 lut_$abc$128901$abc$45570$li82_li82_input_0_3 __vpr__unconn1529 lut_$abc$128901$abc$45570$li82_li82_output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[82]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[82]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[82]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[82]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[82]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[51]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[51]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[51]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[51]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[51]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_0 __vpr__unconn1530 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$563.X[0]_output_0_0 
10000 1
10100 1
00010 1
00110 1
00101 1
10101 1
00011 1
10011 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[44]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[44]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[44]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[44]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[49]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[49]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[49]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[49]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[49]_output_0_0

.names __vpr__unconn1531 __vpr__unconn1532 __vpr__unconn1533 __vpr__unconn1534 lut_$auto$alumacc.cc:485:replace_alu$458.BB[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$458.BB[2]_output_0_0 
00000 1

.names lut_$abc$128901$abc$45570$li01_li01_input_0_0 lut_$abc$128901$abc$45570$li01_li01_input_0_1 lut_$abc$128901$abc$45570$li01_li01_input_0_2 lut_$abc$128901$abc$45570$li01_li01_input_0_3 __vpr__unconn1535 lut_$abc$128901$abc$45570$li01_li01_output_0_0 
10000 1
01000 1
10100 1
01100 1
10010 1
01010 1
00110 1
11110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[1]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[1]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[1]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[1]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[1]_output_0_0

.names lut_$abc$128901$abc$45570$li12_li12_input_0_0 __vpr__unconn1536 lut_$abc$128901$abc$45570$li12_li12_input_0_2 lut_$abc$128901$abc$45570$li12_li12_input_0_3 lut_$abc$128901$abc$45570$li12_li12_input_0_4 lut_$abc$128901$abc$45570$li12_li12_output_0_0 
10000 1
10100 1
10010 1
00110 1
00001 1
00101 1
00011 1
10111 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[12]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[12]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[12]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[12]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[12]_output_0_0

.names lut_$abc$128901$abc$45570$li56_li56_input_0_0 __vpr__unconn1537 lut_$abc$128901$abc$45570$li56_li56_input_0_2 lut_$abc$128901$abc$45570$li56_li56_input_0_3 lut_$abc$128901$abc$45570$li56_li56_input_0_4 lut_$abc$128901$abc$45570$li56_li56_output_0_0 
10000 1
00100 1
10010 1
10110 1
00001 1
10101 1
00011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[56]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[56]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[56]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[56]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[56]_output_0_0

.names __vpr__unconn1538 __vpr__unconn1539 __vpr__unconn1540 lut_$auto$alumacc.cc:485:replace_alu$497.BB[3]_input_0_3 __vpr__unconn1541 lut_$auto$alumacc.cc:485:replace_alu$497.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[21]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[21]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[21]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[21]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[11]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[11]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[11]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[11]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[56]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[56]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[56]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[56]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[56]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[23]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[23]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[23]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[23]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[23]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$461.BB[2]_input_0_0 __vpr__unconn1542 __vpr__unconn1543 __vpr__unconn1544 __vpr__unconn1545 lut_$auto$alumacc.cc:485:replace_alu$461.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[12]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[12]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[12]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[12]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[56]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[56]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[56]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[56]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[56]_output_0_0

.names lut_$abc$128901$abc$39355$li0494_li0494_input_0_0 __vpr__unconn1546 lut_$abc$128901$abc$39355$li0494_li0494_input_0_2 lut_$abc$128901$abc$39355$li0494_li0494_input_0_3 __vpr__unconn1547 lut_$abc$128901$abc$39355$li0494_li0494_output_0_0 
00000 1
10000 1
10100 1
00010 1

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[4]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[4]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[4]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[4]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[99]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[99]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[99]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[99]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[99]_output_0_0

.names lut_$abc$128901$new_new_n1652___input_0_0 lut_$abc$128901$new_new_n1652___input_0_1 lut_$abc$128901$new_new_n1652___input_0_2 lut_$abc$128901$new_new_n1652___input_0_3 lut_$abc$128901$new_new_n1652___input_0_4 lut_$abc$128901$new_new_n1652___input_0_5 lut_$abc$128901$new_new_n1652___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
100010 0
010010 0
110010 0
001010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n1651___input_0_0 lut_$abc$128901$new_new_n1651___input_0_1 lut_$abc$128901$new_new_n1651___input_0_2 lut_$abc$128901$new_new_n1651___input_0_3 lut_$abc$128901$new_new_n1651___input_0_4 lut_$abc$128901$new_new_n1651___output_0_0 
10110 1
01110 1
00111 1
11111 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[85]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[85]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[85]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[85]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[85]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[100]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[100]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[100]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[100]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[100]_output_0_0

.names lut_$abc$128901$abc$39355$li0493_li0493_input_0_0 lut_$abc$128901$abc$39355$li0493_li0493_input_0_1 lut_$abc$128901$abc$39355$li0493_li0493_input_0_2 lut_$abc$128901$abc$39355$li0493_li0493_input_0_3 lut_$abc$128901$abc$39355$li0493_li0493_input_0_4 lut_$abc$128901$abc$39355$li0493_li0493_output_0_0 
00000 0
01000 0
01100 0
11100 0
10010 0
11010 0
01110 0
11110 0
00001 0
01001 0
00101 0
10101 0
10011 0
11011 0
00111 0
10111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_1[3]_clock_0_0 \
    D=dffre_u_dct2d.dcto_1[3]_input_0_0 \
    E=dffre_u_dct2d.dcto_1[3]_input_2_0 \
    R=dffre_u_dct2d.dcto_1[3]_input_1_0 \
    Q=dffre_u_dct2d.dcto_1[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[98]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[98]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[98]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[98]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[98]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[84]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[84]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[84]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[84]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[84]_output_0_0

.names lut_$abc$128901$new_new_n1570___input_0_0 lut_$abc$128901$new_new_n1570___input_0_1 lut_$abc$128901$new_new_n1570___input_0_2 lut_$abc$128901$new_new_n1570___input_0_3 lut_$abc$128901$new_new_n1570___input_0_4 lut_$abc$128901$new_new_n1570___input_0_5 lut_$abc$128901$new_new_n1570___output_0_0 
000000 0
100000 0
001000 0
111000 0
000100 0
010100 0
000010 0
110010 0
011010 0
111010 0
101110 0
111110 0
010001 0
110001 0
101001 0
011001 0
100101 0
110101 0
001101 0
101101 0
011101 0
111101 0
100011 0
010011 0
001011 0
101011 0
000111 0
100111 0
010111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1655___input_0_0 lut_$abc$128901$new_new_n1655___input_0_1 lut_$abc$128901$new_new_n1655___input_0_2 lut_$abc$128901$new_new_n1655___input_0_3 lut_$abc$128901$new_new_n1655___input_0_4 lut_$abc$128901$new_new_n1655___input_0_5 lut_$abc$128901$new_new_n1655___output_0_0 
000000 0
010000 0
110000 0
001000 0
000100 0
101100 0
100010 0
101010 0
011010 0
111010 0
100110 0
010110 0
110110 0
001110 0
011110 0
111110 0
000001 0
101001 0
100101 0
101101 0
011101 0
111101 0
100011 0
010011 0
110011 0
001011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0

.names __vpr__unconn1548 lut_$abc$128901$abc$39355$li0042_li0042_input_0_1 lut_$abc$128901$abc$39355$li0042_li0042_input_0_2 lut_$abc$128901$abc$39355$li0042_li0042_input_0_3 __vpr__unconn1549 lut_$abc$128901$abc$39355$li0042_li0042_output_0_0 
00000 1
01000 1
00010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[4]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[4]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[4]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[4]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[71]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[71]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[71]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[71]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[71]_output_0_0

.names lut_$abc$128901$new_new_n2257___input_0_0 lut_$abc$128901$new_new_n2257___input_0_1 lut_$abc$128901$new_new_n2257___input_0_2 lut_$abc$128901$new_new_n2257___input_0_3 lut_$abc$128901$new_new_n2257___input_0_4 lut_$abc$128901$new_new_n2257___input_0_5 lut_$abc$128901$new_new_n2257___output_0_0 
000000 0
110000 0
011000 0
111000 0
000100 0
100100 0
001100 0
111100 0
010010 0
110010 0
101010 0
011010 0
000110 0
110110 0
001110 0
101110 0
010001 0
110001 0
101001 0
011001 0
000101 0
110101 0
101101 0
011101 0
100011 0
010011 0
001011 0
101011 0
010111 0
110111 0
001111 0
101111 0

.names __vpr__unconn1550 lut_$abc$128901$new_new_n2256___input_0_1 lut_$abc$128901$new_new_n2256___input_0_2 lut_$abc$128901$new_new_n2256___input_0_3 __vpr__unconn1551 lut_$abc$128901$new_new_n2256___output_0_0 
00000 1
01100 1
01010 1
00110 1

.names lut_$abc$128901$new_new_n2255___input_0_0 lut_$abc$128901$new_new_n2255___input_0_1 lut_$abc$128901$new_new_n2255___input_0_2 lut_$abc$128901$new_new_n2255___input_0_3 lut_$abc$128901$new_new_n2255___input_0_4 lut_$abc$128901$new_new_n2255___output_0_0 
01000 0
11000 0
00100 0
10100 0
10010 0
01010 0
00110 0
11110 0
00001 0
10001 0
01101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n2252___input_0_0 lut_$abc$128901$new_new_n2252___input_0_1 lut_$abc$128901$new_new_n2252___input_0_2 lut_$abc$128901$new_new_n2252___input_0_3 lut_$abc$128901$new_new_n2252___input_0_4 lut_$abc$128901$new_new_n2252___output_0_0 
11111 1

.names lut_$abc$128901$new_new_n2251___input_0_0 lut_$abc$128901$new_new_n2251___input_0_1 lut_$abc$128901$new_new_n2251___input_0_2 lut_$abc$128901$new_new_n2251___input_0_3 lut_$abc$128901$new_new_n2251___input_0_4 lut_$abc$128901$new_new_n2251___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
00010 1
10010 1
00001 1
10001 1
01001 1
00101 1
00011 1

.names lut_$abc$128901$abc$39355$li0041_li0041_input_0_0 lut_$abc$128901$abc$39355$li0041_li0041_input_0_1 lut_$abc$128901$abc$39355$li0041_li0041_input_0_2 lut_$abc$128901$abc$39355$li0041_li0041_input_0_3 lut_$abc$128901$abc$39355$li0041_li0041_input_0_4 lut_$abc$128901$abc$39355$li0041_li0041_input_0_5 lut_$abc$128901$abc$39355$li0041_li0041_output_0_0 
000000 0
010000 0
110000 0
001000 0
000100 0
001100 0
100010 0
010010 0
110010 0
101010 0
100110 0
101110 0
000001 0
001001 0
011001 0
111001 0
000101 0
010101 0
110101 0
001101 0
011101 0
111101 0
100011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_1[3]_clock_0_0 \
    D=dffre_u_dct1d.dcto_1[3]_input_0_0 \
    E=dffre_u_dct1d.dcto_1[3]_input_2_0 \
    R=dffre_u_dct1d.dcto_1[3]_input_1_0 \
    Q=dffre_u_dct1d.dcto_1[3]_output_0_0

.names lut_$abc$128901$new_new_n2336___input_0_0 lut_$abc$128901$new_new_n2336___input_0_1 lut_$abc$128901$new_new_n2336___input_0_2 lut_$abc$128901$new_new_n2336___input_0_3 lut_$abc$128901$new_new_n2336___input_0_4 lut_$abc$128901$new_new_n2336___output_0_0 
00000 1
10000 1
01000 1
00100 1
10100 1
01100 1
00010 1
00110 1
00001 1
10001 1
01001 1
00101 1
00011 1
11111 1

.names lut_$abc$128901$new_new_n2253___input_0_0 __vpr__unconn1552 lut_$abc$128901$new_new_n2253___input_0_2 __vpr__unconn1553 lut_$abc$128901$new_new_n2253___input_0_4 lut_$abc$128901$new_new_n2253___output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[56]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[56]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[56]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[56]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[56]_output_0_0

.names lut_$abc$128901$abc$45570$li02_li02_input_0_0 lut_$abc$128901$abc$45570$li02_li02_input_0_1 lut_$abc$128901$abc$45570$li02_li02_input_0_2 lut_$abc$128901$abc$45570$li02_li02_input_0_3 lut_$abc$128901$abc$45570$li02_li02_input_0_4 lut_$abc$128901$abc$45570$li02_li02_input_0_5 lut_$abc$128901$abc$45570$li02_li02_output_0_0 
000000 0
010000 0
001000 0
011000 0
100100 0
110100 0
101100 0
111100 0
000010 0
010010 0
001010 0
111010 0
100110 0
110110 0
101110 0
011110 0
000001 0
010001 0
001001 0
111001 0
100101 0
110101 0
101101 0
011101 0
100011 0
110011 0
101011 0
111011 0
000111 0
010111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[2]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[2]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[2]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[2]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[13]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[13]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[13]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[13]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[13]_output_0_0

.names __vpr__unconn1554 __vpr__unconn1555 __vpr__unconn1556 lut_$auto$alumacc.cc:485:replace_alu$467.BB[3]_input_0_3 __vpr__unconn1557 lut_$auto$alumacc.cc:485:replace_alu$467.BB[3]_output_0_0 
00000 1

.names lut_$abc$128901$abc$45570$li46_li46_input_0_0 lut_$abc$128901$abc$45570$li46_li46_input_0_1 lut_$abc$128901$abc$45570$li46_li46_input_0_2 lut_$abc$128901$abc$45570$li46_li46_input_0_3 lut_$abc$128901$abc$45570$li46_li46_input_0_4 lut_$abc$128901$abc$45570$li46_li46_input_0_5 lut_$abc$128901$abc$45570$li46_li46_output_0_0 
000000 0
110000 0
001000 0
111000 0
100100 0
010100 0
101100 0
011100 0
100010 0
110010 0
001010 0
111010 0
000110 0
010110 0
101110 0
011110 0
000001 0
010001 0
001001 0
011001 0
100101 0
110101 0
101101 0
111101 0
000011 0
110011 0
001011 0
011011 0
100111 0
010111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[46]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[46]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[46]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[46]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[46]_output_0_0

.names __vpr__unconn1558 lut_$abc$128901$new_new_n1643___input_0_1 lut_$abc$128901$new_new_n1643___input_0_2 lut_$abc$128901$new_new_n1643___input_0_3 __vpr__unconn1559 lut_$abc$128901$new_new_n1643___output_0_0 
00000 1
00100 1
01100 1
00110 1

.names __vpr__unconn1560 __vpr__unconn1561 __vpr__unconn1562 __vpr__unconn1563 lut_$auto$alumacc.cc:485:replace_alu$464.BB[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$464.BB[3]_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n1641___input_0_0 lut_$abc$128901$new_new_n1641___input_0_1 lut_$abc$128901$new_new_n1641___input_0_2 lut_$abc$128901$new_new_n1641___input_0_3 lut_$abc$128901$new_new_n1641___input_0_4 lut_$abc$128901$new_new_n1641___input_0_5 lut_$abc$128901$new_new_n1641___output_0_0 
000000 0
100000 0
110000 0
011000 0
001100 0
101100 0
111100 0
010110 0
000001 0
010001 0
110001 0
100101 0
001101 0
011101 0
111101 0
101011 0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[51]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[51]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[51]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[51]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[51]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[51]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[51]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[51]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[51]_output_0_0

.names lut_$abc$128901$new_new_n1635___input_0_0 lut_$abc$128901$new_new_n1635___input_0_1 lut_$abc$128901$new_new_n1635___input_0_2 lut_$abc$128901$new_new_n1635___input_0_3 lut_$abc$128901$new_new_n1635___input_0_4 lut_$abc$128901$new_new_n1635___input_0_5 lut_$abc$128901$new_new_n1635___output_0_0 
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
100110 0
010110 0
001110 0
111110 0
100001 0
010001 0
001001 0
111001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1636___input_0_0 lut_$abc$128901$new_new_n1636___input_0_1 lut_$abc$128901$new_new_n1636___input_0_2 lut_$abc$128901$new_new_n1636___input_0_3 lut_$abc$128901$new_new_n1636___input_0_4 lut_$abc$128901$new_new_n1636___output_0_0 
10000 0
01000 0
10100 0
11100 0
00010 0
11010 0
00110 0
01110 0
10001 0
11001 0
00101 0
11101 0
00011 0
01011 0
10111 0
01111 0

.names lut_$abc$128901$abc$39355$li0532_li0532_input_0_0 lut_$abc$128901$abc$39355$li0532_li0532_input_0_1 lut_$abc$128901$abc$39355$li0532_li0532_input_0_2 lut_$abc$128901$abc$39355$li0532_li0532_input_0_3 lut_$abc$128901$abc$39355$li0532_li0532_input_0_4 lut_$abc$128901$abc$39355$li0532_li0532_input_0_5 lut_$abc$128901$abc$39355$li0532_li0532_output_0_0 
010000 0
110000 0
011000 0
111000 0
000100 0
010100 0
010010 0
110010 0
011010 0
111010 0
100110 0
110110 0
001110 0
101110 0
011110 0
111110 0
010001 0
110001 0
011001 0
111001 0
000101 0
010101 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
011011 0
111011 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[8]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[8]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[8]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[8]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[8]_output_0_0

.names lut_$abc$128901$abc$39355$li0531_li0531_input_0_0 lut_$abc$128901$abc$39355$li0531_li0531_input_0_1 lut_$abc$128901$abc$39355$li0531_li0531_input_0_2 lut_$abc$128901$abc$39355$li0531_li0531_input_0_3 lut_$abc$128901$abc$39355$li0531_li0531_input_0_4 lut_$abc$128901$abc$39355$li0531_li0531_output_0_0 
00000 0
10000 0
00100 0
10100 0
00010 0
01010 0
10110 0
11110 0
01001 0
11001 0
01101 0
11101 0
00011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.dcto_3[7]_clock_0_0 \
    D=dffre_u_dct2d.dcto_3[7]_input_0_0 \
    E=dffre_u_dct2d.dcto_3[7]_input_2_0 \
    R=dffre_u_dct2d.dcto_3[7]_input_1_0 \
    Q=dffre_u_dct2d.dcto_3[7]_output_0_0

.names lut_$abc$128901$new_new_n1741___input_0_0 lut_$abc$128901$new_new_n1741___input_0_1 lut_$abc$128901$new_new_n1741___input_0_2 lut_$abc$128901$new_new_n1741___input_0_3 lut_$abc$128901$new_new_n1741___input_0_4 lut_$abc$128901$new_new_n1741___output_0_0 
10000 0
11000 0
10100 0
01100 0
00010 0
01010 0
00110 0
11110 0
00001 0
01001 0
00101 0
11101 0
10011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[80]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[80]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[80]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[80]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[80]_output_0_0

.names lut_$abc$128901$new_new_n1790___input_0_0 lut_$abc$128901$new_new_n1790___input_0_1 __vpr__unconn1564 lut_$abc$128901$new_new_n1790___input_0_3 lut_$abc$128901$new_new_n1790___input_0_4 lut_$abc$128901$new_new_n1790___output_0_0 
00001 1
10001 1
00011 1
10011 1
01011 1

.names lut_$abc$128901$new_new_n1782___input_0_0 lut_$abc$128901$new_new_n1782___input_0_1 lut_$abc$128901$new_new_n1782___input_0_2 lut_$abc$128901$new_new_n1782___input_0_3 lut_$abc$128901$new_new_n1782___input_0_4 lut_$abc$128901$new_new_n1782___input_0_5 lut_$abc$128901$new_new_n1782___output_0_0 
000100 1
010100 1
001100 1
000010 1
010010 1
001010 1
000110 1
010110 1
001110 1
011110 1

.names lut_$abc$128901$new_new_n1792___input_0_0 lut_$abc$128901$new_new_n1792___input_0_1 lut_$abc$128901$new_new_n1792___input_0_2 lut_$abc$128901$new_new_n1792___input_0_3 lut_$abc$128901$new_new_n1792___input_0_4 lut_$abc$128901$new_new_n1792___output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[65]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[65]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[65]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[65]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[65]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[65]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[65]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[65]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[65]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[65]_output_0_0

.names lut_$abc$128901$new_new_n1800___input_0_0 lut_$abc$128901$new_new_n1800___input_0_1 lut_$abc$128901$new_new_n1800___input_0_2 lut_$abc$128901$new_new_n1800___input_0_3 lut_$abc$128901$new_new_n1800___input_0_4 lut_$abc$128901$new_new_n1800___input_0_5 lut_$abc$128901$new_new_n1800___output_0_0 
100000 0
110000 0
001000 0
111000 0
100100 0
010100 0
101100 0
111100 0
100010 0
010010 0
101010 0
111010 0
000110 0
010110 0
101110 0
011110 0
000001 0
110001 0
001001 0
011001 0
100101 0
110101 0
001101 0
111101 0
100011 0
110011 0
001011 0
111011 0
100111 0
010111 0
101111 0
111111 0

.names lut_$abc$128901$abc$39355$li0059_li0059_input_0_0 lut_$abc$128901$abc$39355$li0059_li0059_input_0_1 lut_$abc$128901$abc$39355$li0059_li0059_input_0_2 lut_$abc$128901$abc$39355$li0059_li0059_input_0_3 lut_$abc$128901$abc$39355$li0059_li0059_input_0_4 lut_$abc$128901$abc$39355$li0059_li0059_output_0_0 
00000 0
11000 0
00100 0
11100 0
00010 0
10010 0
01010 0
11010 0
00001 0
11001 0
00101 0
11101 0
00111 0
10111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.dcto_2[5]_clock_0_0 \
    D=dffre_u_dct1d.dcto_2[5]_input_0_0 \
    E=dffre_u_dct1d.dcto_2[5]_input_2_0 \
    R=dffre_u_dct1d.dcto_2[5]_input_1_0 \
    Q=dffre_u_dct1d.dcto_2[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[72]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[72]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[72]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[72]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[72]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[58]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[58]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[58]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[58]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[58]_output_0_0

.names lut_$abc$128901$new_new_n2338___input_0_0 lut_$abc$128901$new_new_n2338___input_0_1 lut_$abc$128901$new_new_n2338___input_0_2 lut_$abc$128901$new_new_n2338___input_0_3 lut_$abc$128901$new_new_n2338___input_0_4 lut_$abc$128901$new_new_n2338___output_0_0 
01000 0
11000 0
00100 0
10100 0
00010 0
10010 0
01110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n2351___input_0_0 lut_$abc$128901$new_new_n2351___input_0_1 lut_$abc$128901$new_new_n2351___input_0_2 lut_$abc$128901$new_new_n2351___input_0_3 lut_$abc$128901$new_new_n2351___input_0_4 lut_$abc$128901$new_new_n2351___input_0_5 lut_$abc$128901$new_new_n2351___output_0_0 
110010 1
101010 1
100110 1
111110 1
110001 1
101001 1
100101 1
111101 1
010011 1
110011 1
001011 1
101011 1
000111 1
100111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n2339___input_0_0 lut_$abc$128901$new_new_n2339___input_0_1 lut_$abc$128901$new_new_n2339___input_0_2 lut_$abc$128901$new_new_n2339___input_0_3 lut_$abc$128901$new_new_n2339___input_0_4 lut_$abc$128901$new_new_n2339___input_0_5 lut_$abc$128901$new_new_n2339___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
000010 0
100010 0
011010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
100101 0
011101 0
111101 0
000011 0
110011 0
101011 0
011011 0
010111 0
110111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n2343___input_0_0 lut_$abc$128901$new_new_n2343___input_0_1 lut_$abc$128901$new_new_n2343___input_0_2 lut_$abc$128901$new_new_n2343___input_0_3 lut_$abc$128901$new_new_n2343___input_0_4 lut_$abc$128901$new_new_n2343___input_0_5 lut_$abc$128901$new_new_n2343___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
110100 0
011100 0
111100 0
000010 0
100010 0
001010 0
111010 0
000110 0
110110 0
011110 0
111110 0
100001 0
010001 0
001001 0
101001 0
010101 0
110101 0
101101 0
011101 0
000011 0
110011 0
011011 0
111011 0
010111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2348___input_0_0 lut_$abc$128901$new_new_n2348___input_0_1 lut_$abc$128901$new_new_n2348___input_0_2 lut_$abc$128901$new_new_n2348___input_0_3 lut_$abc$128901$new_new_n2348___input_0_4 lut_$abc$128901$new_new_n2348___input_0_5 lut_$abc$128901$new_new_n2348___output_0_0 
000000 0
100000 0
101000 0
011000 0
100100 0
010100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
010110 0
110110 0
001110 0
101110 0
100001 0
010001 0
011001 0
111001 0
010101 0
110101 0
001101 0
111101 0
010011 0
110011 0
001011 0
101011 0
000111 0
100111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n2350___input_0_0 lut_$abc$128901$new_new_n2350___input_0_1 lut_$abc$128901$new_new_n2350___input_0_2 lut_$abc$128901$new_new_n2350___input_0_3 lut_$abc$128901$new_new_n2350___input_0_4 lut_$abc$128901$new_new_n2350___input_0_5 lut_$abc$128901$new_new_n2350___output_0_0 
110000 0
001000 0
100100 0
010100 0
000010 0
111010 0
101110 0
011110 0
000001 0
111001 0
101101 0
011101 0
110011 0
001011 0
100111 0
010111 0

.names lut_$abc$128901$abc$45570$li81_li81_input_0_0 lut_$abc$128901$abc$45570$li81_li81_input_0_1 lut_$abc$128901$abc$45570$li81_li81_input_0_2 lut_$abc$128901$abc$45570$li81_li81_input_0_3 lut_$abc$128901$abc$45570$li81_li81_input_0_4 lut_$abc$128901$abc$45570$li81_li81_output_0_0 
01000 0
00100 0
10100 0
11100 0
00010 0
10010 0
11010 0
01110 0
00001 0
01001 0
11001 0
10101 0
10011 0
00111 0
01111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[81]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[81]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[81]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[81]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[81]_output_0_0

.names lut_$abc$128901$abc$45570$li80_li80_input_0_0 lut_$abc$128901$abc$45570$li80_li80_input_0_1 __vpr__unconn1565 __vpr__unconn1566 lut_$abc$128901$abc$45570$li80_li80_input_0_4 lut_$abc$128901$abc$45570$li80_li80_output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[80]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[80]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[80]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[80]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[80]_output_0_0

.names lut_$abc$128901$new_new_n2093___input_0_0 lut_$abc$128901$new_new_n2093___input_0_1 lut_$abc$128901$new_new_n2093___input_0_2 lut_$abc$128901$new_new_n2093___input_0_3 lut_$abc$128901$new_new_n2093___input_0_4 lut_$abc$128901$new_new_n2093___input_0_5 lut_$abc$128901$new_new_n2093___output_0_0 
010000 0
001000 0
011000 0
001100 0
011100 0
011010 0
000001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
010101 0
001101 0
101101 0
011101 0
111101 0
000011 0
010011 0
001011 0
011011 0
111011 0
000111 0
010111 0
001111 0
011111 0

.names lut_$abc$128901$abc$45570$li79_li79_input_0_0 lut_$abc$128901$abc$45570$li79_li79_input_0_1 lut_$abc$128901$abc$45570$li79_li79_input_0_2 lut_$abc$128901$abc$45570$li79_li79_input_0_3 lut_$abc$128901$abc$45570$li79_li79_input_0_4 lut_$abc$128901$abc$45570$li79_li79_input_0_5 lut_$abc$128901$abc$45570$li79_li79_output_0_0 
000000 0
100000 0
110000 0
101000 0
010100 0
001100 0
011100 0
111100 0
010010 0
001010 0
011010 0
111010 0
000110 0
100110 0
110110 0
101110 0
000001 0
100001 0
010001 0
110001 0
101001 0
111001 0
001101 0
011101 0
001011 0
011011 0
000111 0
100111 0
010111 0
110111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[79]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[79]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[79]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[79]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[79]_output_0_0

.names lut_$abc$128901$abc$45570$li35_li35_input_0_0 lut_$abc$128901$abc$45570$li35_li35_input_0_1 lut_$abc$128901$abc$45570$li35_li35_input_0_2 lut_$abc$128901$abc$45570$li35_li35_input_0_3 lut_$abc$128901$abc$45570$li35_li35_input_0_4 lut_$abc$128901$abc$45570$li35_li35_input_0_5 lut_$abc$128901$abc$45570$li35_li35_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
110110 0
101110 0
111110 0
100001 0
110001 0
101001 0
111001 0
100101 0
110101 0
101101 0
011101 0
100011 0
110011 0
001011 0
011011 0
100111 0
010111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[35]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[35]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[35]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[35]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[35]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[42]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[42]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[42]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[42]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[42]_output_0_0

.names __vpr__unconn1567 __vpr__unconn1568 __vpr__unconn1569 lut_$auto$alumacc.cc:485:replace_alu$473.BB[0]_input_0_3 __vpr__unconn1570 lut_$auto$alumacc.cc:485:replace_alu$473.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[48]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[48]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[48]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[48]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[48]_output_0_0

.names __vpr__unconn1571 __vpr__unconn1572 __vpr__unconn1573 lut_$auto$alumacc.cc:485:replace_alu$467.BB[0]_input_0_3 __vpr__unconn1574 lut_$auto$alumacc.cc:485:replace_alu$467.BB[0]_output_0_0 
00000 1

.names __vpr__unconn1575 __vpr__unconn1576 __vpr__unconn1577 __vpr__unconn1578 lut_$auto$alumacc.cc:485:replace_alu$464.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$464.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[48]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[48]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[48]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[48]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[48]_output_0_0

.names __vpr__unconn1579 __vpr__unconn1580 __vpr__unconn1581 __vpr__unconn1582 lut_$auto$alumacc.cc:485:replace_alu$479.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$479.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[36]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[36]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[36]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[36]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[36]_output_0_0

.names lut_$abc$128901$abc$45996$li13_li13_input_0_0 lut_$abc$128901$abc$45996$li13_li13_input_0_1 lut_$abc$128901$abc$45996$li13_li13_input_0_2 lut_$abc$128901$abc$45996$li13_li13_input_0_3 lut_$abc$128901$abc$45996$li13_li13_input_0_4 lut_$abc$128901$abc$45996$li13_li13_output_0_0 
00000 0
10000 0
11000 0
10100 0
01010 0
00110 0
01110 0
11110 0
01001 0
00101 0
01101 0
11101 0
00011 0
10011 0
11011 0
10111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[13]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[13]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[13]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[13]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[13]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[13]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[13]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[13]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[13]_output_0_0

.names lut_$abc$128901$abc$45996$li54_li54_input_0_0 lut_$abc$128901$abc$45996$li54_li54_input_0_1 lut_$abc$128901$abc$45996$li54_li54_input_0_2 __vpr__unconn1583 __vpr__unconn1584 lut_$abc$128901$abc$45996$li54_li54_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[57]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[57]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[57]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[57]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[57]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[66]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[66]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[66]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[66]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[66]_output_0_0

.names __vpr__unconn1585 lut_$abc$128901$abc$45996$li46_li46_input_0_1 lut_$abc$128901$abc$45996$li46_li46_input_0_2 __vpr__unconn1586 lut_$abc$128901$abc$45996$li46_li46_input_0_4 lut_$abc$128901$abc$45996$li46_li46_output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[48]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[48]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[48]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[48]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[30]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[30]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[30]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[30]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[30]_output_0_0

.names lut_$abc$128901$abc$45996$li47_li47_input_0_0 lut_$abc$128901$abc$45996$li47_li47_input_0_1 lut_$abc$128901$abc$45996$li47_li47_input_0_2 lut_$abc$128901$abc$45996$li47_li47_input_0_3 lut_$abc$128901$abc$45996$li47_li47_input_0_4 lut_$abc$128901$abc$45996$li47_li47_output_0_0 
10000 0
11000 0
00100 0
11100 0
00010 0
11010 0
00110 0
01110 0
00001 0
01001 0
10101 0
01101 0
10011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[49]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[49]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[49]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[49]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[12]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[12]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[12]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[12]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[22]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[22]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[22]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[22]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[21]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[21]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[21]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[21]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[21]_output_0_0

.names lut_$abc$128901$abc$46691$li02_li02_input_0_0 lut_$abc$128901$abc$46691$li02_li02_input_0_1 __vpr__unconn1587 lut_$abc$128901$abc$46691$li02_li02_input_0_3 __vpr__unconn1588 lut_$abc$128901$abc$46691$li02_li02_output_0_0 
11000 1
00010 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct1d.inpcnt_reg[2]_clock_0_0 \
    D=dffre_u_dct1d.inpcnt_reg[2]_input_0_0 \
    E=dffre_u_dct1d.inpcnt_reg[2]_input_2_0 \
    R=dffre_u_dct1d.inpcnt_reg[2]_input_1_0 \
    Q=dffre_u_dct1d.inpcnt_reg[2]_output_0_0

.names lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_0 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_1 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_2 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_input_0_3 __vpr__unconn1589 lut_$abc$128901$abc$14444$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$80_output_0_0 
11110 1

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[64]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[64]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[64]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[64]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[64]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[65]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[65]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[65]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[65]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[65]_output_0_0

.names lut_$abc$128901$abc$46691$li01_li01_input_0_0 __vpr__unconn1590 __vpr__unconn1591 lut_$abc$128901$abc$46691$li01_li01_input_0_3 __vpr__unconn1592 lut_$abc$128901$abc$46691$li01_li01_output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.inpcnt_reg[1]_clock_0_0 \
    D=dffre_u_dct1d.inpcnt_reg[1]_input_0_0 \
    E=dffre_u_dct1d.inpcnt_reg[1]_input_2_0 \
    R=dffre_u_dct1d.inpcnt_reg[1]_input_1_0 \
    Q=dffre_u_dct1d.inpcnt_reg[1]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$506.X[0]_input_0_0 __vpr__unconn1593 __vpr__unconn1594 __vpr__unconn1595 __vpr__unconn1596 lut_$auto$alumacc.cc:485:replace_alu$506.X[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.inpcnt_reg[0]_clock_0_0 \
    D=dffre_u_dct1d.inpcnt_reg[0]_input_0_0 \
    E=dffre_u_dct1d.inpcnt_reg[0]_input_2_0 \
    R=dffre_u_dct1d.inpcnt_reg[0]_input_1_0 \
    Q=dffre_u_dct1d.inpcnt_reg[0]_output_0_0

.names lut_$abc$128901$abc$45996$li22_li22_input_0_0 lut_$abc$128901$abc$45996$li22_li22_input_0_1 lut_$abc$128901$abc$45996$li22_li22_input_0_2 lut_$abc$128901$abc$45996$li22_li22_input_0_3 lut_$abc$128901$abc$45996$li22_li22_input_0_4 lut_$abc$128901$abc$45996$li22_li22_output_0_0 
00000 0
01000 0
10100 0
01100 0
10010 0
01010 0
10110 0
11110 0
10001 0
11001 0
00101 0
11101 0
00011 0
11011 0
00111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[22]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[22]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[22]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[22]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[22]_output_0_0

.names __vpr__unconn1597 lut_$auto$alumacc.cc:485:replace_alu$410.BB[1]_input_0_1 __vpr__unconn1598 __vpr__unconn1599 __vpr__unconn1600 lut_$auto$alumacc.cc:485:replace_alu$410.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[25]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[25]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[25]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[25]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[25]_output_0_0

.names lut_$abc$128901$abc$45996$li55_li55_input_0_0 lut_$abc$128901$abc$45996$li55_li55_input_0_1 lut_$abc$128901$abc$45996$li55_li55_input_0_2 lut_$abc$128901$abc$45996$li55_li55_input_0_3 lut_$abc$128901$abc$45996$li55_li55_input_0_4 lut_$abc$128901$abc$45996$li55_li55_output_0_0 
10000 0
00100 0
10100 0
11100 0
00010 0
01010 0
11010 0
01110 0
00001 0
01001 0
11001 0
01101 0
10011 0
00111 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[58]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[58]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[58]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[58]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[58]_output_0_0

.names __vpr__unconn1601 __vpr__unconn1602 lut_$auto$alumacc.cc:485:replace_alu$401.BB[1]_input_0_2 __vpr__unconn1603 __vpr__unconn1604 lut_$auto$alumacc.cc:485:replace_alu$401.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[37]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[37]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[37]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[37]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[25]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[25]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[25]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[25]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[25]_output_0_0

.names __vpr__unconn1605 __vpr__unconn1606 __vpr__unconn1607 lut_$auto$alumacc.cc:485:replace_alu$413.BB[1]_input_0_3 __vpr__unconn1608 lut_$auto$alumacc.cc:485:replace_alu$413.BB[1]_output_0_0 
00000 1

.names lut_$abc$128901$abc$45996$li53_li53_input_0_0 lut_$abc$128901$abc$45996$li53_li53_input_0_1 lut_$abc$128901$abc$45996$li53_li53_input_0_2 lut_$abc$128901$abc$45996$li53_li53_input_0_3 lut_$abc$128901$abc$45996$li53_li53_input_0_4 lut_$abc$128901$abc$45996$li53_li53_input_0_5 lut_$abc$128901$abc$45996$li53_li53_output_0_0 
000000 0
010000 0
001000 0
011000 0
100100 0
110100 0
001100 0
011100 0
100010 0
110010 0
101010 0
111010 0
000110 0
010110 0
101110 0
111110 0
100001 0
010001 0
001001 0
011001 0
100101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
111011 0
000111 0
010111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[56]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[56]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[56]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[56]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[56]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[37]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[37]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[37]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[37]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[37]_output_0_0

.names __vpr__unconn1609 __vpr__unconn1610 __vpr__unconn1611 __vpr__unconn1612 lut_$auto$alumacc.cc:485:replace_alu$398.BB[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$398.BB[1]_output_0_0 
00000 1

.names lut_$abc$128901$abc$45996$li20_li20_input_0_0 lut_$abc$128901$abc$45996$li20_li20_input_0_1 lut_$abc$128901$abc$45996$li20_li20_input_0_2 lut_$abc$128901$abc$45996$li20_li20_input_0_3 lut_$abc$128901$abc$45996$li20_li20_input_0_4 lut_$abc$128901$abc$45996$li20_li20_input_0_5 lut_$abc$128901$abc$45996$li20_li20_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
110100 0
001100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
010110 0
101110 0
011110 0
000001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
111101 0
100011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[20]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[20]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[20]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[20]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[20]_output_0_0

.names lut_$abc$128901$abc$45996$li31_li31_input_0_0 lut_$abc$128901$abc$45996$li31_li31_input_0_1 lut_$abc$128901$abc$45996$li31_li31_input_0_2 lut_$abc$128901$abc$45996$li31_li31_input_0_3 lut_$abc$128901$abc$45996$li31_li31_input_0_4 lut_$abc$128901$abc$45996$li31_li31_output_0_0 
00000 0
01000 0
11000 0
10100 0
10010 0
00110 0
01110 0
11110 0
01001 0
00101 0
10101 0
11101 0
00011 0
10011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[31]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[31]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[31]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[31]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[31]_output_0_0

.names __vpr__unconn1613 __vpr__unconn1614 lut_$abc$128901$abc$45996$li62_li62_input_0_2 lut_$abc$128901$abc$45996$li62_li62_input_0_3 lut_$abc$128901$abc$45996$li62_li62_input_0_4 lut_$abc$128901$abc$45996$li62_li62_output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[66]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[66]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[66]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[66]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[66]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[30]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[30]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[30]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[30]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[30]_output_0_0

.names __vpr__unconn1615 lut_$auto$alumacc.cc:485:replace_alu$410.BB[0]_input_0_1 __vpr__unconn1616 __vpr__unconn1617 __vpr__unconn1618 lut_$auto$alumacc.cc:485:replace_alu$410.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[24]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[24]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[24]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[24]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[24]_output_0_0

.names __vpr__unconn1619 __vpr__unconn1620 __vpr__unconn1621 __vpr__unconn1622 lut_$auto$alumacc.cc:485:replace_alu$398.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$398.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[36]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[36]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[36]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[36]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[36]_output_0_0

.names __vpr__unconn1623 lut_$auto$alumacc.cc:485:replace_alu$407.BB[0]_input_0_1 __vpr__unconn1624 __vpr__unconn1625 __vpr__unconn1626 lut_$auto$alumacc.cc:485:replace_alu$407.BB[0]_output_0_0 
00000 1

.names __vpr__unconn1627 __vpr__unconn1628 lut_$auto$alumacc.cc:485:replace_alu$401.BB[0]_input_0_2 __vpr__unconn1629 __vpr__unconn1630 lut_$auto$alumacc.cc:485:replace_alu$401.BB[0]_output_0_0 
00000 1

.names lut_$abc$128901$abc$45996$li61_li61_input_0_0 lut_$abc$128901$abc$45996$li61_li61_input_0_1 lut_$abc$128901$abc$45996$li61_li61_input_0_2 lut_$abc$128901$abc$45996$li61_li61_input_0_3 lut_$abc$128901$abc$45996$li61_li61_input_0_4 lut_$abc$128901$abc$45996$li61_li61_input_0_5 lut_$abc$128901$abc$45996$li61_li61_output_0_0 
000000 0
100000 0
110000 0
001000 0
101000 0
011000 0
111000 0
001100 0
101100 0
111100 0
010010 0
000110 0
100110 0
010110 0
110110 0
011110 0
010001 0
000101 0
100101 0
010101 0
110101 0
011101 0
000011 0
100011 0
110011 0
001011 0
101011 0
011011 0
111011 0
001111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[65]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[65]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[65]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[65]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[65]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[36]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[36]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[36]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[36]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[36]_output_0_0

.names __vpr__unconn1631 lut_$abc$128901$abc$45996$li60_li60_input_0_1 lut_$abc$128901$abc$45996$li60_li60_input_0_2 lut_$abc$128901$abc$45996$li60_li60_input_0_3 lut_$abc$128901$abc$45996$li60_li60_input_0_4 lut_$abc$128901$abc$45996$li60_li60_output_0_0 
01000 1
01100 1
00010 1
01110 1
00001 1
00101 1
01011 1
00111 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[64]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[64]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[64]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[64]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[64]_output_0_0

.names lut_$abc$128901$abc$45996$li29_li29_input_0_0 lut_$abc$128901$abc$45996$li29_li29_input_0_1 lut_$abc$128901$abc$45996$li29_li29_input_0_2 lut_$abc$128901$abc$45996$li29_li29_input_0_3 lut_$abc$128901$abc$45996$li29_li29_input_0_4 lut_$abc$128901$abc$45996$li29_li29_input_0_5 lut_$abc$128901$abc$45996$li29_li29_output_0_0 
000000 0
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
111100 0
000010 0
100010 0
011010 0
111010 0
000110 0
101110 0
011110 0
111110 0
001001 0
101001 0
011001 0
111001 0
110101 0
001101 0
101101 0
011101 0
010011 0
110011 0
001011 0
101011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[29]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[29]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[29]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[29]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[29]_output_0_0

.names lut_$abc$128901$abc$47083$li2_li2_input_0_0 lut_$abc$128901$abc$47083$li2_li2_input_0_1 lut_$abc$128901$abc$47083$li2_li2_input_0_2 lut_$abc$128901$abc$47083$li2_li2_input_0_3 lut_$abc$128901$abc$47083$li2_li2_input_0_4 lut_$abc$128901$abc$47083$li2_li2_output_0_0 
11000 1
00001 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.colr_reg[2]_clock_0_0 \
    D=dffre_u_dct2d.colr_reg[2]_input_0_0 \
    E=dffre_u_dct2d.colr_reg[2]_input_2_0 \
    R=dffre_u_dct2d.colr_reg[2]_input_1_0 \
    Q=dffre_u_dct2d.colr_reg[2]_output_0_0

.names lut_$abc$128901$abc$47083$li0_li0_input_0_0 __vpr__unconn1632 lut_$abc$128901$abc$47083$li0_li0_input_0_2 lut_$abc$128901$abc$47083$li0_li0_input_0_3 __vpr__unconn1633 lut_$abc$128901$abc$47083$li0_li0_output_0_0 
00000 1
00010 1
10010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_u_dct2d.colr_reg[0]_clock_0_0 \
    D=dffre_u_dct2d.colr_reg[0]_input_0_0 \
    E=dffre_u_dct2d.colr_reg[0]_input_2_0 \
    R=dffre_u_dct2d.colr_reg[0]_input_1_0 \
    Q=dffre_u_dct2d.colr_reg[0]_output_0_0

.names __vpr__unconn1634 __vpr__unconn1635 __vpr__unconn1636 lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_input_0_3 lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_input_0_4 lut_$abc$128901$abc$22949$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$210_output_0_0 
00001 1

.names lut_$abc$128901$abc$47083$li5_li5_input_0_0 lut_$abc$128901$abc$47083$li5_li5_input_0_1 lut_$abc$128901$abc$47083$li5_li5_input_0_2 lut_$abc$128901$abc$47083$li5_li5_input_0_3 lut_$abc$128901$abc$47083$li5_li5_input_0_4 lut_$abc$128901$abc$47083$li5_li5_output_0_0 
01000 1
11000 1
10100 1
01100 1
01010 1
11010 1
10110 1
01110 1
01011 1
11011 1
10111 1
01111 1

.subckt dffre \
    C=dffre_u_dct2d.colram_reg[2]_clock_0_0 \
    D=dffre_u_dct2d.colram_reg[2]_input_0_0 \
    E=dffre_u_dct2d.colram_reg[2]_input_2_0 \
    R=dffre_u_dct2d.colram_reg[2]_input_1_0 \
    Q=dffre_u_dct2d.colram_reg[2]_output_0_0

.names __vpr__unconn1637 __vpr__unconn1638 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_input_0_2 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_input_0_3 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_input_0_4 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$310_output_0_0 
00010 1
00110 1
00101 1
00011 1
00111 1

.names lut_$abc$128901$abc$47083$li1_li1_input_0_0 lut_$abc$128901$abc$47083$li1_li1_input_0_1 lut_$abc$128901$abc$47083$li1_li1_input_0_2 lut_$abc$128901$abc$47083$li1_li1_input_0_3 __vpr__unconn1639 lut_$abc$128901$abc$47083$li1_li1_output_0_0 
10000 1
01000 1

.subckt dffre \
    C=dffre_u_dct2d.colr_reg[1]_clock_0_0 \
    D=dffre_u_dct2d.colr_reg[1]_input_0_0 \
    E=dffre_u_dct2d.colr_reg[1]_input_2_0 \
    R=dffre_u_dct2d.colr_reg[1]_input_1_0 \
    Q=dffre_u_dct2d.colr_reg[1]_output_0_0

.names lut_$abc$128901$new_new_n2225___input_0_0 lut_$abc$128901$new_new_n2225___input_0_1 lut_$abc$128901$new_new_n2225___input_0_2 lut_$abc$128901$new_new_n2225___input_0_3 lut_$abc$128901$new_new_n2225___input_0_4 lut_$abc$128901$new_new_n2225___input_0_5 lut_$abc$128901$new_new_n2225___output_0_0 
111111 1

.names lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$198_input_0_0 __vpr__unconn1640 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$198_input_0_2 __vpr__unconn1641 __vpr__unconn1642 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$198_output_0_0 
10100 1

.names lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_input_0_0 __vpr__unconn1643 __vpr__unconn1644 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_input_0_3 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_input_0_4 lut_$abc$128901$abc$23007$auto$opt_dff.cc:195:make_patterns_logic$315_output_0_0 
10000 1
10010 1
00001 1
10001 1
10011 1

.subckt dffre \
    C=dffre_u_dct2d.dataready_2_reg_clock_0_0 \
    D=dffre_u_dct2d.dataready_2_reg_input_0_0 \
    E=dffre_u_dct2d.dataready_2_reg_input_2_0 \
    R=dffre_u_dct2d.dataready_2_reg_input_1_0 \
    Q=dffre_u_dct2d.dataready_2_reg_output_0_0

.names __vpr__unconn1645 __vpr__unconn1646 __vpr__unconn1647 lut_$abc$128901$abc$39340$li0_li0_input_0_3 __vpr__unconn1648 lut_$abc$128901$abc$39340$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.dataready_clock_0_0 \
    D=dffre_u_dct2d.dataready_input_0_0 \
    E=dffre_u_dct2d.dataready_input_2_0 \
    R=dffre_u_dct2d.dataready_input_1_0 \
    Q=dffre_u_dct2d.dataready_output_0_0

.subckt dffre \
    C=dffre_u_dbufctl.wmemsel_clock_0_0 \
    D=dffre_u_dbufctl.wmemsel_input_0_0 \
    E=dffre_u_dbufctl.wmemsel_input_2_0 \
    R=dffre_u_dbufctl.wmemsel_input_1_0 \
    Q=dffre_u_dbufctl.wmemsel_output_0_0

.names __vpr__unconn1649 __vpr__unconn1650 lut_u2_ram.we_input_0_2 lut_u2_ram.we_input_0_3 __vpr__unconn1651 lut_u2_ram.we_output_0_0 
00110 1

.subckt dffre \
    C=dffre_u_dbufctl.memswitchwr_reg_clock_0_0 \
    D=dffre_u_dbufctl.memswitchwr_reg_input_0_0 \
    E=dffre_u_dbufctl.memswitchwr_reg_input_2_0 \
    R=dffre_u_dbufctl.memswitchwr_reg_input_1_0 \
    Q=dffre_u_dbufctl.memswitchwr_reg_output_0_0

.names __vpr__unconn1652 lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_input_0_1 lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_input_0_2 __vpr__unconn1653 lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_input_0_4 lut_$abc$128901$abc$23069$auto$opt_dff.cc:195:make_patterns_logic$342_output_0_0 
01000 1
00100 1
01100 1
00001 1
01001 1
01101 1

.names lut_$abc$128901$abc$45996$li39_li39_input_0_0 lut_$abc$128901$abc$45996$li39_li39_input_0_1 lut_$abc$128901$abc$45996$li39_li39_input_0_2 lut_$abc$128901$abc$45996$li39_li39_input_0_3 lut_$abc$128901$abc$45996$li39_li39_input_0_4 lut_$abc$128901$abc$45996$li39_li39_output_0_0 
10000 0
01000 0
01100 0
11100 0
00010 0
11010 0
00110 0
10110 0
00001 0
10001 0
10101 0
01101 0
01011 0
11011 0
00111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[40]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[40]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[40]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[40]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[42]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[42]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[42]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[42]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[42]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[14]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[14]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[14]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[14]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[14]_output_0_0

.names __vpr__unconn1654 __vpr__unconn1655 lut_$auto$alumacc.cc:485:replace_alu$410.BB[3]_input_0_2 __vpr__unconn1656 __vpr__unconn1657 lut_$auto$alumacc.cc:485:replace_alu$410.BB[3]_output_0_0 
00000 1

.names __vpr__unconn1658 lut_$auto$alumacc.cc:485:replace_alu$413.BB[2]_input_0_1 __vpr__unconn1659 __vpr__unconn1660 __vpr__unconn1661 lut_$auto$alumacc.cc:485:replace_alu$413.BB[2]_output_0_0 
00000 1

.names __vpr__unconn1662 lut_$auto$alumacc.cc:485:replace_alu$410.BB[2]_input_0_1 __vpr__unconn1663 __vpr__unconn1664 __vpr__unconn1665 lut_$auto$alumacc.cc:485:replace_alu$410.BB[2]_output_0_0 
00000 1

.names lut_$auto$alumacc.cc:485:replace_alu$425.BB[2]_input_0_0 __vpr__unconn1666 __vpr__unconn1667 __vpr__unconn1668 __vpr__unconn1669 lut_$auto$alumacc.cc:485:replace_alu$425.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[15]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[15]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[15]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[15]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[15]_output_0_0

.names __vpr__unconn1670 __vpr__unconn1671 __vpr__unconn1672 lut_$auto$alumacc.cc:485:replace_alu$425.BB[3]_input_0_3 __vpr__unconn1673 lut_$auto$alumacc.cc:485:replace_alu$425.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[27]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[27]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[27]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[27]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[27]_output_0_0

.names __vpr__unconn1674 __vpr__unconn1675 __vpr__unconn1676 lut_$auto$alumacc.cc:485:replace_alu$413.BB[3]_input_0_3 __vpr__unconn1677 lut_$auto$alumacc.cc:485:replace_alu$413.BB[3]_output_0_0 
00000 1

.names __vpr__unconn1678 __vpr__unconn1679 __vpr__unconn1680 __vpr__unconn1681 lut_$auto$alumacc.cc:485:replace_alu$431.BB[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$431.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[9]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[9]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[9]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[9]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[3]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[3]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[3]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[3]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[3]_output_0_0

.names __vpr__unconn1682 __vpr__unconn1683 __vpr__unconn1684 __vpr__unconn1685 lut_$auto$alumacc.cc:485:replace_alu$437.BB[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$437.BB[3]_output_0_0 
00000 1

.names __vpr__unconn1686 lut_$abc$128901$abc$45570$li36_li36_input_0_1 lut_$abc$128901$abc$45570$li36_li36_input_0_2 lut_$abc$128901$abc$45570$li36_li36_input_0_3 __vpr__unconn1687 lut_$abc$128901$abc$45570$li36_li36_output_0_0 
00000 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[36]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[36]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[36]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[36]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[42]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[42]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[42]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[42]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[42]_output_0_0

.names __vpr__unconn1688 lut_$auto$alumacc.cc:485:replace_alu$488.BB[0]_input_0_1 __vpr__unconn1689 __vpr__unconn1690 __vpr__unconn1691 lut_$auto$alumacc.cc:485:replace_alu$488.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[24]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[24]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[24]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[24]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[42]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[42]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[42]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[42]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[42]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$470.BB[0]_input_0_0 __vpr__unconn1692 __vpr__unconn1693 __vpr__unconn1694 __vpr__unconn1695 lut_$auto$alumacc.cc:485:replace_alu$470.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[38]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[38]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[38]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[38]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[38]_output_0_0

.names __vpr__unconn1696 __vpr__unconn1697 __vpr__unconn1698 __vpr__unconn1699 lut_$auto$alumacc.cc:485:replace_alu$476.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$476.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[0]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[0]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[0]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[0]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[0]_output_0_0

.names __vpr__unconn1700 __vpr__unconn1701 __vpr__unconn1702 lut_$auto$alumacc.cc:485:replace_alu$452.BB[0]_input_0_3 __vpr__unconn1703 lut_$auto$alumacc.cc:485:replace_alu$452.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[6]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[6]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[6]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[6]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[6]_output_0_0

.names __vpr__unconn1704 __vpr__unconn1705 __vpr__unconn1706 lut_$auto$alumacc.cc:485:replace_alu$446.BB[0]_input_0_3 __vpr__unconn1707 lut_$auto$alumacc.cc:485:replace_alu$446.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[36]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[36]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[36]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[36]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[37]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[37]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[37]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[37]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[30]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[30]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[30]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[30]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[30]_output_0_0

.names __vpr__unconn1708 __vpr__unconn1709 __vpr__unconn1710 __vpr__unconn1711 lut_$auto$alumacc.cc:485:replace_alu$482.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$482.BB[0]_output_0_0 
00000 1

.names __vpr__unconn1712 lut_$abc$128901$abc$46969$li11_li11_input_0_1 __vpr__unconn1713 __vpr__unconn1714 lut_$abc$128901$abc$46969$li11_li11_input_0_4 lut_$abc$128901$abc$46969$li11_li11_output_0_0 
01000 1
00001 1
01001 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[5]_output_0_0

.names lut_$abc$128901$abc$46969$li07_li07_input_0_0 __vpr__unconn1715 __vpr__unconn1716 lut_$abc$128901$abc$46969$li07_li07_input_0_3 lut_$abc$128901$abc$46969$li07_li07_input_0_4 lut_$abc$128901$abc$46969$li07_li07_output_0_0 
00000 1
10010 1
00001 1
10001 1
00011 1
10011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[1]_output_0_0

.names lut_$abc$128901$new_new_n2199___input_0_0 lut_$abc$128901$new_new_n2199___input_0_1 lut_$abc$128901$new_new_n2199___input_0_2 lut_$abc$128901$new_new_n2199___input_0_3 lut_$abc$128901$new_new_n2199___input_0_4 lut_$abc$128901$new_new_n2199___input_0_5 lut_$abc$128901$new_new_n2199___output_0_0 
100000 0
010000 0
110000 0
001000 0
000100 0
100100 0
010100 0
110100 0
000010 0
100010 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
000001 0
100001 0
010001 0
110001 0
000101 0
100101 0
010101 0
110101 0
000011 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
110111 0

.names lut_$abc$128901$abc$46969$li10_li10_input_0_0 lut_$abc$128901$abc$46969$li10_li10_input_0_1 lut_$abc$128901$abc$46969$li10_li10_input_0_2 lut_$abc$128901$abc$46969$li10_li10_input_0_3 lut_$abc$128901$abc$46969$li10_li10_input_0_4 lut_$abc$128901$abc$46969$li10_li10_input_0_5 lut_$abc$128901$abc$46969$li10_li10_output_0_0 
100000 0
010000 0
000100 0
100100 0
000010 0
100010 0
000110 0
100110 0
000001 0
100001 0
000101 0
100101 0
000011 0
100011 0
000111 0
100111 0

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[4]_output_0_0

.names lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_0 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_1 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_2 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_3 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_4 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_input_0_5 lut_$abc$128901$abc$23034$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$94_output_0_0 
110010 1

.names lut_$abc$128901$abc$46969$li03_li03_input_0_0 __vpr__unconn1717 __vpr__unconn1718 __vpr__unconn1719 lut_$abc$128901$abc$46969$li03_li03_input_0_4 lut_$abc$128901$abc$46969$li03_li03_output_0_0 
10000 1
00001 1
10001 1

.subckt dffre \
    C=dffre_u_dct1d.col_reg[0]_clock_0_0 \
    D=dffre_u_dct1d.col_reg[0]_input_0_0 \
    E=dffre_u_dct1d.col_reg[0]_input_2_0 \
    R=dffre_u_dct1d.col_reg[0]_input_1_0 \
    Q=dffre_u_dct1d.col_reg[0]_output_0_0

.names lut_$abc$128901$abc$46969$li06_li06_input_0_0 lut_$abc$128901$abc$46969$li06_li06_input_0_1 __vpr__unconn1720 __vpr__unconn1721 __vpr__unconn1722 lut_$abc$128901$abc$46969$li06_li06_output_0_0 
00000 1
10000 1
11000 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[0]_output_0_0

.names lut_$abc$128901$abc$46969$li09_li09_input_0_0 lut_$abc$128901$abc$46969$li09_li09_input_0_1 lut_$abc$128901$abc$46969$li09_li09_input_0_2 lut_$abc$128901$abc$46969$li09_li09_input_0_3 lut_$abc$128901$abc$46969$li09_li09_input_0_4 lut_$abc$128901$abc$46969$li09_li09_output_0_0 
10000 0
01000 0
11000 0
00010 0
00001 0
10001 0
01001 0
11001 0

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$375.BB[3]_output_0_0

.names lut_$abc$128901$abc$46969$li08_li08_input_0_0 lut_$abc$128901$abc$46969$li08_li08_input_0_1 lut_$abc$128901$abc$46969$li08_li08_input_0_2 __vpr__unconn1723 lut_$abc$128901$abc$46969$li08_li08_input_0_4 lut_$abc$128901$abc$46969$li08_li08_output_0_0 
00000 1
00100 1
10100 1
01100 1
11100 1
10001 1
01001 1
11001 1
00101 1
10101 1
01101 1
11101 1

.subckt dffre \
    C=dffre_$abc$22838$lo08_clock_0_0 \
    D=dffre_$abc$22838$lo08_input_0_0 \
    E=dffre_$abc$22838$lo08_input_2_0 \
    R=dffre_$abc$22838$lo08_input_1_0 \
    Q=dffre_$abc$22838$lo08_output_0_0

.names lut_$abc$128901$new_new_n2210___input_0_0 lut_$abc$128901$new_new_n2210___input_0_1 lut_$abc$128901$new_new_n2210___input_0_2 lut_$abc$128901$new_new_n2210___input_0_3 lut_$abc$128901$new_new_n2210___input_0_4 lut_$abc$128901$new_new_n2210___input_0_5 lut_$abc$128901$new_new_n2210___output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
101000 1
011000 1
111000 1
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
111010 1
000001 1
100001 1
010001 1
110001 1
001001 1
101001 1
011001 1
111001 1
000011 1
100011 1
010011 1
110011 1
001011 1
101011 1
011011 1
111011 1

.names lut_$abc$128901$abc$46969$li05_li05_input_0_0 lut_$abc$128901$abc$46969$li05_li05_input_0_1 lut_$abc$128901$abc$46969$li05_li05_input_0_2 lut_$abc$128901$abc$46969$li05_li05_input_0_3 __vpr__unconn1724 lut_$abc$128901$abc$46969$li05_li05_output_0_0 
00100 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.col_reg[2]_clock_0_0 \
    D=dffre_u_dct1d.col_reg[2]_input_0_0 \
    E=dffre_u_dct1d.col_reg[2]_input_2_0 \
    R=dffre_u_dct1d.col_reg[2]_input_1_0 \
    Q=dffre_u_dct1d.col_reg[2]_output_0_0

.names lut_$abc$128901$abc$46969$li04_li04_input_0_0 lut_$abc$128901$abc$46969$li04_li04_input_0_1 __vpr__unconn1725 lut_$abc$128901$abc$46969$li04_li04_input_0_3 __vpr__unconn1726 lut_$abc$128901$abc$46969$li04_li04_output_0_0 
01000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.col_reg[1]_clock_0_0 \
    D=dffre_u_dct1d.col_reg[1]_input_0_0 \
    E=dffre_u_dct1d.col_reg[1]_input_2_0 \
    R=dffre_u_dct1d.col_reg[1]_input_1_0 \
    Q=dffre_u_dct1d.col_reg[1]_output_0_0

.names __vpr__unconn1727 lut_$abc$128901$abc$47036$li7_li7_input_0_1 lut_$abc$128901$abc$47036$li7_li7_input_0_2 __vpr__unconn1728 __vpr__unconn1729 lut_$abc$128901$abc$47036$li7_li7_output_0_0 
01000 1
00100 1
01100 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[5]_output_0_0

.names lut_$abc$128901$abc$47036$li4_li4_input_0_0 __vpr__unconn1730 lut_$abc$128901$abc$47036$li4_li4_input_0_2 lut_$abc$128901$abc$47036$li4_li4_input_0_3 lut_$abc$128901$abc$47036$li4_li4_input_0_4 lut_$abc$128901$abc$47036$li4_li4_output_0_0 
00000 1
00100 1
10100 1
10010 1
00110 1
10110 1
10001 1
00101 1
10101 1
10011 1
00111 1
10111 1

.subckt dffre \
    C=dffre_$abc$22901$lo5_clock_0_0 \
    D=dffre_$abc$22901$lo5_input_0_0 \
    E=dffre_$abc$22901$lo5_input_2_0 \
    R=dffre_$abc$22901$lo5_input_1_0 \
    Q=dffre_$abc$22901$lo5_output_0_0

.names lut_$abc$128901$new_new_n2214___input_0_0 lut_$abc$128901$new_new_n2214___input_0_1 lut_$abc$128901$new_new_n2214___input_0_2 lut_$abc$128901$new_new_n2214___input_0_3 lut_$abc$128901$new_new_n2214___input_0_4 lut_$abc$128901$new_new_n2214___input_0_5 lut_$abc$128901$new_new_n2214___output_0_0 
100000 0
010000 0
110000 0
001000 0
000100 0
100100 0
010100 0
110100 0
000010 0
100010 0
010010 0
110010 0
000110 0
100110 0
010110 0
110110 0
000001 0
100001 0
010001 0
110001 0
000101 0
100101 0
010101 0
110101 0
000011 0
100011 0
010011 0
110011 0
000111 0
100111 0
010111 0
110111 0

.names lut_$abc$128901$abc$47036$li6_li6_input_0_0 lut_$abc$128901$abc$47036$li6_li6_input_0_1 lut_$abc$128901$abc$47036$li6_li6_input_0_2 lut_$abc$128901$abc$47036$li6_li6_input_0_3 lut_$abc$128901$abc$47036$li6_li6_input_0_4 lut_$abc$128901$abc$47036$li6_li6_input_0_5 lut_$abc$128901$abc$47036$li6_li6_output_0_0 
100000 0
010000 0
000100 0
100100 0
000010 0
100010 0
000110 0
100110 0
000001 0
100001 0
000101 0
100101 0
000011 0
100011 0
000111 0
100111 0

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[4]_output_0_0

.names lut_$abc$128901$abc$47036$li1_li1_input_0_0 __vpr__unconn1731 lut_$abc$128901$abc$47036$li1_li1_input_0_2 lut_$abc$128901$abc$47036$li1_li1_input_0_3 __vpr__unconn1732 lut_$abc$128901$abc$47036$li1_li1_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_u_dct2d.col_reg[1]_clock_0_0 \
    D=dffre_u_dct2d.col_reg[1]_input_0_0 \
    E=dffre_u_dct2d.col_reg[1]_input_2_0 \
    R=dffre_u_dct2d.col_reg[1]_input_1_0 \
    Q=dffre_u_dct2d.col_reg[1]_output_0_0

.names lut_$abc$128901$abc$47036$li2_li2_input_0_0 lut_$abc$128901$abc$47036$li2_li2_input_0_1 lut_$abc$128901$abc$47036$li2_li2_input_0_2 lut_$abc$128901$abc$47036$li2_li2_input_0_3 __vpr__unconn1733 lut_$abc$128901$abc$47036$li2_li2_output_0_0 
01000 1
01100 1
01010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.col_reg[2]_clock_0_0 \
    D=dffre_u_dct2d.col_reg[2]_input_0_0 \
    E=dffre_u_dct2d.col_reg[2]_input_2_0 \
    R=dffre_u_dct2d.col_reg[2]_input_1_0 \
    Q=dffre_u_dct2d.col_reg[2]_output_0_0

.names lut_$abc$128901$abc$47036$li0_li0_input_0_0 __vpr__unconn1734 __vpr__unconn1735 lut_$abc$128901$abc$47036$li0_li0_input_0_3 __vpr__unconn1736 lut_$abc$128901$abc$47036$li0_li0_output_0_0 
00000 1
10000 1
10010 1

.subckt dffre \
    C=dffre_u_dct2d.col_reg[0]_clock_0_0 \
    D=dffre_u_dct2d.col_reg[0]_input_0_0 \
    E=dffre_u_dct2d.col_reg[0]_input_2_0 \
    R=dffre_u_dct2d.col_reg[0]_input_1_0 \
    Q=dffre_u_dct2d.col_reg[0]_output_0_0

.names lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_0 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_1 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_2 __vpr__unconn1737 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_input_0_4 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$307_output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
01101 1
11101 1

.names lut_$abc$128901$abc$47036$li5_li5_input_0_0 lut_$abc$128901$abc$47036$li5_li5_input_0_1 lut_$abc$128901$abc$47036$li5_li5_input_0_2 lut_$abc$128901$abc$47036$li5_li5_input_0_3 lut_$abc$128901$abc$47036$li5_li5_input_0_4 lut_$abc$128901$abc$47036$li5_li5_output_0_0 
10000 0
01000 0
00010 0
10010 0
00001 0
10001 0
00011 0
10011 0

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[3]_output_0_0

.names __vpr__unconn1738 __vpr__unconn1739 lut_$abc$128901$abc$47036$li3_li3_input_0_2 lut_$abc$128901$abc$47036$li3_li3_input_0_3 lut_$abc$128901$abc$47036$li3_li3_input_0_4 lut_$abc$128901$abc$47036$li3_li3_output_0_0 
00000 1
00100 1
00110 1
00101 1
00011 1
00111 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$364.BB[1]_output_0_0

.names lut_$abc$128901$new_new_n1511___input_0_0 lut_$abc$128901$new_new_n1511___input_0_1 lut_$abc$128901$new_new_n1511___input_0_2 lut_$abc$128901$new_new_n1511___input_0_3 lut_$abc$128901$new_new_n1511___input_0_4 lut_$abc$128901$new_new_n1511___input_0_5 lut_$abc$128901$new_new_n1511___output_0_0 
001000 0
101000 0
100100 0
110100 0
001100 0
111100 0
000010 0
100010 0
001010 0
101010 0
011010 0
111010 0
000110 0
110110 0
001110 0
011110 0
100001 0
110001 0
001001 0
111001 0
000101 0
100101 0
010101 0
110101 0
011101 0
111101 0
000011 0
110011 0
001011 0
011011 0
010111 0
110111 0

.names __vpr__unconn1740 __vpr__unconn1741 lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_input_0_2 __vpr__unconn1742 __vpr__unconn1743 lut_$abc$128901$techmap$techmap126106$abc$39355$auto$blifparse.cc:362:parse_blif$40551.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$84916_Y_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n1512___input_0_0 lut_$abc$128901$new_new_n1512___input_0_1 __vpr__unconn1744 lut_$abc$128901$new_new_n1512___input_0_3 __vpr__unconn1745 lut_$abc$128901$new_new_n1512___output_0_0 
10000 1
01000 1
11000 1
00010 1
10010 1
01010 1

.names lut_$abc$128901$abc$47199$li0_li0_input_0_0 __vpr__unconn1746 __vpr__unconn1747 __vpr__unconn1748 __vpr__unconn1749 lut_$abc$128901$abc$47199$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.wmemsel_reg_clock_0_0 \
    D=dffre_u_dct1d.wmemsel_reg_input_0_0 \
    E=dffre_u_dct1d.wmemsel_reg_input_2_0 \
    R=dffre_u_dct1d.wmemsel_reg_input_1_0 \
    Q=dffre_u_dct1d.wmemsel_reg_output_0_0

.names __vpr__unconn1750 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_1 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_2 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_3 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_input_0_4 lut_$abc$128901$abc$23061$flatten\u_dct1d.$auto$ghdl.cc:806:import_module$96_output_0_0 
01111 1

.names lut_$abc$128901$new_new_n1579___input_0_0 __vpr__unconn1751 lut_$abc$128901$new_new_n1579___input_0_2 __vpr__unconn1752 lut_$abc$128901$new_new_n1579___input_0_4 lut_$abc$128901$new_new_n1579___output_0_0 
00000 1
10100 1
10001 1
00101 1

.names __vpr__unconn1753 lut_$abc$128901$abc$47145$li1_li1_input_0_1 __vpr__unconn1754 lut_$abc$128901$abc$47145$li1_li1_input_0_3 __vpr__unconn1755 lut_$abc$128901$abc$47145$li1_li1_output_0_0 
01000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.row_reg[1]_clock_0_0 \
    D=dffre_u_dct1d.row_reg[1]_input_0_0 \
    E=dffre_u_dct1d.row_reg[1]_input_2_0 \
    R=dffre_u_dct1d.row_reg[1]_input_1_0 \
    Q=dffre_u_dct1d.row_reg[1]_output_0_0

.names lut_u1_ram.we_input_0_0 __vpr__unconn1756 lut_u1_ram.we_input_0_2 __vpr__unconn1757 __vpr__unconn1758 lut_u1_ram.we_output_0_0 
00100 1

.names __vpr__unconn1759 lut_$abc$128901$abc$47145$li2_li2_input_0_1 __vpr__unconn1760 lut_$abc$128901$abc$47145$li2_li2_input_0_3 lut_$abc$128901$abc$47145$li2_li2_input_0_4 lut_$abc$128901$abc$47145$li2_li2_output_0_0 
01000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.row_reg[2]_clock_0_0 \
    D=dffre_u_dct1d.row_reg[2]_input_0_0 \
    E=dffre_u_dct1d.row_reg[2]_input_2_0 \
    R=dffre_u_dct1d.row_reg[2]_input_1_0 \
    Q=dffre_u_dct1d.row_reg[2]_output_0_0

.names lut_$abc$128901$new_new_n1599___input_0_0 lut_$abc$128901$new_new_n1599___input_0_1 lut_$abc$128901$new_new_n1599___input_0_2 lut_$abc$128901$new_new_n1599___input_0_3 lut_$abc$128901$new_new_n1599___input_0_4 lut_$abc$128901$new_new_n1599___input_0_5 lut_$abc$128901$new_new_n1599___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
100100 0
001100 0
111100 0
000010 0
100010 0
001010 0
111010 0
010110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
101001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
100111 0
010111 0
001111 0
101111 0

.names lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_0 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_1 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_2 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_input_0_3 __vpr__unconn1761 lut_$abc$128901$abc$14444$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$193_output_0_0 
11110 1

.subckt dffre \
    C=dffre_u_dct1d.wmemsel_d3_clock_0_0 \
    D=dffre_u_dct1d.wmemsel_d3_input_0_0 \
    E=dffre_u_dct1d.wmemsel_d3_input_2_0 \
    R=dffre_u_dct1d.wmemsel_d3_input_1_0 \
    Q=dffre_u_dct1d.wmemsel_d3_output_0_0

.names __vpr__unconn1762 __vpr__unconn1763 __vpr__unconn1764 lut_$auto$alumacc.cc:485:replace_alu$545.X[0]_input_0_3 __vpr__unconn1765 lut_$auto$alumacc.cc:485:replace_alu$545.X[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.row_reg[0]_clock_0_0 \
    D=dffre_u_dct1d.row_reg[0]_input_0_0 \
    E=dffre_u_dct1d.row_reg[0]_input_2_0 \
    R=dffre_u_dct1d.row_reg[0]_input_1_0 \
    Q=dffre_u_dct1d.row_reg[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.wmemsel_d1_clock_0_0 \
    D=dffre_u_dct1d.wmemsel_d1_input_0_0 \
    E=dffre_u_dct1d.wmemsel_d1_input_2_0 \
    R=dffre_u_dct1d.wmemsel_d1_input_1_0 \
    Q=dffre_u_dct1d.wmemsel_d1_output_0_0

.names lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_0 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_1 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_2 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_input_0_3 __vpr__unconn1766 lut_$abc$128901$abc$23007$flatten\u_dct2d.$auto$ghdl.cc:806:import_module$197_output_0_0 
11010 1

.subckt dffre \
    C=dffre_u_dct1d.wmemsel_d2_clock_0_0 \
    D=dffre_u_dct1d.wmemsel_d2_input_0_0 \
    E=dffre_u_dct1d.wmemsel_d2_input_2_0 \
    R=dffre_u_dct1d.wmemsel_d2_input_1_0 \
    Q=dffre_u_dct1d.wmemsel_d2_output_0_0

.names lut_$abc$128901$new_new_n1573___input_0_0 lut_$abc$128901$new_new_n1573___input_0_1 lut_$abc$128901$new_new_n1573___input_0_2 __vpr__unconn1767 lut_$abc$128901$new_new_n1573___input_0_4 lut_$abc$128901$new_new_n1573___output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_ramwe_s_clock_0_0 \
    D=dffre_ramwe_s_input_0_0 \
    E=dffre_ramwe_s_input_2_0 \
    R=dffre_ramwe_s_input_1_0 \
    Q=dffre_ramwe_s_output_0_0

.names lut_$abc$128901$abc$45570$li13_li13_input_0_0 lut_$abc$128901$abc$45570$li13_li13_input_0_1 lut_$abc$128901$abc$45570$li13_li13_input_0_2 lut_$abc$128901$abc$45570$li13_li13_input_0_3 lut_$abc$128901$abc$45570$li13_li13_input_0_4 lut_$abc$128901$abc$45570$li13_li13_input_0_5 lut_$abc$128901$abc$45570$li13_li13_output_0_0 
000000 0
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
111100 0
000010 0
100010 0
011010 0
111010 0
000110 0
101110 0
011110 0
111110 0
001001 0
101001 0
011001 0
111001 0
110101 0
001101 0
101101 0
011101 0
010011 0
110011 0
001011 0
101011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[13]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[13]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[13]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[13]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[13]_output_0_0

.names lut_$abc$128901$abc$45570$li57_li57_input_0_0 lut_$abc$128901$abc$45570$li57_li57_input_0_1 lut_$abc$128901$abc$45570$li57_li57_input_0_2 lut_$abc$128901$abc$45570$li57_li57_input_0_3 lut_$abc$128901$abc$45570$li57_li57_input_0_4 lut_$abc$128901$abc$45570$li57_li57_input_0_5 lut_$abc$128901$abc$45570$li57_li57_output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
010100 0
101100 0
011100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
000001 0
110001 0
101001 0
011001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
001011 0
111011 0
000111 0
110111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[57]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[57]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[57]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[57]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[57]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[62]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[62]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[62]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[62]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[62]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$569.X[0]_input_0_0 __vpr__unconn1768 lut_$auto$alumacc.cc:485:replace_alu$569.X[0]_input_0_2 __vpr__unconn1769 __vpr__unconn1770 lut_$auto$alumacc.cc:485:replace_alu$569.X[0]_output_0_0 
10000 1
00100 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[55]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[55]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[55]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[55]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[50]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[50]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[50]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[50]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[50]_output_0_0

.names __vpr__unconn1771 __vpr__unconn1772 lut_$auto$alumacc.cc:485:replace_alu$467.BB[2]_input_0_2 __vpr__unconn1773 __vpr__unconn1774 lut_$auto$alumacc.cc:485:replace_alu$467.BB[2]_output_0_0 
00000 1

.names __vpr__unconn1775 lut_$auto$alumacc.cc:485:replace_alu$440.BB[2]_input_0_1 __vpr__unconn1776 __vpr__unconn1777 __vpr__unconn1778 lut_$auto$alumacc.cc:485:replace_alu$440.BB[2]_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n1632___input_0_0 __vpr__unconn1779 lut_$abc$128901$new_new_n1632___input_0_2 lut_$abc$128901$new_new_n1632___input_0_3 __vpr__unconn1780 lut_$abc$128901$new_new_n1632___output_0_0 
00000 1
10000 1
00100 1
00010 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[50]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[50]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[50]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[50]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[50]_output_0_0

.names __vpr__unconn1781 __vpr__unconn1782 __vpr__unconn1783 lut_$auto$alumacc.cc:485:replace_alu$464.BB[2]_input_0_3 __vpr__unconn1784 lut_$auto$alumacc.cc:485:replace_alu$464.BB[2]_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n1625___input_0_0 lut_$abc$128901$new_new_n1625___input_0_1 lut_$abc$128901$new_new_n1625___input_0_2 lut_$abc$128901$new_new_n1625___input_0_3 lut_$abc$128901$new_new_n1625___input_0_4 lut_$abc$128901$new_new_n1625___input_0_5 lut_$abc$128901$new_new_n1625___output_0_0 
110000 0
001000 0
101000 0
011000 0
100100 0
010100 0
110100 0
001100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n1633___input_0_0 lut_$abc$128901$new_new_n1633___input_0_1 lut_$abc$128901$new_new_n1633___input_0_2 lut_$abc$128901$new_new_n1633___input_0_3 lut_$abc$128901$new_new_n1633___input_0_4 lut_$abc$128901$new_new_n1633___input_0_5 lut_$abc$128901$new_new_n1633___output_0_0 
010000 0
110000 0
001000 0
101000 0
000100 0
100100 0
011100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
100011 0
011011 0
111011 0
010111 0
110111 0
001111 0
101111 0

.names lut_$abc$128901$abc$45570$li24_li24_input_0_0 lut_$abc$128901$abc$45570$li24_li24_input_0_1 lut_$abc$128901$abc$45570$li24_li24_input_0_2 lut_$abc$128901$abc$45570$li24_li24_input_0_3 lut_$abc$128901$abc$45570$li24_li24_input_0_4 lut_$abc$128901$abc$45570$li24_li24_input_0_5 lut_$abc$128901$abc$45570$li24_li24_output_0_0 
000000 0
010000 0
101000 0
111000 0
000100 0
010100 0
101100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
110110 0
101110 0
011110 0
000001 0
010001 0
101001 0
111001 0
000101 0
110101 0
101101 0
011101 0
100011 0
110011 0
001011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[24]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[24]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[24]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[24]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[24]_output_0_0

.names lut_$abc$128901$abc$45570$li68_li68_input_0_0 lut_$abc$128901$abc$45570$li68_li68_input_0_1 lut_$abc$128901$abc$45570$li68_li68_input_0_2 lut_$abc$128901$abc$45570$li68_li68_input_0_3 lut_$abc$128901$abc$45570$li68_li68_input_0_4 lut_$abc$128901$abc$45570$li68_li68_input_0_5 lut_$abc$128901$abc$45570$li68_li68_output_0_0 
000000 0
110000 0
101000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
110010 0
001010 0
011010 0
100110 0
110110 0
001110 0
011110 0
000001 0
010001 0
101001 0
111001 0
000101 0
010101 0
101101 0
111101 0
000011 0
110011 0
101011 0
011011 0
000111 0
010111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[68]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[68]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[68]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[68]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[55]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[55]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[55]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[55]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[55]_output_0_0

.names lut_$abc$128901$abc$45570$li67_li67_input_0_0 __vpr__unconn1785 lut_$abc$128901$abc$45570$li67_li67_input_0_2 lut_$abc$128901$abc$45570$li67_li67_input_0_3 lut_$abc$128901$abc$45570$li67_li67_input_0_4 lut_$abc$128901$abc$45570$li67_li67_output_0_0 
10000 1
00100 1
00010 1
10110 1
10001 1
00101 1
10011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[67]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[67]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[67]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[67]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[49]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[49]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[49]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[49]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[49]_output_0_0

.names __vpr__unconn1786 __vpr__unconn1787 lut_$auto$alumacc.cc:485:replace_alu$467.BB[1]_input_0_2 __vpr__unconn1788 __vpr__unconn1789 lut_$auto$alumacc.cc:485:replace_alu$467.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[55]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[55]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[55]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[55]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[55]_output_0_0

.names lut_$abc$128901$abc$45570$li23_li23_input_0_0 lut_$abc$128901$abc$45570$li23_li23_input_0_1 lut_$abc$128901$abc$45570$li23_li23_input_0_2 __vpr__unconn1790 lut_$abc$128901$abc$45570$li23_li23_input_0_4 lut_$abc$128901$abc$45570$li23_li23_output_0_0 
10000 1
11000 1
00100 1
01100 1
10001 1
01001 1
00101 1
11101 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[23]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[23]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[23]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[23]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[49]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[49]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[49]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[49]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[49]_output_0_0

.names __vpr__unconn1791 __vpr__unconn1792 __vpr__unconn1793 lut_$auto$alumacc.cc:485:replace_alu$464.BB[1]_input_0_3 __vpr__unconn1794 lut_$auto$alumacc.cc:485:replace_alu$464.BB[1]_output_0_0 
00000 1

.names __vpr__unconn1795 __vpr__unconn1796 __vpr__unconn1797 lut_$auto$alumacc.cc:485:replace_alu$458.BB[1]_input_0_3 __vpr__unconn1798 lut_$auto$alumacc.cc:485:replace_alu$458.BB[1]_output_0_0 
00000 1

.names __vpr__unconn1799 lut_$auto$alumacc.cc:485:replace_alu$461.BB[1]_input_0_1 __vpr__unconn1800 __vpr__unconn1801 __vpr__unconn1802 lut_$auto$alumacc.cc:485:replace_alu$461.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[61]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[61]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[61]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[61]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[61]_output_0_0

.names __vpr__unconn1803 lut_$auto$alumacc.cc:485:replace_alu$560.X[0]_input_0_1 __vpr__unconn1804 __vpr__unconn1805 lut_$auto$alumacc.cc:485:replace_alu$560.X[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$560.X[0]_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[66]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[66]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[66]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[66]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[66]_output_0_0

.names lut_$abc$128901$abc$45996$li02_li02_input_0_0 lut_$abc$128901$abc$45996$li02_li02_input_0_1 lut_$abc$128901$abc$45996$li02_li02_input_0_2 lut_$abc$128901$abc$45996$li02_li02_input_0_3 lut_$abc$128901$abc$45996$li02_li02_input_0_4 lut_$abc$128901$abc$45996$li02_li02_input_0_5 lut_$abc$128901$abc$45996$li02_li02_output_0_0 
000000 0
010000 0
101000 0
111000 0
000100 0
010100 0
101100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
110110 0
101110 0
011110 0
000001 0
010001 0
101001 0
111001 0
000101 0
110101 0
101101 0
011101 0
100011 0
110011 0
001011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[2]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[2]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[2]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[2]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[2]_output_0_0

.names lut_$abc$128901$abc$45996$li37_li37_input_0_0 lut_$abc$128901$abc$45996$li37_li37_input_0_1 lut_$abc$128901$abc$45996$li37_li37_input_0_2 lut_$abc$128901$abc$45996$li37_li37_input_0_3 lut_$abc$128901$abc$45996$li37_li37_input_0_4 lut_$abc$128901$abc$45996$li37_li37_input_0_5 lut_$abc$128901$abc$45996$li37_li37_output_0_0 
000000 0
010000 0
101000 0
111000 0
100100 0
010100 0
001100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
010110 0
101110 0
111110 0
100001 0
110001 0
001001 0
011001 0
100101 0
110101 0
001101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
010111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[38]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[38]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[38]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[38]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[45]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[45]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[45]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[45]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[45]_output_0_0

.names lut_$abc$128901$abc$45996$li36_li36_input_0_0 __vpr__unconn1806 lut_$abc$128901$abc$45996$li36_li36_input_0_2 lut_$abc$128901$abc$45996$li36_li36_input_0_3 lut_$abc$128901$abc$45996$li36_li36_input_0_4 lut_$abc$128901$abc$45996$li36_li36_output_0_0 
10000 1
00100 1
10010 1
00110 1
00001 1
10101 1
10011 1
00111 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[37]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[37]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[37]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[37]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[39]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[39]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[39]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[39]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[39]_output_0_0

.names __vpr__unconn1807 __vpr__unconn1808 lut_$auto$alumacc.cc:485:replace_alu$401.BB[3]_input_0_2 __vpr__unconn1809 __vpr__unconn1810 lut_$auto$alumacc.cc:485:replace_alu$401.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[45]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[45]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[45]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[45]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[45]_output_0_0

.names lut_$abc$128901$abc$45996$li01_li01_input_0_0 lut_$abc$128901$abc$45996$li01_li01_input_0_1 lut_$abc$128901$abc$45996$li01_li01_input_0_2 __vpr__unconn1811 lut_$abc$128901$abc$45996$li01_li01_input_0_4 lut_$abc$128901$abc$45996$li01_li01_output_0_0 
10000 1
11000 1
00100 1
01100 1
10001 1
01001 1
00101 1
11101 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[1]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[1]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[1]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[1]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[39]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[39]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[39]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[39]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[39]_output_0_0

.names __vpr__unconn1812 __vpr__unconn1813 __vpr__unconn1814 lut_$auto$alumacc.cc:485:replace_alu$398.BB[3]_input_0_3 __vpr__unconn1815 lut_$auto$alumacc.cc:485:replace_alu$398.BB[3]_output_0_0 
00000 1

.names __vpr__unconn1816 __vpr__unconn1817 __vpr__unconn1818 lut_$auto$alumacc.cc:485:replace_alu$392.BB[3]_input_0_3 __vpr__unconn1819 lut_$auto$alumacc.cc:485:replace_alu$392.BB[3]_output_0_0 
00000 1

.names __vpr__unconn1820 lut_$auto$alumacc.cc:485:replace_alu$395.BB[3]_input_0_1 __vpr__unconn1821 __vpr__unconn1822 __vpr__unconn1823 lut_$auto$alumacc.cc:485:replace_alu$395.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[51]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[51]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[51]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[51]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[51]_output_0_0

.names __vpr__unconn1824 lut_$auto$alumacc.cc:485:replace_alu$512.X[0]_input_0_1 __vpr__unconn1825 __vpr__unconn1826 lut_$auto$alumacc.cc:485:replace_alu$512.X[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$512.X[0]_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[36]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[36]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[36]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[36]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[36]_output_0_0

.names lut_$abc$128901$abc$45996$li11_li11_input_0_0 lut_$abc$128901$abc$45996$li11_li11_input_0_1 lut_$abc$128901$abc$45996$li11_li11_input_0_2 lut_$abc$128901$abc$45996$li11_li11_input_0_3 lut_$abc$128901$abc$45996$li11_li11_input_0_4 lut_$abc$128901$abc$45996$li11_li11_input_0_5 lut_$abc$128901$abc$45996$li11_li11_output_0_0 
000000 0
010000 0
101000 0
111000 0
000100 0
010100 0
101100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
110110 0
101110 0
011110 0
000001 0
010001 0
101001 0
111001 0
000101 0
110101 0
101101 0
011101 0
100011 0
110011 0
001011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[11]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[11]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[11]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[11]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[11]_output_0_0

.names lut_$abc$128901$abc$45996$li45_li45_input_0_0 lut_$abc$128901$abc$45996$li45_li45_input_0_1 lut_$abc$128901$abc$45996$li45_li45_input_0_2 lut_$abc$128901$abc$45996$li45_li45_input_0_3 lut_$abc$128901$abc$45996$li45_li45_input_0_4 lut_$abc$128901$abc$45996$li45_li45_input_0_5 lut_$abc$128901$abc$45996$li45_li45_output_0_0 
000000 0
010000 0
101000 0
111000 0
100100 0
010100 0
001100 0
111100 0
000010 0
010010 0
101010 0
111010 0
000110 0
010110 0
101110 0
111110 0
100001 0
110001 0
001001 0
011001 0
100101 0
110101 0
001101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
010111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[47]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[47]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[47]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[47]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[47]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[44]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[44]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[44]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[44]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[44]_output_0_0

.names lut_$abc$128901$abc$45996$li44_li44_input_0_0 __vpr__unconn1827 lut_$abc$128901$abc$45996$li44_li44_input_0_2 lut_$abc$128901$abc$45996$li44_li44_input_0_3 lut_$abc$128901$abc$45996$li44_li44_input_0_4 lut_$abc$128901$abc$45996$li44_li44_output_0_0 
10000 1
00100 1
10010 1
00110 1
00001 1
10101 1
10011 1
00111 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[46]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[46]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[46]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[46]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[38]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[38]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[38]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[38]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[38]_output_0_0

.names __vpr__unconn1828 __vpr__unconn1829 lut_$auto$alumacc.cc:485:replace_alu$401.BB[2]_input_0_2 __vpr__unconn1830 __vpr__unconn1831 lut_$auto$alumacc.cc:485:replace_alu$401.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[44]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[44]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[44]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[44]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[44]_output_0_0

.names lut_$abc$128901$abc$45996$li10_li10_input_0_0 lut_$abc$128901$abc$45996$li10_li10_input_0_1 lut_$abc$128901$abc$45996$li10_li10_input_0_2 __vpr__unconn1832 lut_$abc$128901$abc$45996$li10_li10_input_0_4 lut_$abc$128901$abc$45996$li10_li10_output_0_0 
10000 1
11000 1
00100 1
01100 1
10001 1
01001 1
00101 1
11101 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[10]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[10]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[10]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[10]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[38]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[38]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[38]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[38]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[38]_output_0_0

.names __vpr__unconn1833 __vpr__unconn1834 __vpr__unconn1835 lut_$auto$alumacc.cc:485:replace_alu$398.BB[2]_input_0_3 __vpr__unconn1836 lut_$auto$alumacc.cc:485:replace_alu$398.BB[2]_output_0_0 
00000 1

.names __vpr__unconn1837 __vpr__unconn1838 __vpr__unconn1839 lut_$auto$alumacc.cc:485:replace_alu$392.BB[2]_input_0_3 __vpr__unconn1840 lut_$auto$alumacc.cc:485:replace_alu$392.BB[2]_output_0_0 
00000 1

.names __vpr__unconn1841 lut_$auto$alumacc.cc:485:replace_alu$395.BB[2]_input_0_1 __vpr__unconn1842 __vpr__unconn1843 __vpr__unconn1844 lut_$auto$alumacc.cc:485:replace_alu$395.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[50]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[50]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[50]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[50]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[50]_output_0_0

.names __vpr__unconn1845 lut_$abc$128901$abc$45996$li09_li09_input_0_1 __vpr__unconn1846 __vpr__unconn1847 lut_$abc$128901$abc$45996$li09_li09_input_0_4 lut_$abc$128901$abc$45996$li09_li09_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[45]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[45]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[45]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[45]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[45]_output_0_0

.names __vpr__unconn1848 lut_$abc$128901$abc$45570$li34_li34_input_0_1 lut_$abc$128901$abc$45570$li34_li34_input_0_2 lut_$abc$128901$abc$45570$li34_li34_input_0_3 lut_$abc$128901$abc$45570$li34_li34_input_0_4 lut_$abc$128901$abc$45570$li34_li34_output_0_0 
01000 1
01100 1
01010 1
00110 1
00001 1
00101 1
00011 1
01111 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[34]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[34]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[34]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[34]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[34]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[54]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[54]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[54]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[54]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[54]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$458.BB[0]_input_0_0 __vpr__unconn1849 __vpr__unconn1850 __vpr__unconn1851 __vpr__unconn1852 lut_$auto$alumacc.cc:485:replace_alu$458.BB[0]_output_0_0 
00000 1

.names __vpr__unconn1853 lut_$auto$alumacc.cc:485:replace_alu$461.BB[0]_input_0_1 __vpr__unconn1854 __vpr__unconn1855 __vpr__unconn1856 lut_$auto$alumacc.cc:485:replace_alu$461.BB[0]_output_0_0 
00000 1

.names lut_$abc$128901$abc$45570$li78_li78_input_0_0 __vpr__unconn1857 lut_$abc$128901$abc$45570$li78_li78_input_0_2 lut_$abc$128901$abc$45570$li78_li78_input_0_3 lut_$abc$128901$abc$45570$li78_li78_input_0_4 lut_$abc$128901$abc$45570$li78_li78_output_0_0 
00100 1
10100 1
00010 1
10110 1
00001 1
10001 1
10011 1
00111 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[78]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[78]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[78]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[78]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[78]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[54]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[54]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[54]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[54]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[54]_output_0_0

.names __vpr__unconn1858 __vpr__unconn1859 __vpr__unconn1860 lut_$auto$alumacc.cc:485:replace_alu$440.BB[0]_input_0_3 __vpr__unconn1861 lut_$auto$alumacc.cc:485:replace_alu$440.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.ramwe_d1_clock_0_0 \
    D=dffre_u_dct1d.ramwe_d1_input_0_0 \
    E=dffre_u_dct1d.ramwe_d1_input_2_0 \
    R=dffre_u_dct1d.ramwe_d1_input_1_0 \
    Q=dffre_u_dct1d.ramwe_d1_output_0_0

.names lut_$abc$128901$new_new_n1587___input_0_0 lut_$abc$128901$new_new_n1587___input_0_1 lut_$abc$128901$new_new_n1587___input_0_2 lut_$abc$128901$new_new_n1587___input_0_3 lut_$abc$128901$new_new_n1587___input_0_4 lut_$abc$128901$new_new_n1587___input_0_5 lut_$abc$128901$new_new_n1587___output_0_0 
110000 0
101000 0
011000 0
111000 0
000100 0
100100 0
010100 0
001100 0
000010 0
100010 0
010010 0
001010 0
110110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
001001 0
110101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
001111 0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[60]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[60]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[60]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[60]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[60]_output_0_0

.names __vpr__unconn1862 __vpr__unconn1863 lut_$auto$alumacc.cc:485:replace_alu$578.X[0]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$578.X[0]_input_0_3 __vpr__unconn1864 lut_$auto$alumacc.cc:485:replace_alu$578.X[0]_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[77]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[77]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[77]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[77]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[77]_output_0_0

.names lut_$abc$128901$new_new_n1591___input_0_0 lut_$abc$128901$new_new_n1591___input_0_1 lut_$abc$128901$new_new_n1591___input_0_2 lut_$abc$128901$new_new_n1591___input_0_3 lut_$abc$128901$new_new_n1591___input_0_4 lut_$abc$128901$new_new_n1591___input_0_5 lut_$abc$128901$new_new_n1591___output_0_0 
000000 0
100000 0
010000 0
001000 0
000100 0
111100 0
110010 0
101010 0
011010 0
111010 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
110001 0
101001 0
011001 0
111001 0
000101 0
111101 0
000011 0
100011 0
010011 0
001011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1580___input_0_0 lut_$abc$128901$new_new_n1580___input_0_1 lut_$abc$128901$new_new_n1580___input_0_2 lut_$abc$128901$new_new_n1580___input_0_3 lut_$abc$128901$new_new_n1580___input_0_4 lut_$abc$128901$new_new_n1580___input_0_5 lut_$abc$128901$new_new_n1580___output_0_0 
000000 0
001000 0
101000 0
100100 0
010100 0
110100 0
011100 0
111100 0
110010 0
001010 0
111010 0
000110 0
100110 0
010110 0
101110 0
011110 0
110001 0
001001 0
111001 0
000101 0
100101 0
010101 0
101101 0
011101 0
100011 0
010011 0
110011 0
011011 0
111011 0
000111 0
001111 0
101111 0

.names lut_$abc$128901$abc$45996$li19_li19_input_0_0 __vpr__unconn1865 lut_$abc$128901$abc$45996$li19_li19_input_0_2 lut_$abc$128901$abc$45996$li19_li19_input_0_3 lut_$abc$128901$abc$45996$li19_li19_input_0_4 lut_$abc$128901$abc$45996$li19_li19_output_0_0 
10000 1
00100 1
10010 1
00110 1
10001 1
00101 1
00011 1
10111 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[19]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[19]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[19]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[19]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.latchbuf_reg[55]_clock_0_0 \
    D=dffre_u_dct1d.latchbuf_reg[55]_input_0_0 \
    E=dffre_u_dct1d.latchbuf_reg[55]_input_2_0 \
    R=dffre_u_dct1d.latchbuf_reg[55]_input_1_0 \
    Q=dffre_u_dct1d.latchbuf_reg[55]_output_0_0

.names lut_$abc$128901$abc$45996$li52_li52_input_0_0 lut_$abc$128901$abc$45996$li52_li52_input_0_1 lut_$abc$128901$abc$45996$li52_li52_input_0_2 lut_$abc$128901$abc$45996$li52_li52_input_0_3 __vpr__unconn1866 lut_$abc$128901$abc$45996$li52_li52_output_0_0 
10000 1
01000 1
00100 1
11100 1
10010 1
11010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[55]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[55]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[55]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[55]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[55]_output_0_0

.names __vpr__unconn1867 __vpr__unconn1868 __vpr__unconn1869 __vpr__unconn1870 lut_$auto$alumacc.cc:485:replace_alu$395.BB[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$395.BB[1]_output_0_0 
00000 1

.names __vpr__unconn1871 lut_$abc$128901$abc$45996$li18_li18_input_0_1 __vpr__unconn1872 __vpr__unconn1873 lut_$abc$128901$abc$45996$li18_li18_input_0_4 lut_$abc$128901$abc$45996$li18_li18_output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[54]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[54]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[54]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[54]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[54]_output_0_0

.names __vpr__unconn1874 __vpr__unconn1875 __vpr__unconn1876 lut_$auto$alumacc.cc:485:replace_alu$392.BB[1]_input_0_3 __vpr__unconn1877 lut_$auto$alumacc.cc:485:replace_alu$392.BB[1]_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n2305___input_0_0 lut_$abc$128901$new_new_n2305___input_0_1 lut_$abc$128901$new_new_n2305___input_0_2 lut_$abc$128901$new_new_n2305___input_0_3 lut_$abc$128901$new_new_n2305___input_0_4 lut_$abc$128901$new_new_n2305___input_0_5 lut_$abc$128901$new_new_n2305___output_0_0 
100000 0
110000 0
101000 0
011000 0
000100 0
010100 0
001100 0
111100 0
000010 0
010010 0
001010 0
111010 0
100110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
011001 0
000101 0
110101 0
101101 0
111101 0
000011 0
110011 0
101011 0
111011 0
100111 0
010111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n2310___input_0_0 lut_$abc$128901$new_new_n2310___input_0_1 lut_$abc$128901$new_new_n2310___input_0_2 lut_$abc$128901$new_new_n2310___input_0_3 lut_$abc$128901$new_new_n2310___input_0_4 lut_$abc$128901$new_new_n2310___input_0_5 lut_$abc$128901$new_new_n2310___output_0_0 
000000 1
100000 1
011000 1
111000 1
000100 1
011100 1
010010 1
110010 1
001010 1
101010 1
010110 1
001110 1
000001 1
011001 1
010011 1
001011 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[43]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[43]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[43]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[43]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[43]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[43]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[43]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[43]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[43]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[43]_output_0_0

.names __vpr__unconn1878 __vpr__unconn1879 __vpr__unconn1880 __vpr__unconn1881 lut_$auto$alumacc.cc:485:replace_alu$386.BB[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$386.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[49]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[49]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[49]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[49]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[49]_output_0_0

.names lut_$abc$128901$new_new_n2294___input_0_0 lut_$abc$128901$new_new_n2294___input_0_1 lut_$abc$128901$new_new_n2294___input_0_2 lut_$abc$128901$new_new_n2294___input_0_3 lut_$abc$128901$new_new_n2294___input_0_4 lut_$abc$128901$new_new_n2294___input_0_5 lut_$abc$128901$new_new_n2294___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
100110 0
011110 0
111110 0
000001 0
100001 0
011001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
010111 0
110111 0
001111 0
101111 0

.names __vpr__unconn1882 lut_$abc$128901$abc$45996$li28_li28_input_0_1 lut_$abc$128901$abc$45996$li28_li28_input_0_2 lut_$abc$128901$abc$45996$li28_li28_input_0_3 lut_$abc$128901$abc$45996$li28_li28_input_0_4 lut_$abc$128901$abc$45996$li28_li28_output_0_0 
01000 1
01100 1
01010 1
00110 1
00001 1
00101 1
00011 1
01111 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[28]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[28]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[28]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[28]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[28]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[42]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[42]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[42]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[42]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[42]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$392.BB[0]_input_0_0 __vpr__unconn1883 __vpr__unconn1884 __vpr__unconn1885 __vpr__unconn1886 lut_$auto$alumacc.cc:485:replace_alu$392.BB[0]_output_0_0 
00000 1

.names __vpr__unconn1887 lut_$auto$alumacc.cc:485:replace_alu$386.BB[0]_input_0_1 __vpr__unconn1888 __vpr__unconn1889 __vpr__unconn1890 lut_$auto$alumacc.cc:485:replace_alu$386.BB[0]_output_0_0 
00000 1

.names __vpr__unconn1891 __vpr__unconn1892 lut_$abc$128901$abc$45996$li27_li27_input_0_2 lut_$abc$128901$abc$45996$li27_li27_input_0_3 __vpr__unconn1893 lut_$abc$128901$abc$45996$li27_li27_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[63]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[63]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[63]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[63]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[63]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[48]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[48]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[48]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[48]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[48]_output_0_0

.names lut_$abc$128901$new_new_n2262___input_0_0 lut_$abc$128901$new_new_n2262___input_0_1 lut_$abc$128901$new_new_n2262___input_0_2 lut_$abc$128901$new_new_n2262___input_0_3 lut_$abc$128901$new_new_n2262___input_0_4 lut_$abc$128901$new_new_n2262___input_0_5 lut_$abc$128901$new_new_n2262___output_0_0 
110000 0
001000 0
101000 0
011000 0
100100 0
010100 0
110100 0
001100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n2274___input_0_0 lut_$abc$128901$new_new_n2274___input_0_1 lut_$abc$128901$new_new_n2274___input_0_2 lut_$abc$128901$new_new_n2274___input_0_3 lut_$abc$128901$new_new_n2274___input_0_4 lut_$abc$128901$new_new_n2274___input_0_5 lut_$abc$128901$new_new_n2274___output_0_0 
110000 0
101000 0
011000 0
111000 0
000100 0
111100 0
000010 0
100010 0
010010 0
001010 0
000110 0
111110 0
000001 0
100001 0
010001 0
001001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
110011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2264___input_0_0 lut_$abc$128901$new_new_n2264___input_0_1 lut_$abc$128901$new_new_n2264___input_0_2 lut_$abc$128901$new_new_n2264___input_0_3 lut_$abc$128901$new_new_n2264___input_0_4 lut_$abc$128901$new_new_n2264___input_0_5 lut_$abc$128901$new_new_n2264___output_0_0 
100110 1
010110 1
001110 1
111110 1
100101 1
010101 1
001101 1
111101 1
100011 1
010011 1
001011 1
111011 1
100111 1
010111 1
001111 1
111111 1

.names lut_$abc$128901$new_new_n2279___input_0_0 lut_$abc$128901$new_new_n2279___input_0_1 lut_$abc$128901$new_new_n2279___input_0_2 lut_$abc$128901$new_new_n2279___input_0_3 lut_$abc$128901$new_new_n2279___input_0_4 lut_$abc$128901$new_new_n2279___input_0_5 lut_$abc$128901$new_new_n2279___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2268___input_0_0 lut_$abc$128901$new_new_n2268___input_0_1 lut_$abc$128901$new_new_n2268___input_0_2 lut_$abc$128901$new_new_n2268___input_0_3 lut_$abc$128901$new_new_n2268___input_0_4 lut_$abc$128901$new_new_n2268___input_0_5 lut_$abc$128901$new_new_n2268___output_0_0 
101000 0
111000 0
100010 0
110010 0
001010 0
101010 0
011010 0
111010 0
110001 0
101001 0
011001 0
111001 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
111111 0

.names lut_$abc$128901$abc$46969$li02_li02_input_0_0 lut_$abc$128901$abc$46969$li02_li02_input_0_1 lut_$abc$128901$abc$46969$li02_li02_input_0_2 __vpr__unconn1894 lut_$abc$128901$abc$46969$li02_li02_input_0_4 lut_$abc$128901$abc$46969$li02_li02_output_0_0 
01000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.col_2_reg[2]_clock_0_0 \
    D=dffre_u_dct1d.col_2_reg[2]_input_0_0 \
    E=dffre_u_dct1d.col_2_reg[2]_input_2_0 \
    R=dffre_u_dct1d.col_2_reg[2]_input_1_0 \
    Q=dffre_u_dct1d.col_2_reg[2]_output_0_0

.names lut_$abc$128901$abc$46969$li01_li01_input_0_0 __vpr__unconn1895 lut_$abc$128901$abc$46969$li01_li01_input_0_2 __vpr__unconn1896 lut_$abc$128901$abc$46969$li01_li01_input_0_4 lut_$abc$128901$abc$46969$li01_li01_output_0_0 
10000 1
00100 1

.subckt dffre \
    C=dffre_u_dct1d.col_2_reg[1]_clock_0_0 \
    D=dffre_u_dct1d.col_2_reg[1]_input_0_0 \
    E=dffre_u_dct1d.col_2_reg[1]_input_2_0 \
    R=dffre_u_dct1d.col_2_reg[1]_input_1_0 \
    Q=dffre_u_dct1d.col_2_reg[1]_output_0_0

.names lut_$abc$128901$abc$46969$li00_li00_input_0_0 __vpr__unconn1897 __vpr__unconn1898 __vpr__unconn1899 lut_$abc$128901$abc$46969$li00_li00_input_0_4 lut_$abc$128901$abc$46969$li00_li00_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.col_2_reg[0]_clock_0_0 \
    D=dffre_u_dct1d.col_2_reg[0]_input_0_0 \
    E=dffre_u_dct1d.col_2_reg[0]_input_2_0 \
    R=dffre_u_dct1d.col_2_reg[0]_input_1_0 \
    Q=dffre_u_dct1d.col_2_reg[0]_output_0_0

.names __vpr__unconn1900 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_1 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_2 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_3 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_input_0_4 lut_$abc$128901$abc$14444$auto$opt_dff.cc:195:make_patterns_logic$328_output_0_0 
01110 1
00001 1
01001 1
00101 1
01101 1
00011 1
01011 1
00111 1
01111 1

.names __vpr__unconn1901 lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_input_0_1 lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_input_0_2 lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_input_0_3 __vpr__unconn1902 lut_$abc$128901$abc$14444$auto$rtlil.cc:2384:Not$385_output_0_0 
01110 1

.names lut_$abc$128901$new_new_n1578___input_0_0 lut_$abc$128901$new_new_n1578___input_0_1 lut_$abc$128901$new_new_n1578___input_0_2 lut_$abc$128901$new_new_n1578___input_0_3 lut_$abc$128901$new_new_n1578___input_0_4 lut_$abc$128901$new_new_n1578___output_0_0 
11111 1

.names lut_$abc$128901$new_new_n1572___input_0_0 lut_$abc$128901$new_new_n1572___input_0_1 lut_$abc$128901$new_new_n1572___input_0_2 lut_$abc$128901$new_new_n1572___input_0_3 lut_$abc$128901$new_new_n1572___input_0_4 lut_$abc$128901$new_new_n1572___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1
00010 1
10010 1
00110 1
00001 1
10001 1
00101 1
11111 1

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_s[3]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_s[3]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_s[3]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_s[3]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_s[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d1[2]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d1[2]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d1[2]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d1[2]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d1[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_s[5]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_s[5]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_s[5]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_s[5]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_s[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.stage2_reg_clock_0_0 \
    D=dffre_u_dct1d.stage2_reg_input_0_0 \
    E=dffre_u_dct1d.stage2_reg_input_2_0 \
    R=dffre_u_dct1d.stage2_reg_input_1_0 \
    Q=dffre_u_dct1d.stage2_reg_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_s[4]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_s[4]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_s[4]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_s[4]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_s[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwe_s_clock_0_0 \
    D=dffre_u_dct1d.ramwe_s_input_0_0 \
    E=dffre_u_dct1d.ramwe_s_input_2_0 \
    R=dffre_u_dct1d.ramwe_s_input_1_0 \
    Q=dffre_u_dct1d.ramwe_s_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_s[2]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_s[2]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_s[2]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_s[2]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_s[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d2[2]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d2[2]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d2[2]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d2[2]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d2[2]_output_0_0

.names lut_$abc$128901$abc$47083$li4_li4_input_0_0 lut_$abc$128901$abc$47083$li4_li4_input_0_1 lut_$abc$128901$abc$47083$li4_li4_input_0_2 __vpr__unconn1903 lut_$abc$128901$abc$47083$li4_li4_input_0_4 lut_$abc$128901$abc$47083$li4_li4_output_0_0 
10000 1
01000 1
10100 1
01100 1
10101 1
01101 1

.subckt dffre \
    C=dffre_u_dct2d.colram_reg[1]_clock_0_0 \
    D=dffre_u_dct2d.colram_reg[1]_input_0_0 \
    E=dffre_u_dct2d.colram_reg[1]_input_2_0 \
    R=dffre_u_dct2d.colram_reg[1]_input_1_0 \
    Q=dffre_u_dct2d.colram_reg[1]_output_0_0

.names lut_$abc$128901$abc$47083$li3_li3_input_0_0 __vpr__unconn1904 lut_$abc$128901$abc$47083$li3_li3_input_0_2 __vpr__unconn1905 lut_$abc$128901$abc$47083$li3_li3_input_0_4 lut_$abc$128901$abc$47083$li3_li3_output_0_0 
00000 1
00100 1
00101 1

.subckt dffre \
    C=dffre_u_dct2d.colram_reg[0]_clock_0_0 \
    D=dffre_u_dct2d.colram_reg[0]_input_0_0 \
    E=dffre_u_dct2d.colram_reg[0]_input_2_0 \
    R=dffre_u_dct2d.colram_reg[0]_input_1_0 \
    Q=dffre_u_dct2d.colram_reg[0]_output_0_0

.names __vpr__unconn1906 lut_$abc$128901$new_new_n1628___input_0_1 lut_$abc$128901$new_new_n1628___input_0_2 __vpr__unconn1907 lut_$abc$128901$new_new_n1628___input_0_4 lut_$abc$128901$new_new_n1628___output_0_0 
00000 1
01000 1
00100 1
00001 1

.names lut_$abc$128901$new_new_n1568___input_0_0 lut_$abc$128901$new_new_n1568___input_0_1 lut_$abc$128901$new_new_n1568___input_0_2 lut_$abc$128901$new_new_n1568___input_0_3 lut_$abc$128901$new_new_n1568___input_0_4 lut_$abc$128901$new_new_n1568___output_0_0 
11000 0
00100 0
10100 0
01100 0
00010 0
10010 0
01010 0
11110 0
00001 0
10001 0
01001 0
11101 0
11011 0
00111 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n1639___input_0_0 __vpr__unconn1908 __vpr__unconn1909 lut_$abc$128901$new_new_n1639___input_0_3 lut_$abc$128901$new_new_n1639___input_0_4 lut_$abc$128901$new_new_n1639___output_0_0 
00000 1
10000 1
10010 1
00001 1
00011 1
10011 1

.names lut_$abc$128901$new_new_n1629___input_0_0 __vpr__unconn1910 __vpr__unconn1911 lut_$abc$128901$new_new_n1629___input_0_3 lut_$abc$128901$new_new_n1629___input_0_4 lut_$abc$128901$new_new_n1629___output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_u1_ram.waddr[2]_clock_0_0 \
    D=dffre_u1_ram.waddr[2]_input_0_0 \
    E=dffre_u1_ram.waddr[2]_input_2_0 \
    R=dffre_u1_ram.waddr[2]_input_1_0 \
    Q=dffre_u1_ram.waddr[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d3[2]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d3[2]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d3[2]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d3[2]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d3[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d1[1]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d1[1]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d1[1]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d1[1]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d1[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d2[1]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d2[1]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d2[1]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d2[1]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d2[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d3[1]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d3[1]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d3[1]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d3[1]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d3[1]_output_0_0

.subckt dffre \
    C=dffre_u1_ram.waddr[1]_clock_0_0 \
    D=dffre_u1_ram.waddr[1]_input_0_0 \
    E=dffre_u1_ram.waddr[1]_input_2_0 \
    R=dffre_u1_ram.waddr[1]_input_1_0 \
    Q=dffre_u1_ram.waddr[1]_output_0_0

.names lut_$abc$128901$new_new_n1702___input_0_0 lut_$abc$128901$new_new_n1702___input_0_1 lut_$abc$128901$new_new_n1702___input_0_2 lut_$abc$128901$new_new_n1702___input_0_3 lut_$abc$128901$new_new_n1702___input_0_4 lut_$abc$128901$new_new_n1702___input_0_5 lut_$abc$128901$new_new_n1702___output_0_0 
000000 0
110000 0
011000 0
111000 0
010100 0
110100 0
101100 0
011100 0
000010 0
100010 0
001010 0
111010 0
000110 0
110110 0
011110 0
111110 0
010001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
101101 0
000011 0
110011 0
011011 0
111011 0
010111 0
110111 0
101111 0
011111 0

.names __vpr__unconn1912 lut_$abc$128901$abc$14444$li0585_li0585_input_0_1 __vpr__unconn1913 lut_$abc$128901$abc$14444$li0585_li0585_input_0_3 lut_$abc$128901$abc$14444$li0585_li0585_input_0_4 lut_$abc$128901$abc$14444$li0585_li0585_output_0_0 
01011 1

.subckt dffre \
    C=dffre_u_dct2d.odv_d0_clock_0_0 \
    D=dffre_u_dct2d.odv_d0_input_0_0 \
    E=dffre_u_dct2d.odv_d0_input_2_0 \
    R=dffre_u_dct2d.odv_d0_input_1_0 \
    Q=dffre_u_dct2d.odv_d0_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.odv_d1_clock_0_0 \
    D=dffre_u_dct2d.odv_d1_input_0_0 \
    E=dffre_u_dct2d.odv_d1_input_2_0 \
    R=dffre_u_dct2d.odv_d1_input_1_0 \
    Q=dffre_u_dct2d.odv_d1_output_0_0

.names lut_$abc$128901$new_new_n2529___input_0_0 lut_$abc$128901$new_new_n2529___input_0_1 lut_$abc$128901$new_new_n2529___input_0_2 lut_$abc$128901$new_new_n2529___input_0_3 lut_$abc$128901$new_new_n2529___input_0_4 lut_$abc$128901$new_new_n2529___input_0_5 lut_$abc$128901$new_new_n2529___output_0_0 
000000 0
010000 0
101000 0
111000 0
100100 0
110100 0
001100 0
011100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
110001 0
001001 0
011001 0
000101 0
010101 0
101101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$abc$128901$new_new_n1513___input_0_0 lut_$abc$128901$new_new_n1513___input_0_1 lut_$abc$128901$new_new_n1513___input_0_2 lut_$abc$128901$new_new_n1513___input_0_3 lut_$abc$128901$new_new_n1513___input_0_4 lut_$abc$128901$new_new_n1513___input_0_5 lut_$abc$128901$new_new_n1513___output_0_0 
100000 0
110000 0
001000 0
111000 0
000100 0
010100 0
101100 0
011100 0
000010 0
110010 0
001010 0
011010 0
100110 0
010110 0
101110 0
111110 0
000001 0
010001 0
101001 0
011001 0
100101 0
110101 0
001101 0
111101 0
100011 0
010011 0
101011 0
111011 0
000111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[27]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[27]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[27]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[27]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[12]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[12]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[12]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[12]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[12]_output_0_0

.names lut_$abc$128901$new_new_n1539___input_0_0 lut_$abc$128901$new_new_n1539___input_0_1 lut_$abc$128901$new_new_n1539___input_0_2 lut_$abc$128901$new_new_n1539___input_0_3 lut_$abc$128901$new_new_n1539___input_0_4 lut_$abc$128901$new_new_n1539___input_0_5 lut_$abc$128901$new_new_n1539___output_0_0 
001000 0
011000 0
111000 0
100100 0
011010 0
000110 0
100110 0
110110 0
100001 0
000101 0
100101 0
010101 0
110101 0
101101 0
000011 0
100011 0
110011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.odv_d3_clock_0_0 \
    D=dffre_u_dct2d.odv_d3_input_0_0 \
    E=dffre_u_dct2d.odv_d3_input_2_0 \
    R=dffre_u_dct2d.odv_d3_input_1_0 \
    Q=dffre_u_dct2d.odv_d3_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.odv_d2_clock_0_0 \
    D=dffre_u_dct2d.odv_d2_input_0_0 \
    E=dffre_u_dct2d.odv_d2_input_2_0 \
    R=dffre_u_dct2d.odv_d2_input_1_0 \
    Q=dffre_u_dct2d.odv_d2_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.odv_d4_clock_0_0 \
    D=dffre_u_dct2d.odv_d4_input_0_0 \
    E=dffre_u_dct2d.odv_d4_input_2_0 \
    R=dffre_u_dct2d.odv_d4_input_1_0 \
    Q=dffre_u_dct2d.odv_d4_output_0_0

.subckt dffre \
    C=dffre_$iopadmap$odv_clock_0_0 \
    D=dffre_$iopadmap$odv_input_0_0 \
    E=dffre_$iopadmap$odv_input_2_0 \
    R=dffre_$iopadmap$odv_input_1_0 \
    Q=dffre_$iopadmap$odv_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[11]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[11]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[11]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[11]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[26]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[26]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[26]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[26]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[26]_output_0_0

.names lut_$abc$128901$abc$45570$li90_li90_input_0_0 lut_$abc$128901$abc$45570$li90_li90_input_0_1 __vpr__unconn1914 lut_$abc$128901$abc$45570$li90_li90_input_0_3 __vpr__unconn1915 lut_$abc$128901$abc$45570$li90_li90_output_0_0 
01000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.rowram_reg[2]_clock_0_0 \
    D=dffre_u_dct2d.rowram_reg[2]_input_0_0 \
    E=dffre_u_dct2d.rowram_reg[2]_input_2_0 \
    R=dffre_u_dct2d.rowram_reg[2]_input_1_0 \
    Q=dffre_u_dct2d.rowram_reg[2]_output_0_0

.names lut_$abc$128901$abc$45570$li89_li89_input_0_0 __vpr__unconn1916 __vpr__unconn1917 lut_$abc$128901$abc$45570$li89_li89_input_0_3 __vpr__unconn1918 lut_$abc$128901$abc$45570$li89_li89_output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_u_dct2d.rowram_reg[1]_clock_0_0 \
    D=dffre_u_dct2d.rowram_reg[1]_input_0_0 \
    E=dffre_u_dct2d.rowram_reg[1]_input_2_0 \
    R=dffre_u_dct2d.rowram_reg[1]_input_1_0 \
    Q=dffre_u_dct2d.rowram_reg[1]_output_0_0

.names __vpr__unconn1919 __vpr__unconn1920 __vpr__unconn1921 lut_$auto$alumacc.cc:485:replace_alu$557.X[0]_input_0_3 __vpr__unconn1922 lut_$auto$alumacc.cc:485:replace_alu$557.X[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.rowram_reg[0]_clock_0_0 \
    D=dffre_u_dct2d.rowram_reg[0]_input_0_0 \
    E=dffre_u_dct2d.rowram_reg[0]_input_2_0 \
    R=dffre_u_dct2d.rowram_reg[0]_input_1_0 \
    Q=dffre_u_dct2d.rowram_reg[0]_output_0_0

.names __vpr__unconn1923 lut_$abc$128901$new_new_n1546___input_0_1 lut_$abc$128901$new_new_n1546___input_0_2 __vpr__unconn1924 lut_$abc$128901$new_new_n1546___input_0_4 lut_$abc$128901$new_new_n1546___output_0_0 
00000 1
01100 1
01001 1
00101 1

.names lut_$abc$128901$new_new_n1514___input_0_0 lut_$abc$128901$new_new_n1514___input_0_1 lut_$abc$128901$new_new_n1514___input_0_2 lut_$abc$128901$new_new_n1514___input_0_3 lut_$abc$128901$new_new_n1514___input_0_4 lut_$abc$128901$new_new_n1514___input_0_5 lut_$abc$128901$new_new_n1514___output_0_0 
100000 1
111000 1
110100 1
101100 1
000001 1
100001 1
011001 1
111001 1
010101 1
110101 1
001101 1
101101 1
100011 1
111011 1
110111 1
101111 1

.names lut_$abc$128901$new_new_n2511___input_0_0 lut_$abc$128901$new_new_n2511___input_0_1 lut_$abc$128901$new_new_n2511___input_0_2 lut_$abc$128901$new_new_n2511___input_0_3 lut_$abc$128901$new_new_n2511___input_0_4 lut_$abc$128901$new_new_n2511___input_0_5 lut_$abc$128901$new_new_n2511___output_0_0 
100000 0
010000 0
001000 0
111000 0
010100 0
110100 0
001100 0
101100 0
000010 0
110010 0
101010 0
011010 0
000110 0
100110 0
011110 0
111110 0
000001 0
100001 0
011001 0
111001 0
100101 0
010101 0
001101 0
111101 0
010011 0
110011 0
001011 0
101011 0
000111 0
110111 0
101111 0
011111 0

.names __vpr__unconn1925 lut_$abc$128901$new_new_n1543___input_0_1 lut_$abc$128901$new_new_n1543___input_0_2 lut_$abc$128901$new_new_n1543___input_0_3 __vpr__unconn1926 lut_$abc$128901$new_new_n1543___output_0_0 
00000 1
01000 1
01100 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.latchbuf_reg[54]_clock_0_0 \
    D=dffre_u_dct2d.latchbuf_reg[54]_input_0_0 \
    E=dffre_u_dct2d.latchbuf_reg[54]_input_2_0 \
    R=dffre_u_dct2d.latchbuf_reg[54]_input_1_0 \
    Q=dffre_u_dct2d.latchbuf_reg[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.stage1_reg_clock_0_0 \
    D=dffre_u_dct2d.stage1_reg_input_0_0 \
    E=dffre_u_dct2d.stage1_reg_input_2_0 \
    R=dffre_u_dct2d.stage1_reg_input_1_0 \
    Q=dffre_u_dct2d.stage1_reg_output_0_0

.names lut_$abc$128901$new_new_n2512___input_0_0 lut_$abc$128901$new_new_n2512___input_0_1 lut_$abc$128901$new_new_n2512___input_0_2 lut_$abc$128901$new_new_n2512___input_0_3 lut_$abc$128901$new_new_n2512___input_0_4 lut_$abc$128901$new_new_n2512___input_0_5 lut_$abc$128901$new_new_n2512___output_0_0 
100000 0
001000 0
011000 0
111000 0
000100 0
100100 0
110100 0
011100 0
000010 0
010010 0
110010 0
101010 0
010110 0
001110 0
101110 0
111110 0
000001 0
010001 0
110001 0
101001 0
010101 0
001101 0
101101 0
111101 0
100011 0
001011 0
011011 0
111011 0
000111 0
100111 0
110111 0
011111 0

.names lut_$abc$128901$new_new_n2514___input_0_0 lut_$abc$128901$new_new_n2514___input_0_1 lut_$abc$128901$new_new_n2514___input_0_2 lut_$abc$128901$new_new_n2514___input_0_3 lut_$abc$128901$new_new_n2514___input_0_4 lut_$abc$128901$new_new_n2514___input_0_5 lut_$abc$128901$new_new_n2514___output_0_0 
000000 0
100000 0
001000 0
111000 0
000100 0
110100 0
011100 0
111100 0
100010 0
010010 0
001010 0
101010 0
000110 0
100110 0
001110 0
111110 0
100001 0
010001 0
001001 0
101001 0
000101 0
100101 0
001101 0
111101 0
010011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
101111 0

.names lut_$abc$128901$abc$47132$li2_li2_input_0_0 lut_$abc$128901$abc$47132$li2_li2_input_0_1 __vpr__unconn1927 __vpr__unconn1928 lut_$abc$128901$abc$47132$li2_li2_input_0_4 lut_$abc$128901$abc$47132$li2_li2_output_0_0 
01000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.rowr_reg[2]_clock_0_0 \
    D=dffre_u_dct2d.rowr_reg[2]_input_0_0 \
    E=dffre_u_dct2d.rowr_reg[2]_input_2_0 \
    R=dffre_u_dct2d.rowr_reg[2]_input_1_0 \
    Q=dffre_u_dct2d.rowr_reg[2]_output_0_0

.names lut_$abc$128901$abc$47132$li1_li1_input_0_0 __vpr__unconn1929 __vpr__unconn1930 __vpr__unconn1931 lut_$abc$128901$abc$47132$li1_li1_input_0_4 lut_$abc$128901$abc$47132$li1_li1_output_0_0 
10000 1
00001 1

.subckt dffre \
    C=dffre_u_dct2d.rowr_reg[1]_clock_0_0 \
    D=dffre_u_dct2d.rowr_reg[1]_input_0_0 \
    E=dffre_u_dct2d.rowr_reg[1]_input_2_0 \
    R=dffre_u_dct2d.rowr_reg[1]_input_1_0 \
    Q=dffre_u_dct2d.rowr_reg[1]_output_0_0

.names __vpr__unconn1932 __vpr__unconn1933 lut_$abc$128901$abc$47132$li0_li0_input_0_2 __vpr__unconn1934 __vpr__unconn1935 lut_$abc$128901$abc$47132$li0_li0_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.rowr_reg[0]_clock_0_0 \
    D=dffre_u_dct2d.rowr_reg[0]_input_0_0 \
    E=dffre_u_dct2d.rowr_reg[0]_input_2_0 \
    R=dffre_u_dct2d.rowr_reg[0]_input_1_0 \
    Q=dffre_u_dct2d.rowr_reg[0]_output_0_0

.names __vpr__unconn1936 lut_$abc$128901$new_new_n1549___input_0_1 __vpr__unconn1937 lut_$abc$128901$new_new_n1549___input_0_3 lut_$abc$128901$new_new_n1549___input_0_4 lut_$abc$128901$new_new_n1549___output_0_0 
00000 1
01010 1
01001 1
00011 1

.names lut_$abc$128901$new_new_n1534___input_0_0 lut_$abc$128901$new_new_n1534___input_0_1 lut_$abc$128901$new_new_n1534___input_0_2 lut_$abc$128901$new_new_n1534___input_0_3 lut_$abc$128901$new_new_n1534___input_0_4 lut_$abc$128901$new_new_n1534___input_0_5 lut_$abc$128901$new_new_n1534___output_0_0 
001000 1
011100 1
000010 1
001010 1
101010 1
010110 1
011110 1
111110 1
011001 1
001101 1
010011 1
011011 1
111011 1
000111 1
001111 1
101111 1

.names lut_$abc$128901$new_new_n2518___input_0_0 lut_$abc$128901$new_new_n2518___input_0_1 lut_$abc$128901$new_new_n2518___input_0_2 lut_$abc$128901$new_new_n2518___input_0_3 lut_$abc$128901$new_new_n2518___input_0_4 lut_$abc$128901$new_new_n2518___input_0_5 lut_$abc$128901$new_new_n2518___output_0_0 
100000 0
010000 0
101000 0
111000 0
000100 0
110100 0
001100 0
011100 0
000010 0
110010 0
001010 0
011010 0
100110 0
010110 0
101110 0
111110 0
000001 0
010001 0
101001 0
011001 0
100101 0
110101 0
001101 0
111101 0
100011 0
110011 0
001011 0
111011 0
000111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d2[4]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d2[4]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d2[4]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d2[4]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d2[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d1[4]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d1[4]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d1[4]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d1[4]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d1[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d3[5]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d3[5]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d3[5]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d3[5]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d3[5]_output_0_0

.subckt dffre \
    C=dffre_u1_ram.waddr[5]_clock_0_0 \
    D=dffre_u1_ram.waddr[5]_input_0_0 \
    E=dffre_u1_ram.waddr[5]_input_2_0 \
    R=dffre_u1_ram.waddr[5]_input_1_0 \
    Q=dffre_u1_ram.waddr[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d2[5]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d2[5]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d2[5]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d2[5]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d2[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d1[5]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d1[5]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d1[5]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d1[5]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d1[5]_output_0_0

.subckt dffre \
    C=dffre_u1_ram.waddr[4]_clock_0_0 \
    D=dffre_u1_ram.waddr[4]_input_0_0 \
    E=dffre_u1_ram.waddr[4]_input_2_0 \
    R=dffre_u1_ram.waddr[4]_input_1_0 \
    Q=dffre_u1_ram.waddr[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d3[4]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d3[4]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d3[4]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d3[4]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d3[4]_output_0_0

.names lut_$abc$128901$new_new_n2281___input_0_0 lut_$abc$128901$new_new_n2281___input_0_1 lut_$abc$128901$new_new_n2281___input_0_2 lut_$abc$128901$new_new_n2281___input_0_3 lut_$abc$128901$new_new_n2281___input_0_4 lut_$abc$128901$new_new_n2281___output_0_0 
00100 0
00010 0
00110 0
01110 0
00001 0
00101 0
01101 0
00011 0
01011 0
00111 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n2271___input_0_0 lut_$abc$128901$new_new_n2271___input_0_1 __vpr__unconn1938 lut_$abc$128901$new_new_n2271___input_0_3 __vpr__unconn1939 lut_$abc$128901$new_new_n2271___output_0_0 
00000 1
11000 1
10010 1
01010 1

.names __vpr__unconn1940 __vpr__unconn1941 __vpr__unconn1942 __vpr__unconn1943 lut_$auto$alumacc.cc:485:replace_alu$395.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$395.BB[0]_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n2259___input_0_0 lut_$abc$128901$new_new_n2259___input_0_1 lut_$abc$128901$new_new_n2259___input_0_2 __vpr__unconn1944 __vpr__unconn1945 lut_$abc$128901$new_new_n2259___output_0_0 
00000 1
11000 1
10100 1
01100 1

.names lut_$abc$128901$new_new_n2270___input_0_0 lut_$abc$128901$new_new_n2270___input_0_1 lut_$abc$128901$new_new_n2270___input_0_2 __vpr__unconn1946 __vpr__unconn1947 lut_$abc$128901$new_new_n2270___output_0_0 
00000 1
10000 1
01000 1
00100 1

.names lut_$abc$128901$new_new_n2272___input_0_0 lut_$abc$128901$new_new_n2272___input_0_1 lut_$abc$128901$new_new_n2272___input_0_2 lut_$abc$128901$new_new_n2272___input_0_3 lut_$abc$128901$new_new_n2272___input_0_4 lut_$abc$128901$new_new_n2272___input_0_5 lut_$abc$128901$new_new_n2272___output_0_0 
100000 0
010000 0
101000 0
111000 0
000100 0
010100 0
101100 0
011100 0
100010 0
110010 0
001010 0
111010 0
100110 0
010110 0
101110 0
111110 0
100001 0
110001 0
001001 0
111001 0
100101 0
010101 0
101101 0
111101 0
000011 0
110011 0
001011 0
011011 0
100111 0
110111 0
001111 0
111111 0

.names lut_$abc$128901$new_new_n2260___input_0_0 lut_$abc$128901$new_new_n2260___input_0_1 lut_$abc$128901$new_new_n2260___input_0_2 lut_$abc$128901$new_new_n2260___input_0_3 lut_$abc$128901$new_new_n2260___input_0_4 lut_$abc$128901$new_new_n2260___input_0_5 lut_$abc$128901$new_new_n2260___output_0_0 
000000 0
100000 0
001000 0
111000 0
000100 0
100100 0
001100 0
111100 0
000010 0
110010 0
011010 0
111010 0
000110 0
110110 0
011110 0
111110 0
000001 0
100001 0
001001 0
111001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
010111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2280___input_0_0 lut_$abc$128901$new_new_n2280___input_0_1 lut_$abc$128901$new_new_n2280___input_0_2 lut_$abc$128901$new_new_n2280___input_0_3 lut_$abc$128901$new_new_n2280___input_0_4 lut_$abc$128901$new_new_n2280___output_0_0 
00000 0
01000 0
00100 0
10100 0
01100 0
00010 0
10010 0
01010 0
00110 0
10110 0
01110 0
11110 0
00111 0
10111 0

.names lut_$abc$128901$new_new_n2329___input_0_0 __vpr__unconn1948 lut_$abc$128901$new_new_n2329___input_0_2 __vpr__unconn1949 lut_$abc$128901$new_new_n2329___input_0_4 lut_$abc$128901$new_new_n2329___output_0_0 
00000 1
10000 1
10100 1
10001 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[42]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[42]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[42]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[42]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[42]_output_0_0

.names lut_$abc$128901$new_new_n2315___input_0_0 lut_$abc$128901$new_new_n2315___input_0_1 lut_$abc$128901$new_new_n2315___input_0_2 __vpr__unconn1950 __vpr__unconn1951 lut_$abc$128901$new_new_n2315___output_0_0 
00000 1
10000 1
01000 1
00100 1

.names lut_$abc$128901$new_new_n2307___input_0_0 lut_$abc$128901$new_new_n2307___input_0_1 lut_$abc$128901$new_new_n2307___input_0_2 __vpr__unconn1952 __vpr__unconn1953 lut_$abc$128901$new_new_n2307___output_0_0 
00000 1
11000 1
10100 1
01100 1

.names lut_$abc$128901$new_new_n1547___input_0_0 lut_$abc$128901$new_new_n1547___input_0_1 lut_$abc$128901$new_new_n1547___input_0_2 lut_$abc$128901$new_new_n1547___input_0_3 lut_$abc$128901$new_new_n1547___input_0_4 lut_$abc$128901$new_new_n1547___input_0_5 lut_$abc$128901$new_new_n1547___output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
100010 0
010010 0
101010 0
011010 0
000110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
111001 0
100101 0
010101 0
101101 0
011101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[19]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[19]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[19]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[19]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[4]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[4]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[4]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[4]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[4]_output_0_0

.names lut_$abc$128901$new_new_n2507___input_0_0 lut_$abc$128901$new_new_n2507___input_0_1 lut_$abc$128901$new_new_n2507___input_0_2 lut_$abc$128901$new_new_n2507___input_0_3 lut_$abc$128901$new_new_n2507___input_0_4 lut_$abc$128901$new_new_n2507___output_0_0 
00000 0
01000 0
00100 0
01100 0
10010 0
01010 0
10110 0
11110 0
00001 0
11001 0
00101 0
01101 0
10011 0
11011 0
10111 0
11111 0

.names lut_$abc$128901$new_new_n1544___input_0_0 lut_$abc$128901$new_new_n1544___input_0_1 lut_$abc$128901$new_new_n1544___input_0_2 lut_$abc$128901$new_new_n1544___input_0_3 lut_$abc$128901$new_new_n1544___input_0_4 lut_$abc$128901$new_new_n1544___input_0_5 lut_$abc$128901$new_new_n1544___output_0_0 
010000 0
101000 0
100100 0
011100 0
001010 0
111010 0
000110 0
110110 0
100001 0
011001 0
010101 0
101101 0
000011 0
110011 0
001111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[19]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[19]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[19]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[19]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[19]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[19]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[19]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[19]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[4]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[4]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[4]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[4]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[4]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[4]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[4]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[4]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[4]_output_0_0

.names lut_$abc$128901$new_new_n2521___input_0_0 lut_$abc$128901$new_new_n2521___input_0_1 lut_$abc$128901$new_new_n2521___input_0_2 lut_$abc$128901$new_new_n2521___input_0_3 lut_$abc$128901$new_new_n2521___input_0_4 lut_$abc$128901$new_new_n2521___input_0_5 lut_$abc$128901$new_new_n2521___output_0_0 
000000 0
100000 0
010000 0
101000 0
011000 0
111000 0
000100 0
001100 0
101100 0
011100 0
100010 0
010010 0
110010 0
111010 0
000110 0
100110 0
010110 0
101110 0
011110 0
111110 0
110001 0
001001 0
100101 0
010101 0
110101 0
111101 0
000011 0
001011 0
101011 0
011011 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n1551___input_0_0 __vpr__unconn1954 __vpr__unconn1955 lut_$abc$128901$new_new_n1551___input_0_3 lut_$abc$128901$new_new_n1551___input_0_4 lut_$abc$128901$new_new_n1551___output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[8]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[8]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[8]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[8]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[8]_output_0_0

.names lut_$abc$128901$new_new_n1668___input_0_0 lut_$abc$128901$new_new_n1668___input_0_1 lut_$abc$128901$new_new_n1668___input_0_2 lut_$abc$128901$new_new_n1668___input_0_3 lut_$abc$128901$new_new_n1668___input_0_4 lut_$abc$128901$new_new_n1668___input_0_5 lut_$abc$128901$new_new_n1668___output_0_0 
111000 1
110100 1
011100 1
111100 1
101010 1
100110 1
001110 1
101110 1
101001 1
100101 1
001101 1
101101 1
111011 1
110111 1
011111 1
111111 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[88]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[88]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[88]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[88]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[88]_output_0_0

.names lut_$abc$128901$new_new_n1669___input_0_0 __vpr__unconn1956 lut_$abc$128901$new_new_n1669___input_0_2 __vpr__unconn1957 lut_$abc$128901$new_new_n1669___input_0_4 lut_$abc$128901$new_new_n1669___output_0_0 
00000 1
00100 1
00101 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[90]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[90]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[90]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[90]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[90]_output_0_0

.names __vpr__unconn1958 lut_$abc$128901$new_new_n1658___input_0_1 __vpr__unconn1959 lut_$abc$128901$new_new_n1658___input_0_3 lut_$abc$128901$new_new_n1658___input_0_4 lut_$abc$128901$new_new_n1658___output_0_0 
00000 1
01010 1
01001 1
00011 1

.names lut_$abc$128901$new_new_n1667___input_0_0 lut_$abc$128901$new_new_n1667___input_0_1 lut_$abc$128901$new_new_n1667___input_0_2 lut_$abc$128901$new_new_n1667___input_0_3 lut_$abc$128901$new_new_n1667___input_0_4 lut_$abc$128901$new_new_n1667___input_0_5 lut_$abc$128901$new_new_n1667___output_0_0 
111000 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
111110 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
111101 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1664___input_0_0 lut_$abc$128901$new_new_n1664___input_0_1 lut_$abc$128901$new_new_n1664___input_0_2 __vpr__unconn1960 __vpr__unconn1961 lut_$abc$128901$new_new_n1664___output_0_0 
10000 1
01000 1
11000 1

.names lut_$abc$128901$new_new_n1682___input_0_0 lut_$abc$128901$new_new_n1682___input_0_1 __vpr__unconn1962 lut_$abc$128901$new_new_n1682___input_0_3 lut_$abc$128901$new_new_n1682___input_0_4 lut_$abc$128901$new_new_n1682___output_0_0 
00001 1
10001 1
01001 1
11001 1
00011 1

.names lut_$abc$128901$new_new_n1673___input_0_0 lut_$abc$128901$new_new_n1673___input_0_1 lut_$abc$128901$new_new_n1673___input_0_2 lut_$abc$128901$new_new_n1673___input_0_3 lut_$abc$128901$new_new_n1673___input_0_4 lut_$abc$128901$new_new_n1673___input_0_5 lut_$abc$128901$new_new_n1673___output_0_0 
110000 0
001000 0
000100 0
001100 0
101100 0
011100 0
000010 0
100010 0
010010 0
101010 0
011010 0
111010 0
100110 0
010110 0
110110 0
111110 0
100001 0
010001 0
110001 0
111001 0
110101 0
001101 0
000011 0
001011 0
101011 0
011011 0
000111 0
100111 0
010111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1659___input_0_0 lut_$abc$128901$new_new_n1659___input_0_1 lut_$abc$128901$new_new_n1659___input_0_2 lut_$abc$128901$new_new_n1659___input_0_3 lut_$abc$128901$new_new_n1659___input_0_4 lut_$abc$128901$new_new_n1659___output_0_0 
00000 0
10000 0
00100 0
11100 0
00010 0
11010 0
01110 0
11110 0
00001 0
11001 0
01101 0
11101 0
01011 0
11011 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n1661___input_0_0 lut_$abc$128901$new_new_n1661___input_0_1 lut_$abc$128901$new_new_n1661___input_0_2 lut_$abc$128901$new_new_n1661___input_0_3 lut_$abc$128901$new_new_n1661___input_0_4 lut_$abc$128901$new_new_n1661___input_0_5 lut_$abc$128901$new_new_n1661___output_0_0 
010000 0
110000 0
001000 0
101000 0
000100 0
100100 0
011100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
100011 0
011011 0
111011 0
010111 0
110111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n1864___input_0_0 lut_$abc$128901$new_new_n1864___input_0_1 lut_$abc$128901$new_new_n1864___input_0_2 lut_$abc$128901$new_new_n1864___input_0_3 lut_$abc$128901$new_new_n1864___input_0_4 lut_$abc$128901$new_new_n1864___input_0_5 lut_$abc$128901$new_new_n1864___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[51]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[51]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[51]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[51]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[36]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[36]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[36]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[36]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[36]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[36]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[36]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[36]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[36]_output_0_0

.names lut_$abc$128901$new_new_n1878___input_0_0 lut_$abc$128901$new_new_n1878___input_0_1 lut_$abc$128901$new_new_n1878___input_0_2 __vpr__unconn1963 __vpr__unconn1964 lut_$abc$128901$new_new_n1878___output_0_0 
00000 1
10000 1
01000 1
00100 1

.names lut_$abc$128901$new_new_n1875___input_0_0 lut_$abc$128901$new_new_n1875___input_0_1 lut_$abc$128901$new_new_n1875___input_0_2 lut_$abc$128901$new_new_n1875___input_0_3 lut_$abc$128901$new_new_n1875___input_0_4 lut_$abc$128901$new_new_n1875___input_0_5 lut_$abc$128901$new_new_n1875___output_0_0 
101100 1
011100 1
001110 1
111110 1
101001 1
011001 1
100101 1
010101 1
101101 1
011101 1
001011 1
111011 1
000111 1
110111 1
001111 1
111111 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[35]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[35]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[35]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[35]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[35]_output_0_0

.names __vpr__unconn1965 lut_$abc$128901$new_new_n1871___input_0_1 __vpr__unconn1966 lut_$abc$128901$new_new_n1871___input_0_3 lut_$abc$128901$new_new_n1871___input_0_4 lut_$abc$128901$new_new_n1871___output_0_0 
00000 1
01000 1
00010 1
00001 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[50]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[50]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[50]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[50]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[51]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[51]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[51]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[51]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[51]_output_0_0

.names lut_$abc$128901$new_new_n1869___input_0_0 lut_$abc$128901$new_new_n1869___input_0_1 lut_$abc$128901$new_new_n1869___input_0_2 lut_$abc$128901$new_new_n1869___input_0_3 lut_$abc$128901$new_new_n1869___input_0_4 lut_$abc$128901$new_new_n1869___input_0_5 lut_$abc$128901$new_new_n1869___output_0_0 
110000 0
001000 0
101000 0
011000 0
100100 0
010100 0
110100 0
001100 0
000010 0
100010 0
010010 0
111010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[36]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[36]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[36]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[36]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[51]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[51]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[51]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[51]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[51]_output_0_0

.names lut_$abc$128901$new_new_n1787___input_0_0 lut_$abc$128901$new_new_n1787___input_0_1 lut_$abc$128901$new_new_n1787___input_0_2 lut_$abc$128901$new_new_n1787___input_0_3 lut_$abc$128901$new_new_n1787___input_0_4 lut_$abc$128901$new_new_n1787___input_0_5 lut_$abc$128901$new_new_n1787___output_0_0 
000000 0
100000 0
010000 0
001000 0
101000 0
011000 0
000100 0
001100 0
000010 0
100010 0
010010 0
001010 0
000110 0
000001 0
100001 0
010001 0
001001 0
000101 0
000011 0
001011 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[77]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[77]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[77]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[77]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[77]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[62]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[62]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[62]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[62]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[62]_output_0_0

.names lut_$abc$128901$new_new_n1772___input_0_0 lut_$abc$128901$new_new_n1772___input_0_1 lut_$abc$128901$new_new_n1772___input_0_2 lut_$abc$128901$new_new_n1772___input_0_3 lut_$abc$128901$new_new_n1772___input_0_4 lut_$abc$128901$new_new_n1772___input_0_5 lut_$abc$128901$new_new_n1772___output_0_0 
000000 0
100000 0
010000 0
110000 0
111000 0
100100 0
010100 0
110100 0
000010 0
100010 0
010010 0
110010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
111110 0
100001 0
010001 0
110001 0
110101 0
000011 0
100011 0
010011 0
110011 0
111011 0
100111 0
010111 0
110111 0

.names lut_$abc$128901$new_new_n1763___input_0_0 lut_$abc$128901$new_new_n1763___input_0_1 __vpr__unconn1967 lut_$abc$128901$new_new_n1763___input_0_3 __vpr__unconn1968 lut_$abc$128901$new_new_n1763___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[77]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[77]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[77]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[77]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[77]_output_0_0

.names lut_$abc$128901$new_new_n1764___input_0_0 lut_$abc$128901$new_new_n1764___input_0_1 lut_$abc$128901$new_new_n1764___input_0_2 lut_$abc$128901$new_new_n1764___input_0_3 lut_$abc$128901$new_new_n1764___input_0_4 lut_$abc$128901$new_new_n1764___input_0_5 lut_$abc$128901$new_new_n1764___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
101100 0
011100 0
111100 0
100010 0
010010 0
110010 0
001010 0
110110 0
001110 0
101110 0
011110 0
000001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
111101 0
110011 0
001011 0
101011 0
011011 0
000111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1762___input_0_0 __vpr__unconn1969 lut_$abc$128901$new_new_n1762___input_0_2 __vpr__unconn1970 lut_$abc$128901$new_new_n1762___input_0_4 lut_$abc$128901$new_new_n1762___output_0_0 
00000 1
10000 1
00100 1
00001 1

.names lut_$abc$128901$new_new_n1756___input_0_0 __vpr__unconn1971 lut_$abc$128901$new_new_n1756___input_0_2 __vpr__unconn1972 lut_$abc$128901$new_new_n1756___input_0_4 lut_$abc$128901$new_new_n1756___output_0_0 
00000 1
10100 1
10001 1
00101 1

.names lut_$abc$128901$new_new_n1776___input_0_0 lut_$abc$128901$new_new_n1776___input_0_1 lut_$abc$128901$new_new_n1776___input_0_2 lut_$abc$128901$new_new_n1776___input_0_3 lut_$abc$128901$new_new_n1776___input_0_4 lut_$abc$128901$new_new_n1776___input_0_5 lut_$abc$128901$new_new_n1776___output_0_0 
010000 0
110000 0
001000 0
101000 0
010100 0
110100 0
001100 0
101100 0
000010 0
100010 0
001010 0
101010 0
000110 0
110110 0
001110 0
111110 0
010001 0
110001 0
001001 0
101001 0
010101 0
110101 0
001101 0
101101 0
000011 0
110011 0
001011 0
111011 0
010111 0
110111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1757___input_0_0 lut_$abc$128901$new_new_n1757___input_0_1 lut_$abc$128901$new_new_n1757___input_0_2 lut_$abc$128901$new_new_n1757___input_0_3 lut_$abc$128901$new_new_n1757___input_0_4 lut_$abc$128901$new_new_n1757___output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
10100 0
11100 0
00010 0
10010 0
11010 0
10110 0
11110 0
00001 0
01001 0
00101 0
00011 0

.names lut_$abc$128901$new_new_n2476___input_0_0 lut_$abc$128901$new_new_n2476___input_0_1 lut_$abc$128901$new_new_n2476___input_0_2 lut_$abc$128901$new_new_n2476___input_0_3 lut_$abc$128901$new_new_n2476___input_0_4 lut_$abc$128901$new_new_n2476___input_0_5 lut_$abc$128901$new_new_n2476___output_0_0 
000000 1
100000 1
010000 1
001000 1
000110 1
100110 1
010110 1
001110 1
000101 1
100101 1
010101 1
001101 1
000011 1
100011 1
010011 1
001011 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[31]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[31]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[31]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[31]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[31]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[31]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[31]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[31]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[31]_output_0_0

.names lut_$abc$128901$new_new_n2439___input_0_0 lut_$abc$128901$new_new_n2439___input_0_1 lut_$abc$128901$new_new_n2439___input_0_2 lut_$abc$128901$new_new_n2439___input_0_3 lut_$abc$128901$new_new_n2439___input_0_4 lut_$abc$128901$new_new_n2439___input_0_5 lut_$abc$128901$new_new_n2439___output_0_0 
010000 0
101000 0
000100 0
100100 0
110100 0
001100 0
011100 0
111100 0
000010 0
010010 0
110010 0
011010 0
100110 0
001110 0
101110 0
111110 0
100001 0
001001 0
101001 0
111001 0
000101 0
010101 0
110101 0
011101 0
010011 0
101011 0
000111 0
100111 0
110111 0
001111 0
011111 0
111111 0

.names __vpr__unconn1973 __vpr__unconn1974 lut_$abc$128901$new_new_n2433___input_0_2 lut_$abc$128901$new_new_n2433___input_0_3 lut_$abc$128901$new_new_n2433___input_0_4 lut_$abc$128901$new_new_n2433___output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[35]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[35]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[35]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[35]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[35]_output_0_0

.names lut_$abc$128901$new_new_n2436___input_0_0 lut_$abc$128901$new_new_n2436___input_0_1 lut_$abc$128901$new_new_n2436___input_0_2 lut_$abc$128901$new_new_n2436___input_0_3 lut_$abc$128901$new_new_n2436___input_0_4 lut_$abc$128901$new_new_n2436___input_0_5 lut_$abc$128901$new_new_n2436___output_0_0 
000000 0
111000 0
110100 0
101100 0
011100 0
111100 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
000110 0
100110 0
010110 0
001110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n2448___input_0_0 lut_$abc$128901$new_new_n2448___input_0_1 lut_$abc$128901$new_new_n2448___input_0_2 lut_$abc$128901$new_new_n2448___input_0_3 lut_$abc$128901$new_new_n2448___input_0_4 lut_$abc$128901$new_new_n2448___input_0_5 lut_$abc$128901$new_new_n2448___output_0_0 
111000 1
110100 1
110010 1
111110 1
101001 1
011001 1
111001 1
100101 1
010101 1
110101 1
100011 1
010011 1
110011 1
101111 1
011111 1
111111 1

.names lut_$abc$128901$new_new_n2445___input_0_0 lut_$abc$128901$new_new_n2445___input_0_1 lut_$abc$128901$new_new_n2445___input_0_2 lut_$abc$128901$new_new_n2445___input_0_3 lut_$abc$128901$new_new_n2445___input_0_4 lut_$abc$128901$new_new_n2445___output_0_0 
01100 1
00110 1
01110 1
01001 1
01101 1
11101 1
00011 1
01011 1
00111 1
10111 1
01111 1
11111 1

.names lut_$abc$128901$new_new_n2464___input_0_0 lut_$abc$128901$new_new_n2464___input_0_1 lut_$abc$128901$new_new_n2464___input_0_2 __vpr__unconn1975 lut_$abc$128901$new_new_n2464___input_0_4 lut_$abc$128901$new_new_n2464___output_0_0 
00100 1
01100 1
11100 1
01101 1
11101 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[33]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[33]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[33]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[33]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[33]_output_0_0

.names lut_$abc$128901$new_new_n2471___input_0_0 lut_$abc$128901$new_new_n2471___input_0_1 lut_$abc$128901$new_new_n2471___input_0_2 lut_$abc$128901$new_new_n2471___input_0_3 lut_$abc$128901$new_new_n2471___input_0_4 lut_$abc$128901$new_new_n2471___input_0_5 lut_$abc$128901$new_new_n2471___output_0_0 
101000 0
100100 0
001100 0
101100 0
000010 0
100010 0
001010 0
101010 0
000110 0
100110 0
001110 0
101110 0
100001 0
001001 0
101001 0
000101 0
100101 0
001101 0
101101 0
111101 0
000011 0
100011 0
001011 0
101011 0
000111 0
100111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n2470___input_0_0 lut_$abc$128901$new_new_n2470___input_0_1 lut_$abc$128901$new_new_n2470___input_0_2 lut_$abc$128901$new_new_n2470___input_0_3 lut_$abc$128901$new_new_n2470___input_0_4 lut_$abc$128901$new_new_n2470___input_0_5 lut_$abc$128901$new_new_n2470___output_0_0 
110000 0
011000 0
111000 0
100100 0
001100 0
101100 0
010010 0
110010 0
101010 0
011010 0
111010 0
000110 0
100110 0
001110 0
101110 0
111110 0
100001 0
001001 0
101001 0
110101 0
011101 0
111101 0
000011 0
100011 0
001011 0
101011 0
111011 0
010111 0
110111 0
101111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[51]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[51]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[51]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[51]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[36]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[36]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[36]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[36]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[36]_output_0_0

.names lut_$abc$128901$new_new_n2474___input_0_0 lut_$abc$128901$new_new_n2474___input_0_1 __vpr__unconn1976 lut_$abc$128901$new_new_n2474___input_0_3 __vpr__unconn1977 lut_$abc$128901$new_new_n2474___output_0_0 
00000 1
10000 1
01000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[37]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[37]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[37]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[37]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[37]_output_0_0

.names lut_$abc$128901$new_new_n2478___input_0_0 lut_$abc$128901$new_new_n2478___input_0_1 lut_$abc$128901$new_new_n2478___input_0_2 lut_$abc$128901$new_new_n2478___input_0_3 lut_$abc$128901$new_new_n2478___input_0_4 lut_$abc$128901$new_new_n2478___input_0_5 lut_$abc$128901$new_new_n2478___output_0_0 
100000 0
001000 0
011000 0
111000 0
100100 0
001100 0
011100 0
111100 0
100010 0
010010 0
110010 0
001010 0
100110 0
001110 0
011110 0
111110 0
000001 0
010001 0
110001 0
101001 0
000101 0
010101 0
110101 0
101101 0
000011 0
101011 0
011011 0
111011 0
000111 0
010111 0
110111 0
101111 0

.names lut_$abc$128901$new_new_n2481___input_0_0 lut_$abc$128901$new_new_n2481___input_0_1 lut_$abc$128901$new_new_n2481___input_0_2 lut_$abc$128901$new_new_n2481___input_0_3 lut_$abc$128901$new_new_n2481___input_0_4 lut_$abc$128901$new_new_n2481___input_0_5 lut_$abc$128901$new_new_n2481___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
100100 0
001100 0
111100 0
000010 0
100010 0
001010 0
111010 0
010110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
101001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
100111 0
010111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n2490___input_0_0 __vpr__unconn1978 lut_$abc$128901$new_new_n2490___input_0_2 lut_$abc$128901$new_new_n2490___input_0_3 __vpr__unconn1979 lut_$abc$128901$new_new_n2490___output_0_0 
00000 1
10000 1
00100 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[53]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[53]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[53]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[53]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[52]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[52]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[52]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[52]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[52]_output_0_0

.names __vpr__unconn1980 __vpr__unconn1981 lut_$abc$128901$new_new_n2475___input_0_2 lut_$abc$128901$new_new_n2475___input_0_3 lut_$abc$128901$new_new_n2475___input_0_4 lut_$abc$128901$new_new_n2475___output_0_0 
00000 1
00110 1
00101 1
00011 1

.names lut_$abc$128901$new_new_n1606___input_0_0 lut_$abc$128901$new_new_n1606___input_0_1 lut_$abc$128901$new_new_n1606___input_0_2 lut_$abc$128901$new_new_n1606___input_0_3 lut_$abc$128901$new_new_n1606___input_0_4 lut_$abc$128901$new_new_n1606___input_0_5 lut_$abc$128901$new_new_n1606___output_0_0 
000000 1
100000 1
001000 1
000100 1
010010 1
110010 1
011010 1
010110 1
010001 1
110001 1
011001 1
010101 1
000011 1
100011 1
001011 1
000111 1

.names lut_$abc$128901$new_new_n1604___input_0_0 lut_$abc$128901$new_new_n1604___input_0_1 lut_$abc$128901$new_new_n1604___input_0_2 lut_$abc$128901$new_new_n1604___input_0_3 lut_$abc$128901$new_new_n1604___input_0_4 lut_$abc$128901$new_new_n1604___input_0_5 lut_$abc$128901$new_new_n1604___output_0_0 
101000 0
011000 0
100100 0
010100 0
101100 0
011100 0
001010 0
111010 0
000110 0
110110 0
001110 0
111110 0
100001 0
010001 0
101001 0
011001 0
100101 0
010101 0
001101 0
101101 0
011101 0
111101 0
000011 0
110011 0
001011 0
111011 0
000111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names __vpr__unconn1982 __vpr__unconn1983 lut_$abc$128901$new_new_n1595___input_0_2 lut_$abc$128901$new_new_n1595___input_0_3 lut_$abc$128901$new_new_n1595___input_0_4 lut_$abc$128901$new_new_n1595___output_0_0 
00000 1
00100 1
00010 1
00001 1

.names lut_$auto$alumacc.cc:485:replace_alu$440.BB[3]_input_0_0 __vpr__unconn1984 __vpr__unconn1985 __vpr__unconn1986 __vpr__unconn1987 lut_$auto$alumacc.cc:485:replace_alu$440.BB[3]_output_0_0 
00000 1

.names lut_$abc$128901$new_new_n1586___input_0_0 lut_$abc$128901$new_new_n1586___input_0_1 lut_$abc$128901$new_new_n1586___input_0_2 lut_$abc$128901$new_new_n1586___input_0_3 lut_$abc$128901$new_new_n1586___input_0_4 lut_$abc$128901$new_new_n1586___input_0_5 lut_$abc$128901$new_new_n1586___output_0_0 
010000 0
101000 0
100100 0
001100 0
101100 0
111100 0
000010 0
010010 0
110010 0
011010 0
010110 0
101110 0
000001 0
100001 0
110001 0
001001 0
011001 0
111001 0
000101 0
010101 0
110101 0
011101 0
100011 0
001011 0
101011 0
111011 0
000111 0
100111 0
110111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1581___input_0_0 lut_$abc$128901$new_new_n1581___input_0_1 lut_$abc$128901$new_new_n1581___input_0_2 lut_$abc$128901$new_new_n1581___input_0_3 lut_$abc$128901$new_new_n1581___input_0_4 lut_$abc$128901$new_new_n1581___input_0_5 lut_$abc$128901$new_new_n1581___output_0_0 
100000 0
110000 0
001000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
010110 0
101110 0
111110 0
000001 0
010001 0
101001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1611___input_0_0 lut_$abc$128901$new_new_n1611___input_0_1 lut_$abc$128901$new_new_n1611___input_0_2 lut_$abc$128901$new_new_n1611___input_0_3 lut_$abc$128901$new_new_n1611___input_0_4 lut_$abc$128901$new_new_n1611___input_0_5 lut_$abc$128901$new_new_n1611___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1605___input_0_0 lut_$abc$128901$new_new_n1605___input_0_1 lut_$abc$128901$new_new_n1605___input_0_2 lut_$abc$128901$new_new_n1605___input_0_3 lut_$abc$128901$new_new_n1605___input_0_4 lut_$abc$128901$new_new_n1605___input_0_5 lut_$abc$128901$new_new_n1605___output_0_0 
000000 1
010000 1
001000 1
000100 1
100010 1
110010 1
101010 1
100110 1
100001 1
110001 1
101001 1
100101 1
000011 1
010011 1
001011 1
000111 1

.names lut_$abc$128901$new_new_n1575___input_0_0 __vpr__unconn1988 lut_$abc$128901$new_new_n1575___input_0_2 lut_$abc$128901$new_new_n1575___input_0_3 __vpr__unconn1989 lut_$abc$128901$new_new_n1575___output_0_0 
00000 1
10000 1
00100 1
00010 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[63]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[63]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[63]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[63]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[63]_output_0_0

.names lut_$abc$128901$new_new_n1982___input_0_0 lut_$abc$128901$new_new_n1982___input_0_1 lut_$abc$128901$new_new_n1982___input_0_2 lut_$abc$128901$new_new_n1982___input_0_3 lut_$abc$128901$new_new_n1982___input_0_4 lut_$abc$128901$new_new_n1982___input_0_5 lut_$abc$128901$new_new_n1982___output_0_0 
010000 0
110000 0
000100 0
100100 0
001100 0
101100 0
011100 0
111100 0
010010 0
110010 0
000110 0
100110 0
001110 0
101110 0
111110 0
010001 0
110001 0
111001 0
000101 0
100101 0
001101 0
101101 0
011101 0
010011 0
110011 0
011011 0
111011 0
000111 0
100111 0
001111 0
101111 0

.names lut_$abc$128901$new_new_n1980___input_0_0 lut_$abc$128901$new_new_n1980___input_0_1 lut_$abc$128901$new_new_n1980___input_0_2 lut_$abc$128901$new_new_n1980___input_0_3 lut_$abc$128901$new_new_n1980___input_0_4 lut_$abc$128901$new_new_n1980___input_0_5 lut_$abc$128901$new_new_n1980___output_0_0 
000000 0
010000 0
110000 0
000100 0
100100 0
010100 0
110100 0
011100 0
000010 0
100010 0
010010 0
110010 0
011010 0
000110 0
100110 0
010110 0
110110 0
001110 0
011110 0
111110 0
010001 0
000101 0
010101 0
110101 0
000011 0
010011 0
110011 0
000111 0
100111 0
010111 0
110111 0
011111 0

.names lut_$abc$128901$new_new_n1979___input_0_0 lut_$abc$128901$new_new_n1979___input_0_1 lut_$abc$128901$new_new_n1979___input_0_2 lut_$abc$128901$new_new_n1979___input_0_3 lut_$abc$128901$new_new_n1979___input_0_4 lut_$abc$128901$new_new_n1979___input_0_5 lut_$abc$128901$new_new_n1979___output_0_0 
100010 1
010010 1
110010 1
011010 1
000110 1
010110 1
110110 1
001110 1
011110 1
111110 1
000011 1
010011 1
110011 1
100111 1
010111 1
110111 1
011111 1

.names __vpr__unconn1990 __vpr__unconn1991 lut_$abc$128901$new_new_n1978___input_0_2 lut_$abc$128901$new_new_n1978___input_0_3 lut_$abc$128901$new_new_n1978___input_0_4 lut_$abc$128901$new_new_n1978___output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[27]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[27]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[27]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[27]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[12]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[12]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[12]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[12]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[12]_output_0_0

.names lut_$abc$128901$new_new_n1981___input_0_0 lut_$abc$128901$new_new_n1981___input_0_1 lut_$abc$128901$new_new_n1981___input_0_2 lut_$abc$128901$new_new_n1981___input_0_3 __vpr__unconn1992 lut_$abc$128901$new_new_n1981___output_0_0 
00000 1
01000 1
00100 1
11100 1
00010 1
11010 1
10110 1
11110 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[11]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[11]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[11]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[11]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[11]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[11]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[11]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[11]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[11]_output_0_0

.names lut_$abc$128901$new_new_n1976___input_0_0 lut_$abc$128901$new_new_n1976___input_0_1 lut_$abc$128901$new_new_n1976___input_0_2 lut_$abc$128901$new_new_n1976___input_0_3 lut_$abc$128901$new_new_n1976___input_0_4 lut_$abc$128901$new_new_n1976___input_0_5 lut_$abc$128901$new_new_n1976___output_0_0 
010000 0
110000 0
001000 0
101000 0
000100 0
110100 0
101100 0
011100 0
000010 0
100010 0
011010 0
111010 0
100110 0
010110 0
001110 0
111110 0
100001 0
010001 0
001001 0
111001 0
010101 0
110101 0
001101 0
101101 0
000011 0
110011 0
101011 0
011011 0
000111 0
100111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[26]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[26]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[26]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[26]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[13]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[13]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[13]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[13]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[13]_output_0_0

.names lut_$abc$128901$new_new_n2469___input_0_0 lut_$abc$128901$new_new_n2469___input_0_1 lut_$abc$128901$new_new_n2469___input_0_2 lut_$abc$128901$new_new_n2469___input_0_3 lut_$abc$128901$new_new_n2469___input_0_4 lut_$abc$128901$new_new_n2469___input_0_5 lut_$abc$128901$new_new_n2469___output_0_0 
010000 0
101000 0
000100 0
010100 0
110100 0
011100 0
100010 0
001010 0
101010 0
111010 0
010110 0
101110 0
000001 0
100001 0
110001 0
001001 0
011001 0
111001 0
100101 0
001101 0
101101 0
111101 0
000011 0
010011 0
110011 0
011011 0
000111 0
100111 0
110111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2465___input_0_0 lut_$abc$128901$new_new_n2465___input_0_1 lut_$abc$128901$new_new_n2465___input_0_2 lut_$abc$128901$new_new_n2465___input_0_3 lut_$abc$128901$new_new_n2465___input_0_4 lut_$abc$128901$new_new_n2465___input_0_5 lut_$abc$128901$new_new_n2465___output_0_0 
100000 0
010000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2456___input_0_0 lut_$abc$128901$new_new_n2456___input_0_1 lut_$abc$128901$new_new_n2456___input_0_2 lut_$abc$128901$new_new_n2456___input_0_3 lut_$abc$128901$new_new_n2456___input_0_4 lut_$abc$128901$new_new_n2456___input_0_5 lut_$abc$128901$new_new_n2456___output_0_0 
000000 0
110000 0
011000 0
111000 0
010100 0
110100 0
101100 0
011100 0
010010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
101110 0
000001 0
100001 0
001001 0
111001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
010111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2451___input_0_0 lut_$abc$128901$new_new_n2451___input_0_1 lut_$abc$128901$new_new_n2451___input_0_2 lut_$abc$128901$new_new_n2451___input_0_3 lut_$abc$128901$new_new_n2451___input_0_4 lut_$abc$128901$new_new_n2451___input_0_5 lut_$abc$128901$new_new_n2451___output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
101001 0
011001 0
000101 0
110101 0
001101 0
111101 0
000011 0
110011 0
001011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[49]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[49]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[49]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[49]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[34]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[34]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[34]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[34]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[34]_output_0_0

.names lut_$abc$128901$new_new_n2485___input_0_0 lut_$abc$128901$new_new_n2485___input_0_1 lut_$abc$128901$new_new_n2485___input_0_2 lut_$abc$128901$new_new_n2485___input_0_3 lut_$abc$128901$new_new_n2485___input_0_4 lut_$abc$128901$new_new_n2485___input_0_5 lut_$abc$128901$new_new_n2485___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
100100 0
001100 0
111100 0
000010 0
100010 0
001010 0
111010 0
010110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
101001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
100111 0
010111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[38]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[38]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[38]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[38]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[53]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[53]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[53]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[53]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[49]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[49]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[49]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[49]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[34]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[34]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[34]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[34]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[34]_output_0_0

.names lut_$abc$128901$new_new_n1696___input_0_0 lut_$abc$128901$new_new_n1696___input_0_1 lut_$abc$128901$new_new_n1696___input_0_2 lut_$abc$128901$new_new_n1696___input_0_3 lut_$abc$128901$new_new_n1696___input_0_4 lut_$abc$128901$new_new_n1696___output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[107]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[107]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[107]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[107]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[107]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[92]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[92]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[92]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[92]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[92]_output_0_0

.names __vpr__unconn1993 __vpr__unconn1994 lut_$abc$128901$new_new_n1706___input_0_2 lut_$abc$128901$new_new_n1706___input_0_3 lut_$abc$128901$new_new_n1706___input_0_4 lut_$abc$128901$new_new_n1706___output_0_0 
00000 1
00100 1
00010 1
00001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[94]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[94]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[94]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[94]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[94]_output_0_0

.names lut_$abc$128901$new_new_n1719___input_0_0 lut_$abc$128901$new_new_n1719___input_0_1 lut_$abc$128901$new_new_n1719___input_0_2 lut_$abc$128901$new_new_n1719___input_0_3 lut_$abc$128901$new_new_n1719___input_0_4 lut_$abc$128901$new_new_n1719___output_0_0 
00100 0
00010 0
00110 0
01110 0
00001 0
00101 0
01101 0
00011 0
01011 0
00111 0
10111 0
01111 0

.names lut_$abc$128901$new_new_n1718___input_0_0 lut_$abc$128901$new_new_n1718___input_0_1 lut_$abc$128901$new_new_n1718___input_0_2 lut_$abc$128901$new_new_n1718___input_0_3 lut_$abc$128901$new_new_n1718___input_0_4 lut_$abc$128901$new_new_n1718___output_0_0 
00000 0
01100 0
01010 0
10110 0
01001 0
10101 0
10011 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[108]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[108]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[108]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[108]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[108]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[93]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[93]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[93]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[93]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[93]_output_0_0

.names lut_$abc$128901$new_new_n1707___input_0_0 lut_$abc$128901$new_new_n1707___input_0_1 lut_$abc$128901$new_new_n1707___input_0_2 lut_$abc$128901$new_new_n1707___input_0_3 lut_$abc$128901$new_new_n1707___input_0_4 lut_$abc$128901$new_new_n1707___output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[97]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[97]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[97]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[97]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[97]_output_0_0

.names __vpr__unconn1995 lut_$abc$128901$new_new_n1712___input_0_1 lut_$abc$128901$new_new_n1712___input_0_2 lut_$abc$128901$new_new_n1712___input_0_3 __vpr__unconn1996 lut_$abc$128901$new_new_n1712___output_0_0 
00000 1
01000 1
00100 1
00010 1

.names lut_$abc$128901$new_new_n1709___input_0_0 lut_$abc$128901$new_new_n1709___input_0_1 __vpr__unconn1997 __vpr__unconn1998 lut_$abc$128901$new_new_n1709___input_0_4 lut_$abc$128901$new_new_n1709___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[109]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[109]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[109]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[109]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[109]_output_0_0

.names lut_$abc$128901$new_new_n1798___input_0_0 lut_$abc$128901$new_new_n1798___input_0_1 lut_$abc$128901$new_new_n1798___input_0_2 lut_$abc$128901$new_new_n1798___input_0_3 lut_$abc$128901$new_new_n1798___input_0_4 lut_$abc$128901$new_new_n1798___input_0_5 lut_$abc$128901$new_new_n1798___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
010100 0
100010 0
010010 0
001010 0
101010 0
101110 0
111110 0
000001 0
100001 0
001001 0
111001 0
100101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n1779___input_0_0 lut_$abc$128901$new_new_n1779___input_0_1 lut_$abc$128901$new_new_n1779___input_0_2 lut_$abc$128901$new_new_n1779___input_0_3 lut_$abc$128901$new_new_n1779___input_0_4 lut_$abc$128901$new_new_n1779___input_0_5 lut_$abc$128901$new_new_n1779___output_0_0 
100000 0
010000 0
001000 0
111000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1794___input_0_0 lut_$abc$128901$new_new_n1794___input_0_1 lut_$abc$128901$new_new_n1794___input_0_2 __vpr__unconn1999 __vpr__unconn2000 lut_$abc$128901$new_new_n1794___output_0_0 
00000 1
10000 1
01000 1
00100 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[79]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[79]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[79]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[79]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[79]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[64]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[64]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[64]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[64]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[64]_output_0_0

.names lut_$abc$128901$new_new_n1793___input_0_0 lut_$abc$128901$new_new_n1793___input_0_1 lut_$abc$128901$new_new_n1793___input_0_2 __vpr__unconn2001 __vpr__unconn2002 lut_$abc$128901$new_new_n1793___output_0_0 
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[66]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[66]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[66]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[66]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[66]_output_0_0

.names lut_$abc$128901$new_new_n1810___input_0_0 lut_$abc$128901$new_new_n1810___input_0_1 __vpr__unconn2003 lut_$abc$128901$new_new_n1810___input_0_3 __vpr__unconn2004 lut_$abc$128901$new_new_n1810___output_0_0 
00000 1
10000 1
01000 1
00010 1

.names lut_$abc$128901$new_new_n1808___input_0_0 lut_$abc$128901$new_new_n1808___input_0_1 lut_$abc$128901$new_new_n1808___input_0_2 lut_$abc$128901$new_new_n1808___input_0_3 lut_$abc$128901$new_new_n1808___input_0_4 lut_$abc$128901$new_new_n1808___input_0_5 lut_$abc$128901$new_new_n1808___output_0_0 
100000 0
010000 0
001000 0
111000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
000111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[80]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[80]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[80]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[80]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[80]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[65]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[65]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[65]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[65]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[65]_output_0_0

.names lut_$abc$128901$new_new_n1797___input_0_0 lut_$abc$128901$new_new_n1797___input_0_1 __vpr__unconn2005 lut_$abc$128901$new_new_n1797___input_0_3 __vpr__unconn2006 lut_$abc$128901$new_new_n1797___output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[81]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[81]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[81]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[81]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[81]_output_0_0

.names lut_$abc$128901$new_new_n1771___input_0_0 lut_$abc$128901$new_new_n1771___input_0_1 lut_$abc$128901$new_new_n1771___input_0_2 lut_$abc$128901$new_new_n1771___input_0_3 lut_$abc$128901$new_new_n1771___input_0_4 lut_$abc$128901$new_new_n1771___input_0_5 lut_$abc$128901$new_new_n1771___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
110100 0
011100 0
111100 0
100010 0
010010 0
001010 0
101010 0
010110 0
110110 0
101110 0
011110 0
000001 0
110001 0
011001 0
111001 0
000101 0
100101 0
001101 0
111101 0
010011 0
110011 0
101011 0
011011 0
000111 0
110111 0
011111 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[78]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[78]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[78]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[78]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[78]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[77]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[77]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[77]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[77]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[77]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[62]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[62]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[62]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[62]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[62]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[63]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[63]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[63]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[63]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[63]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[76]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[76]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[76]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[76]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[76]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[74]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[74]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[74]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[74]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[74]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[59]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[59]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[59]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[59]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[59]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[60]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[60]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[60]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[60]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[60]_output_0_0

.names lut_$abc$128901$new_new_n1753___input_0_0 lut_$abc$128901$new_new_n1753___input_0_1 lut_$abc$128901$new_new_n1753___input_0_2 lut_$abc$128901$new_new_n1753___input_0_3 lut_$abc$128901$new_new_n1753___input_0_4 lut_$abc$128901$new_new_n1753___input_0_5 lut_$abc$128901$new_new_n1753___output_0_0 
000000 0
010000 0
110000 0
101000 0
010100 0
110100 0
001100 0
101100 0
010010 0
110010 0
001010 0
101010 0
100110 0
001110 0
011110 0
111110 0
010001 0
001001 0
101001 0
111001 0
100101 0
110101 0
001101 0
011101 0
100011 0
110011 0
001011 0
011011 0
000111 0
100111 0
110111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[74]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[74]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[74]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[74]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[74]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[59]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[59]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[59]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[59]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[59]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[61]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[61]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[61]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[61]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[61]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[75]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[75]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[75]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[75]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[75]_output_0_0

.names lut_$abc$128901$new_new_n2380___input_0_0 lut_$abc$128901$new_new_n2380___input_0_1 lut_$abc$128901$new_new_n2380___input_0_2 lut_$abc$128901$new_new_n2380___input_0_3 lut_$abc$128901$new_new_n2380___input_0_4 lut_$abc$128901$new_new_n2380___input_0_5 lut_$abc$128901$new_new_n2380___output_0_0 
000000 1
100000 1
000100 1
100110 1
000001 1
100011 1
000111 1
100111 1

.names lut_$abc$128901$new_new_n2370___input_0_0 lut_$abc$128901$new_new_n2370___input_0_1 lut_$abc$128901$new_new_n2370___input_0_2 lut_$abc$128901$new_new_n2370___input_0_3 lut_$abc$128901$new_new_n2370___input_0_4 lut_$abc$128901$new_new_n2370___input_0_5 lut_$abc$128901$new_new_n2370___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
100010 0
010010 0
110010 0
001010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[78]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[78]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[78]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[78]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[78]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[62]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[62]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[62]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[62]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[62]_output_0_0

.names lut_$abc$128901$new_new_n2366___input_0_0 lut_$abc$128901$new_new_n2366___input_0_1 lut_$abc$128901$new_new_n2366___input_0_2 lut_$abc$128901$new_new_n2366___input_0_3 lut_$abc$128901$new_new_n2366___input_0_4 lut_$abc$128901$new_new_n2366___input_0_5 lut_$abc$128901$new_new_n2366___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
000010 0
100010 0
011010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
100101 0
011101 0
111101 0
000011 0
110011 0
101011 0
011011 0
010111 0
110111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[61]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[61]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[61]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[61]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[61]_output_0_0

.names lut_$abc$128901$new_new_n2388___input_0_0 __vpr__unconn2007 lut_$abc$128901$new_new_n2388___input_0_2 __vpr__unconn2008 lut_$abc$128901$new_new_n2388___input_0_4 lut_$abc$128901$new_new_n2388___output_0_0 
00000 1
10000 1
00100 1
00001 1

.names lut_$abc$128901$new_new_n2358___input_0_0 lut_$abc$128901$new_new_n2358___input_0_1 lut_$abc$128901$new_new_n2358___input_0_2 lut_$abc$128901$new_new_n2358___input_0_3 lut_$abc$128901$new_new_n2358___input_0_4 lut_$abc$128901$new_new_n2358___input_0_5 lut_$abc$128901$new_new_n2358___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
100010 0
010010 0
110010 0
001010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n2356___input_0_0 lut_$abc$128901$new_new_n2356___input_0_1 lut_$abc$128901$new_new_n2356___input_0_2 lut_$abc$128901$new_new_n2356___input_0_3 lut_$abc$128901$new_new_n2356___input_0_4 lut_$abc$128901$new_new_n2356___input_0_5 lut_$abc$128901$new_new_n2356___output_0_0 
000000 0
100000 0
010000 0
011000 0
110100 0
001100 0
101100 0
111100 0
000010 0
101010 0
100110 0
010110 0
110110 0
001110 0
011110 0
111110 0
000001 0
101001 0
100101 0
010101 0
110101 0
001101 0
011101 0
111101 0
110011 0
001011 0
101011 0
111011 0
000111 0
100111 0
010111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[76]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[76]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[76]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[76]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[76]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[63]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[63]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[63]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[63]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[63]_output_0_0

.names lut_$abc$128901$new_new_n1687___input_0_0 lut_$abc$128901$new_new_n1687___input_0_1 lut_$abc$128901$new_new_n1687___input_0_2 lut_$abc$128901$new_new_n1687___input_0_3 lut_$abc$128901$new_new_n1687___input_0_4 lut_$abc$128901$new_new_n1687___input_0_5 lut_$abc$128901$new_new_n1687___output_0_0 
010000 0
001000 0
101000 0
111000 0
100100 0
001100 0
011100 0
111100 0
100010 0
001010 0
011010 0
111010 0
000110 0
100110 0
110110 0
011110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
000011 0
101011 0
011011 0
111011 0
110111 0
001111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1674___input_0_0 lut_$abc$128901$new_new_n1674___input_0_1 __vpr__unconn2009 __vpr__unconn2010 lut_$abc$128901$new_new_n1674___input_0_4 lut_$abc$128901$new_new_n1674___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[89]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[89]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[89]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[89]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[89]_output_0_0

.names lut_$abc$128901$new_new_n1603___input_0_0 lut_$abc$128901$new_new_n1603___input_0_1 lut_$abc$128901$new_new_n1603___input_0_2 lut_$abc$128901$new_new_n1603___input_0_3 lut_$abc$128901$new_new_n1603___input_0_4 lut_$abc$128901$new_new_n1603___input_0_5 lut_$abc$128901$new_new_n1603___output_0_0 
110000 0
101000 0
011000 0
111000 0
000100 0
111100 0
000010 0
100010 0
010010 0
001010 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
000001 0
111001 0
000101 0
100101 0
010101 0
001101 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n1747___input_0_0 lut_$abc$128901$new_new_n1747___input_0_1 lut_$abc$128901$new_new_n1747___input_0_2 lut_$abc$128901$new_new_n1747___input_0_3 lut_$abc$128901$new_new_n1747___input_0_4 lut_$abc$128901$new_new_n1747___output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
00110 0
11110 0
10001 0
11001 0
00101 0
01101 0
00011 0
01011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[32]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[32]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[32]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[32]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[47]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[47]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[47]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[47]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[47]_output_0_0

.names lut_$abc$128901$new_new_n1846___input_0_0 lut_$abc$128901$new_new_n1846___input_0_1 lut_$abc$128901$new_new_n1846___input_0_2 lut_$abc$128901$new_new_n1846___input_0_3 lut_$abc$128901$new_new_n1846___input_0_4 lut_$abc$128901$new_new_n1846___input_0_5 lut_$abc$128901$new_new_n1846___output_0_0 
100000 0
010000 0
110000 0
001000 0
100100 0
001100 0
011100 0
111100 0
100010 0
001010 0
011010 0
111010 0
000110 0
101110 0
011110 0
111110 0
100001 0
001001 0
011001 0
111001 0
000101 0
101101 0
011101 0
111101 0
000011 0
101011 0
011011 0
111011 0
000111 0
010111 0
110111 0
101111 0

.names lut_$abc$128901$new_new_n1848___input_0_0 lut_$abc$128901$new_new_n1848___input_0_1 lut_$abc$128901$new_new_n1848___input_0_2 __vpr__unconn2011 __vpr__unconn2012 lut_$abc$128901$new_new_n1848___output_0_0 
00000 1
10000 1
01000 1
00100 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[47]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[47]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[47]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[47]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[47]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[32]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[32]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[32]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[32]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[32]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[32]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[32]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[32]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[32]_output_0_0

.names lut_$abc$128901$new_new_n1814___input_0_0 lut_$abc$128901$new_new_n1814___input_0_1 lut_$abc$128901$new_new_n1814___input_0_2 lut_$abc$128901$new_new_n1814___input_0_3 lut_$abc$128901$new_new_n1814___input_0_4 lut_$abc$128901$new_new_n1814___input_0_5 lut_$abc$128901$new_new_n1814___output_0_0 
000000 0
110000 0
001000 0
011000 0
100100 0
110100 0
001100 0
111100 0
100010 0
110010 0
001010 0
111010 0
100110 0
010110 0
101110 0
111110 0
100001 0
110001 0
001001 0
111001 0
100101 0
010101 0
101101 0
111101 0
100011 0
010011 0
101011 0
111011 0
000111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1813___input_0_0 __vpr__unconn2013 lut_$abc$128901$new_new_n1813___input_0_2 lut_$abc$128901$new_new_n1813___input_0_3 __vpr__unconn2014 lut_$abc$128901$new_new_n1813___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[82]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[82]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[82]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[82]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[82]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[67]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[67]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[67]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[67]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[67]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[67]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[67]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[67]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[67]_output_0_0

.names lut_$abc$128901$new_new_n1805___input_0_0 __vpr__unconn2015 lut_$abc$128901$new_new_n1805___input_0_2 __vpr__unconn2016 lut_$abc$128901$new_new_n1805___input_0_4 lut_$abc$128901$new_new_n1805___output_0_0 
00000 1
10000 1
00100 1
00001 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[68]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[68]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[68]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[68]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[83]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[83]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[83]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[83]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[83]_output_0_0

.names lut_$abc$128901$new_new_n1819___input_0_0 __vpr__unconn2017 __vpr__unconn2018 lut_$abc$128901$new_new_n1819___input_0_3 lut_$abc$128901$new_new_n1819___input_0_4 lut_$abc$128901$new_new_n1819___output_0_0 
00000 1
00001 1
10001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[68]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[68]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[68]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[68]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[82]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[82]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[82]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[82]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[82]_output_0_0

.names lut_$abc$128901$new_new_n1811___input_0_0 __vpr__unconn2019 __vpr__unconn2020 lut_$abc$128901$new_new_n1811___input_0_3 lut_$abc$128901$new_new_n1811___input_0_4 lut_$abc$128901$new_new_n1811___output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[68]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[68]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[68]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[68]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[83]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[83]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[83]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[83]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[83]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[68]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[68]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[68]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[68]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[68]_output_0_0

.names lut_$abc$128901$new_new_n2400___input_0_0 lut_$abc$128901$new_new_n2400___input_0_1 lut_$abc$128901$new_new_n2400___input_0_2 lut_$abc$128901$new_new_n2400___input_0_3 lut_$abc$128901$new_new_n2400___input_0_4 lut_$abc$128901$new_new_n2400___input_0_5 lut_$abc$128901$new_new_n2400___output_0_0 
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
011100 0
111100 0
011010 0
010110 0
001110 0
011110 0
000001 0
010001 0
001001 0
011001 0
111001 0
000101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
001011 0
011011 0
000111 0
010111 0
001111 0
011111 0
111111 0

.names lut_$abc$128901$new_new_n2391___input_0_0 lut_$abc$128901$new_new_n2391___input_0_1 lut_$abc$128901$new_new_n2391___input_0_2 __vpr__unconn2021 __vpr__unconn2022 lut_$abc$128901$new_new_n2391___output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[66]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[66]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[66]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[66]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[66]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[64]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[64]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[64]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[64]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[64]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[79]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[79]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[79]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[79]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[79]_output_0_0

.names lut_$abc$128901$new_new_n2401___input_0_0 lut_$abc$128901$new_new_n2401___input_0_1 lut_$abc$128901$new_new_n2401___input_0_2 lut_$abc$128901$new_new_n2401___input_0_3 lut_$abc$128901$new_new_n2401___input_0_4 lut_$abc$128901$new_new_n2401___output_0_0 
00000 0
00100 0
01100 0
00010 0
01010 0
10110 0
00001 0
01001 0
10101 0
10011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[80]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[80]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[80]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[80]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[80]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[65]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[65]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[65]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[65]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[65]_output_0_0

.names lut_$abc$128901$new_new_n2378___input_0_0 lut_$abc$128901$new_new_n2378___input_0_1 lut_$abc$128901$new_new_n2378___input_0_2 lut_$abc$128901$new_new_n2378___input_0_3 lut_$abc$128901$new_new_n2378___input_0_4 lut_$abc$128901$new_new_n2378___input_0_5 lut_$abc$128901$new_new_n2378___output_0_0 
100000 0
010000 0
001000 0
111000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n2385___input_0_0 lut_$abc$128901$new_new_n2385___input_0_1 lut_$abc$128901$new_new_n2385___input_0_2 lut_$abc$128901$new_new_n2385___input_0_3 lut_$abc$128901$new_new_n2385___input_0_4 lut_$abc$128901$new_new_n2385___input_0_5 lut_$abc$128901$new_new_n2385___output_0_0 
100110 1
010110 1
001110 1
111110 1
100101 1
010101 1
001101 1
111101 1
100011 1
010011 1
001011 1
111011 1
100111 1
010111 1
001111 1
111111 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[81]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[81]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[81]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[81]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[81]_output_0_0

.names __vpr__unconn2023 lut_$abc$128901$new_new_n2392___input_0_1 lut_$abc$128901$new_new_n2392___input_0_2 __vpr__unconn2024 lut_$abc$128901$new_new_n2392___input_0_4 lut_$abc$128901$new_new_n2392___output_0_0 
00000 1
01000 1
00100 1
00001 1

.names lut_$abc$128901$new_new_n2526___input_0_0 lut_$abc$128901$new_new_n2526___input_0_1 lut_$abc$128901$new_new_n2526___input_0_2 lut_$abc$128901$new_new_n2526___input_0_3 lut_$abc$128901$new_new_n2526___input_0_4 lut_$abc$128901$new_new_n2526___input_0_5 lut_$abc$128901$new_new_n2526___output_0_0 
000000 0
100000 0
110000 0
011000 0
000100 0
010100 0
110100 0
101100 0
000010 0
100010 0
110010 0
011010 0
000110 0
010110 0
110110 0
101110 0
000001 0
010001 0
110001 0
101001 0
010101 0
001101 0
101101 0
111101 0
100011 0
001011 0
011011 0
111011 0
000111 0
100111 0
110111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[24]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[24]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[24]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[24]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[9]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[9]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[9]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[9]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[9]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[9]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[9]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[9]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[9]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[9]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[9]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[9]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[9]_output_0_0

.names lut_$abc$128901$new_new_n2523___input_0_0 lut_$abc$128901$new_new_n2523___input_0_1 lut_$abc$128901$new_new_n2523___input_0_2 lut_$abc$128901$new_new_n2523___input_0_3 lut_$abc$128901$new_new_n2523___input_0_4 lut_$abc$128901$new_new_n2523___input_0_5 lut_$abc$128901$new_new_n2523___output_0_0 
100000 0
010000 0
101000 0
111000 0
000100 0
110100 0
001100 0
011100 0
000010 0
110010 0
001010 0
011010 0
100110 0
010110 0
101110 0
111110 0
000001 0
010001 0
101001 0
011001 0
100101 0
110101 0
001101 0
111101 0
100011 0
110011 0
001011 0
111011 0
000111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[24]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[24]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[24]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[24]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[24]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[24]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[24]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[24]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[24]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[24]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[24]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[24]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[9]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[9]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[9]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[9]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[9]_output_0_0

.names __vpr__unconn2025 lut_$abc$128901$new_new_n1541___input_0_1 lut_$abc$128901$new_new_n1541___input_0_2 lut_$abc$128901$new_new_n1541___input_0_3 __vpr__unconn2026 lut_$abc$128901$new_new_n1541___output_0_0 
00000 1
00100 1
01100 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[23]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[23]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[23]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[23]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[24]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[24]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[24]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[24]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[24]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[24]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[24]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[24]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[24]_output_0_0

.names lut_$abc$128901$new_new_n1884___input_0_0 lut_$abc$128901$new_new_n1884___input_0_1 lut_$abc$128901$new_new_n1884___input_0_2 lut_$abc$128901$new_new_n1884___input_0_3 lut_$abc$128901$new_new_n1884___input_0_4 lut_$abc$128901$new_new_n1884___input_0_5 lut_$abc$128901$new_new_n1884___output_0_0 
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
110100 0
101100 0
011100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
111001 0
110011 0
101011 0
011011 0
111011 0
111111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[36]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[36]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[36]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[36]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[51]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[51]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[51]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[51]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[51]_output_0_0

.names lut_$abc$128901$new_new_n1950___input_0_0 lut_$abc$128901$new_new_n1950___input_0_1 lut_$abc$128901$new_new_n1950___input_0_2 lut_$abc$128901$new_new_n1950___input_0_3 lut_$abc$128901$new_new_n1950___input_0_4 lut_$abc$128901$new_new_n1950___input_0_5 lut_$abc$128901$new_new_n1950___output_0_0 
100000 0
010000 0
001000 0
111000 0
010100 0
110100 0
001100 0
101100 0
000010 0
110010 0
101010 0
011010 0
000110 0
100110 0
011110 0
111110 0
000001 0
100001 0
011001 0
111001 0
100101 0
010101 0
001101 0
111101 0
010011 0
110011 0
001011 0
101011 0
000111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[36]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[36]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[36]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[36]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[36]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[36]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[36]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[36]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[8]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[8]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[8]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[8]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[23]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[23]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[23]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[23]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[8]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[8]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[8]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[8]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[8]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[8]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[8]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[8]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[8]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[8]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[8]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[8]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[23]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[23]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[23]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[23]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[51]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[51]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[51]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[51]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[51]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[51]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[51]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[51]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[51]_output_0_0

.names lut_$abc$128901$new_new_n1867___input_0_0 lut_$abc$128901$new_new_n1867___input_0_1 lut_$abc$128901$new_new_n1867___input_0_2 lut_$abc$128901$new_new_n1867___input_0_3 lut_$abc$128901$new_new_n1867___input_0_4 lut_$abc$128901$new_new_n1867___input_0_5 lut_$abc$128901$new_new_n1867___output_0_0 
110010 1
011010 1
010110 1
111110 1
110001 1
011001 1
010101 1
111101 1
100011 1
110011 1
001011 1
011011 1
000111 1
010111 1
101111 1
111111 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[33]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[33]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[33]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[33]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[33]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[33]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[33]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[33]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[48]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[48]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[48]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[48]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[48]_output_0_0

.names __vpr__unconn2027 lut_$abc$128901$new_new_n1849___input_0_1 __vpr__unconn2028 lut_$abc$128901$new_new_n1849___input_0_3 lut_$abc$128901$new_new_n1849___input_0_4 lut_$abc$128901$new_new_n1849___output_0_0 
00000 1
01010 1
01001 1
00011 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[48]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[48]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[48]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[48]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[33]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[33]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[33]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[33]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[60]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[60]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[60]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[60]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[60]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[75]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[75]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[75]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[75]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[75]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[63]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[63]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[63]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[63]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[63]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[49]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[49]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[49]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[49]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[49]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[49]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[49]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[49]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[34]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[34]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[34]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[34]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[34]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[48]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[48]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[48]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[48]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[34]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[34]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[34]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[34]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[34]_output_0_0

.names lut_$abc$128901$new_new_n2395___input_0_0 lut_$abc$128901$new_new_n2395___input_0_1 lut_$abc$128901$new_new_n2395___input_0_2 lut_$abc$128901$new_new_n2395___input_0_3 lut_$abc$128901$new_new_n2395___input_0_4 lut_$abc$128901$new_new_n2395___output_0_0 
00000 0
10100 0
11100 0
10010 0
11010 0
00110 0
01110 0
10001 0
00101 0
00011 0
10111 0
11111 0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[66]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[66]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[66]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[66]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[66]_output_0_0

.names lut_$abc$128901$new_new_n2398___input_0_0 lut_$abc$128901$new_new_n2398___input_0_1 __vpr__unconn2029 lut_$abc$128901$new_new_n2398___input_0_3 __vpr__unconn2030 lut_$abc$128901$new_new_n2398___output_0_0 
00000 1
10000 1
01000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[81]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[81]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[81]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[81]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[81]_output_0_0

.names lut_$abc$128901$new_new_n2389___input_0_0 lut_$abc$128901$new_new_n2389___input_0_1 __vpr__unconn2031 __vpr__unconn2032 lut_$abc$128901$new_new_n2389___input_0_4 lut_$abc$128901$new_new_n2389___output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[80]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[80]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[80]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[80]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[80]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[65]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[65]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[65]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[65]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[65]_output_0_0

.names lut_$abc$128901$new_new_n2383___input_0_0 lut_$abc$128901$new_new_n2383___input_0_1 lut_$abc$128901$new_new_n2383___input_0_2 lut_$abc$128901$new_new_n2383___input_0_3 lut_$abc$128901$new_new_n2383___input_0_4 lut_$abc$128901$new_new_n2383___input_0_5 lut_$abc$128901$new_new_n2383___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.names lut_$abc$128901$new_new_n2386___input_0_0 lut_$abc$128901$new_new_n2386___input_0_1 lut_$abc$128901$new_new_n2386___input_0_2 lut_$abc$128901$new_new_n2386___input_0_3 lut_$abc$128901$new_new_n2386___input_0_4 lut_$abc$128901$new_new_n2386___input_0_5 lut_$abc$128901$new_new_n2386___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
100010 0
010010 0
110010 0
001010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n2403___input_0_0 lut_$abc$128901$new_new_n2403___input_0_1 lut_$abc$128901$new_new_n2403___input_0_2 lut_$abc$128901$new_new_n2403___input_0_3 lut_$abc$128901$new_new_n2403___input_0_4 lut_$abc$128901$new_new_n2403___input_0_5 lut_$abc$128901$new_new_n2403___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
100010 0
010010 0
110010 0
001010 0
000110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$128901$new_new_n2405___input_0_0 lut_$abc$128901$new_new_n2405___input_0_1 __vpr__unconn2033 lut_$abc$128901$new_new_n2405___input_0_3 __vpr__unconn2034 lut_$abc$128901$new_new_n2405___output_0_0 
00000 1
10000 1
01000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[82]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[82]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[82]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[82]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[82]_output_0_0

.names __vpr__unconn2035 lut_$auto$alumacc.cc:485:replace_alu$449.BB[3]_input_0_1 __vpr__unconn2036 __vpr__unconn2037 __vpr__unconn2038 lut_$auto$alumacc.cc:485:replace_alu$449.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[3]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[3]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[3]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[3]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[53]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[53]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[53]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[53]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[9]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[9]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[9]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[9]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[9]_output_0_0

.names __vpr__unconn2039 lut_$auto$alumacc.cc:485:replace_alu$449.BB[2]_input_0_1 __vpr__unconn2040 __vpr__unconn2041 __vpr__unconn2042 lut_$auto$alumacc.cc:485:replace_alu$449.BB[2]_output_0_0 
00000 1

.names lut_$auto$alumacc.cc:485:replace_alu$455.BB[3]_input_0_0 __vpr__unconn2043 __vpr__unconn2044 __vpr__unconn2045 __vpr__unconn2046 lut_$auto$alumacc.cc:485:replace_alu$455.BB[3]_output_0_0 
00000 1

.names __vpr__unconn2047 __vpr__unconn2048 __vpr__unconn2049 lut_$auto$alumacc.cc:485:replace_alu$449.BB[0]_input_0_3 __vpr__unconn2050 lut_$auto$alumacc.cc:485:replace_alu$449.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[23]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[23]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[23]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[23]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[23]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[23]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[23]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[23]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[23]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[23]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[23]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[23]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[23]_output_0_0

.names lut_$abc$128901$new_new_n1960___input_0_0 lut_$abc$128901$new_new_n1960___input_0_1 __vpr__unconn2051 __vpr__unconn2052 lut_$abc$128901$new_new_n1960___input_0_4 lut_$abc$128901$new_new_n1960___output_0_0 
00000 1
10000 1
11000 1
10001 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[23]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[23]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[23]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[23]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[23]_output_0_0

.names lut_$abc$128901$new_new_n1958___input_0_0 lut_$abc$128901$new_new_n1958___input_0_1 lut_$abc$128901$new_new_n1958___input_0_2 lut_$abc$128901$new_new_n1958___input_0_3 lut_$abc$128901$new_new_n1958___input_0_4 lut_$abc$128901$new_new_n1958___input_0_5 lut_$abc$128901$new_new_n1958___output_0_0 
010000 0
001000 0
101000 0
111000 0
000100 0
100100 0
110100 0
011100 0
000010 0
010010 0
110010 0
101010 0
100110 0
001110 0
011110 0
111110 0
000001 0
100001 0
110001 0
011001 0
010101 0
001101 0
101101 0
111101 0
100011 0
001011 0
011011 0
111011 0
000111 0
010111 0
110111 0
101111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[9]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[9]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[9]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[9]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[24]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[24]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[24]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[24]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[8]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[8]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[8]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[8]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[20]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[20]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[20]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[20]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[38]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[38]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[38]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[38]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[38]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$476.BB[2]_input_0_0 __vpr__unconn2053 __vpr__unconn2054 __vpr__unconn2055 __vpr__unconn2056 lut_$auto$alumacc.cc:485:replace_alu$476.BB[2]_output_0_0 
00000 1

.names lut_$auto$alumacc.cc:485:replace_alu$446.BB[2]_input_0_0 __vpr__unconn2057 __vpr__unconn2058 __vpr__unconn2059 __vpr__unconn2060 lut_$auto$alumacc.cc:485:replace_alu$446.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[15]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[15]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[15]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[15]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[32]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[32]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[32]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[32]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[16]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[16]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[16]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[16]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[26]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[26]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[26]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[26]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[26]_output_0_0

.names __vpr__unconn2061 __vpr__unconn2062 __vpr__unconn2063 lut_$auto$alumacc.cc:485:replace_alu$488.BB[2]_input_0_3 __vpr__unconn2064 lut_$auto$alumacc.cc:485:replace_alu$488.BB[2]_output_0_0 
00000 1

.names __vpr__unconn2065 __vpr__unconn2066 __vpr__unconn2067 __vpr__unconn2068 lut_$auto$alumacc.cc:485:replace_alu$452.BB[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$452.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[2]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[2]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[2]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[2]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[16]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[16]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[16]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[16]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[16]_output_0_0

.names __vpr__unconn2069 __vpr__unconn2070 lut_$auto$alumacc.cc:485:replace_alu$482.BB[2]_input_0_2 __vpr__unconn2071 __vpr__unconn2072 lut_$auto$alumacc.cc:485:replace_alu$482.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[16]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[16]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[16]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[16]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[16]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[16]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[16]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[16]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[31]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[31]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[31]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[31]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[7]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[7]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[7]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[7]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[27]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[27]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[27]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[27]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[27]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$446.BB[1]_input_0_0 __vpr__unconn2073 __vpr__unconn2074 __vpr__unconn2075 __vpr__unconn2076 lut_$auto$alumacc.cc:485:replace_alu$446.BB[1]_output_0_0 
00000 1

.names __vpr__unconn2077 lut_$auto$alumacc.cc:485:replace_alu$482.BB[1]_input_0_1 __vpr__unconn2078 __vpr__unconn2079 __vpr__unconn2080 lut_$auto$alumacc.cc:485:replace_alu$482.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[31]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[31]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[31]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[31]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.databuf_reg[26]_clock_0_0 \
    D=dffre_u_dct2d.databuf_reg[26]_input_0_0 \
    E=dffre_u_dct2d.databuf_reg[26]_input_2_0 \
    R=dffre_u_dct2d.databuf_reg[26]_input_1_0 \
    Q=dffre_u_dct2d.databuf_reg[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[37]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[37]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[37]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[37]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[25]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[25]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[25]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[25]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[25]_output_0_0

.names __vpr__unconn2081 __vpr__unconn2082 __vpr__unconn2083 lut_$auto$alumacc.cc:485:replace_alu$488.BB[1]_input_0_3 __vpr__unconn2084 lut_$auto$alumacc.cc:485:replace_alu$488.BB[1]_output_0_0 
00000 1

.names __vpr__unconn2085 __vpr__unconn2086 __vpr__unconn2087 __vpr__unconn2088 lut_$auto$alumacc.cc:485:replace_alu$452.BB[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$452.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[1]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[1]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[1]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[1]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[24]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[24]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[24]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[24]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[24]_output_0_0

.names __vpr__unconn2089 __vpr__unconn2090 lut_$auto$alumacc.cc:485:replace_alu$476.BB[1]_input_0_2 __vpr__unconn2091 __vpr__unconn2092 lut_$auto$alumacc.cc:485:replace_alu$476.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[24]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[24]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[24]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[24]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[24]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[24]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[24]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[24]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[24]_output_0_0

.names lut_$abc$128901$new_new_n1896___input_0_0 lut_$abc$128901$new_new_n1896___input_0_1 lut_$abc$128901$new_new_n1896___input_0_2 lut_$abc$128901$new_new_n1896___input_0_3 lut_$abc$128901$new_new_n1896___input_0_4 lut_$abc$128901$new_new_n1896___input_0_5 lut_$abc$128901$new_new_n1896___output_0_0 
000000 1
110000 1
001000 1
111000 1
100100 1
010100 1
101100 1
011100 1
000010 1
110010 1
100110 1
010110 1
000001 1
110001 1
100101 1
010101 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[54]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[54]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[54]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[54]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[39]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[39]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[39]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[39]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[39]_output_0_0

.names lut_$abc$128901$new_new_n1888___input_0_0 lut_$abc$128901$new_new_n1888___input_0_1 lut_$abc$128901$new_new_n1888___input_0_2 lut_$abc$128901$new_new_n1888___input_0_3 lut_$abc$128901$new_new_n1888___input_0_4 lut_$abc$128901$new_new_n1888___input_0_5 lut_$abc$128901$new_new_n1888___output_0_0 
100000 0
010000 0
101000 0
011000 0
000100 0
110100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
001011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[40]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[40]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[40]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[40]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[40]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[40]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[40]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[40]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[55]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[55]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[55]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[55]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[55]_output_0_0

.names lut_$abc$128901$new_new_n1900___input_0_0 lut_$abc$128901$new_new_n1900___input_0_1 __vpr__unconn2093 lut_$abc$128901$new_new_n1900___input_0_3 __vpr__unconn2094 lut_$abc$128901$new_new_n1900___output_0_0 
00000 1
10000 1
01000 1
00010 1

.names lut_$abc$128901$new_new_n1898___input_0_0 lut_$abc$128901$new_new_n1898___input_0_1 lut_$abc$128901$new_new_n1898___input_0_2 lut_$abc$128901$new_new_n1898___input_0_3 lut_$abc$128901$new_new_n1898___input_0_4 lut_$abc$128901$new_new_n1898___input_0_5 lut_$abc$128901$new_new_n1898___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
000010 0
100010 0
010010 0
111010 0
110110 0
001110 0
101110 0
011110 0
100001 0
010001 0
110001 0
001001 0
000101 0
101101 0
011101 0
111101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[40]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[40]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[40]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[40]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[55]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[55]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[55]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[55]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[39]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[39]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[39]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[39]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[55]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[55]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[55]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[55]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[55]_output_0_0

.names lut_$abc$128901$new_new_n1542___input_0_0 __vpr__unconn2095 lut_$abc$128901$new_new_n1542___input_0_2 lut_$abc$128901$new_new_n1542___input_0_3 __vpr__unconn2096 lut_$abc$128901$new_new_n1542___output_0_0 
00000 1
00010 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[6]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[6]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[6]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[6]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[21]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[21]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[21]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[21]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[22]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[22]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[22]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[22]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[22]_output_0_0

.names lut_$abc$128901$new_new_n2519___input_0_0 lut_$abc$128901$new_new_n2519___input_0_1 lut_$abc$128901$new_new_n2519___input_0_2 lut_$abc$128901$new_new_n2519___input_0_3 lut_$abc$128901$new_new_n2519___input_0_4 lut_$abc$128901$new_new_n2519___input_0_5 lut_$abc$128901$new_new_n2519___output_0_0 
100000 0
010000 0
001000 0
101000 0
000100 0
110100 0
011100 0
111100 0
010010 0
110010 0
101010 0
011010 0
000110 0
100110 0
001110 0
111110 0
000001 0
110001 0
011001 0
111001 0
100101 0
010101 0
001101 0
101101 0
000011 0
100011 0
001011 0
111011 0
010111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[22]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[22]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[22]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[22]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[21]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[21]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[21]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[21]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[7]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[7]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[7]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[7]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[22]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[22]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[22]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[22]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[7]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[7]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[7]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[7]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[7]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[7]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[7]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[7]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[21]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[21]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[21]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[21]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[6]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[6]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[6]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[6]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[8]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[8]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[8]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[8]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[6]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[6]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[6]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[6]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[6]_output_0_0

.names lut_$abc$128901$new_new_n1881___input_0_0 __vpr__unconn2097 lut_$abc$128901$new_new_n1881___input_0_2 lut_$abc$128901$new_new_n1881___input_0_3 __vpr__unconn2098 lut_$abc$128901$new_new_n1881___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[53]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[53]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[53]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[53]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[38]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[38]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[38]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[38]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[54]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[54]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[54]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[54]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[54]_output_0_0

.names lut_$abc$128901$new_new_n1886___input_0_0 lut_$abc$128901$new_new_n1886___input_0_1 lut_$abc$128901$new_new_n1886___input_0_2 lut_$abc$128901$new_new_n1886___input_0_3 lut_$abc$128901$new_new_n1886___input_0_4 lut_$abc$128901$new_new_n1886___input_0_5 lut_$abc$128901$new_new_n1886___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
100100 0
001100 0
111100 0
000010 0
100010 0
001010 0
111010 0
010110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
101001 0
000101 0
110101 0
011101 0
111101 0
000011 0
110011 0
011011 0
111011 0
100111 0
010111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[40]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[40]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[40]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[40]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[40]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[40]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[40]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[40]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[40]_output_0_0

.names lut_$abc$128901$new_new_n1894___input_0_0 lut_$abc$128901$new_new_n1894___input_0_1 lut_$abc$128901$new_new_n1894___input_0_2 lut_$abc$128901$new_new_n1894___input_0_3 lut_$abc$128901$new_new_n1894___input_0_4 lut_$abc$128901$new_new_n1894___input_0_5 lut_$abc$128901$new_new_n1894___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[55]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[55]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[55]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[55]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[39]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[39]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[39]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[39]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[39]_output_0_0

.names lut_$abc$128901$new_new_n1903___input_0_0 lut_$abc$128901$new_new_n1903___input_0_1 lut_$abc$128901$new_new_n1903___input_0_2 lut_$abc$128901$new_new_n1903___input_0_3 lut_$abc$128901$new_new_n1903___input_0_4 lut_$abc$128901$new_new_n1903___input_0_5 lut_$abc$128901$new_new_n1903___output_0_0 
100000 0
110000 0
000100 0
100100 0
010100 0
110100 0
101100 0
111100 0
100010 0
011010 0
000110 0
100110 0
110110 0
101110 0
100001 0
011001 0
000101 0
100101 0
110101 0
101101 0
001011 0
011011 0
100111 0
110111 0

.names lut_$abc$128901$new_new_n1906___input_0_0 lut_$abc$128901$new_new_n1906___input_0_1 lut_$abc$128901$new_new_n1906___input_0_2 lut_$abc$128901$new_new_n1906___input_0_3 lut_$abc$128901$new_new_n1906___input_0_4 lut_$abc$128901$new_new_n1906___input_0_5 lut_$abc$128901$new_new_n1906___output_0_0 
011010 1
011001 1
001011 1
011011 1

.names lut_$abc$128901$new_new_n1830___input_0_0 lut_$abc$128901$new_new_n1830___input_0_1 lut_$abc$128901$new_new_n1830___input_0_2 lut_$abc$128901$new_new_n1830___input_0_3 lut_$abc$128901$new_new_n1830___input_0_4 lut_$abc$128901$new_new_n1830___input_0_5 lut_$abc$128901$new_new_n1830___output_0_0 
000000 0
101000 0
011000 0
111000 0
110100 0
001100 0
101100 0
011100 0
110010 0
001010 0
101010 0
011010 0
100110 0
010110 0
110110 0
001110 0
000001 0
100001 0
010001 0
111001 0
000101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[44]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[44]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[44]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[44]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[29]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[29]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[29]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[29]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[29]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[29]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[29]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[29]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[29]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[29]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[29]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[29]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[29]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[29]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[29]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[30]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[30]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[30]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[30]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[30]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[30]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[30]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[30]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[30]_output_0_0

.names lut_$abc$128901$new_new_n1833___input_0_0 lut_$abc$128901$new_new_n1833___input_0_1 lut_$abc$128901$new_new_n1833___input_0_2 lut_$abc$128901$new_new_n1833___input_0_3 lut_$abc$128901$new_new_n1833___input_0_4 lut_$abc$128901$new_new_n1833___input_0_5 lut_$abc$128901$new_new_n1833___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
000010 0
100010 0
011010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
100101 0
011101 0
111101 0
000011 0
110011 0
101011 0
011011 0
010111 0
110111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[44]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[44]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[44]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[44]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[44]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[44]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[44]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[44]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[45]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[45]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[45]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[45]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[45]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[45]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[45]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[45]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[2]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[2]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[2]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[2]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[2]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[2]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[2]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[2]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[2]_output_0_0

.names lut_$abc$128901$new_new_n1558___input_0_0 lut_$abc$128901$new_new_n1558___input_0_1 lut_$abc$128901$new_new_n1558___input_0_2 lut_$abc$128901$new_new_n1558___input_0_3 lut_$abc$128901$new_new_n1558___input_0_4 lut_$abc$128901$new_new_n1558___input_0_5 lut_$abc$128901$new_new_n1558___output_0_0 
000000 0
110000 0
001000 0
111000 0
100010 0
010010 0
101010 0
011010 0
000001 0
110001 0
001001 0
111001 0
000101 0
100101 0
010101 0
110101 0
100011 0
010011 0
101011 0
011011 0
000111 0
100111 0
010111 0
110111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[27]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[27]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[27]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[27]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[12]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[12]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[12]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[12]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[13]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[13]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[13]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[13]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[13]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[13]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[13]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[13]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[27]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[27]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[27]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[27]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[27]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[27]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[27]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[27]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[27]_output_0_0

.names lut_$abc$128901$new_new_n1559___input_0_0 lut_$abc$128901$new_new_n1559___input_0_1 lut_$abc$128901$new_new_n1559___input_0_2 lut_$abc$128901$new_new_n1559___input_0_3 __vpr__unconn2099 lut_$abc$128901$new_new_n1559___output_0_0 
00000 1
10000 1
01000 1
00100 1
11010 1
10110 1
01110 1
11110 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[13]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[13]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[13]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[13]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[12]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[12]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[12]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[12]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[12]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[12]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[12]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[12]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[10]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[10]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[10]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[10]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[10]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[10]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[10]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[10]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[11]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[11]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[11]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[11]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[11]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[11]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[11]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[11]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[11]_output_0_0

.names lut_$abc$128901$new_new_n1973___input_0_0 lut_$abc$128901$new_new_n1973___input_0_1 lut_$abc$128901$new_new_n1973___input_0_2 lut_$abc$128901$new_new_n1973___input_0_3 lut_$abc$128901$new_new_n1973___input_0_4 lut_$abc$128901$new_new_n1973___input_0_5 lut_$abc$128901$new_new_n1973___output_0_0 
100000 0
110000 0
001000 0
111000 0
000100 0
010100 0
101100 0
011100 0
000010 0
010010 0
101010 0
011010 0
100110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
011001 0
100101 0
010101 0
101101 0
111101 0
100011 0
010011 0
101011 0
111011 0
000111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[12]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[12]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[12]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[12]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[27]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[27]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[27]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[27]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[11]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[11]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[11]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[11]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[26]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[26]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[26]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[26]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[26]_output_0_0

.names lut_$abc$128901$new_new_n1970___input_0_0 lut_$abc$128901$new_new_n1970___input_0_1 lut_$abc$128901$new_new_n1970___input_0_2 lut_$abc$128901$new_new_n1970___input_0_3 lut_$abc$128901$new_new_n1970___input_0_4 lut_$abc$128901$new_new_n1970___input_0_5 lut_$abc$128901$new_new_n1970___output_0_0 
100000 0
010000 0
101000 0
011000 0
000100 0
110100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
000110 0
110110 0
001110 0
111110 0
000001 0
110001 0
001001 0
111001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$128901$new_new_n1983___input_0_0 lut_$abc$128901$new_new_n1983___input_0_1 lut_$abc$128901$new_new_n1983___input_0_2 lut_$abc$128901$new_new_n1983___input_0_3 lut_$abc$128901$new_new_n1983___input_0_4 lut_$abc$128901$new_new_n1983___input_0_5 lut_$abc$128901$new_new_n1983___output_0_0 
100000 0
110000 0
111000 0
000100 0
100100 0
010100 0
110100 0
101100 0
011100 0
111100 0
000010 0
010010 0
001010 0
101010 0
011010 0
001110 0
110001 0
100101 0
010101 0
110101 0
101101 0
111101 0
000011 0
100011 0
010011 0
001011 0
101011 0
011011 0
111011 0
000111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[13]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[13]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[13]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[13]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[13]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[13]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[13]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[13]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[13]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[13]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[13]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[13]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[13]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[13]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[13]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[13]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[26]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[26]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[26]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[26]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[26]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[26]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[26]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[26]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[26]_output_0_0

.names lut_$abc$128901$new_new_n2406___input_0_0 __vpr__unconn2100 lut_$abc$128901$new_new_n2406___input_0_2 lut_$abc$128901$new_new_n2406___input_0_3 __vpr__unconn2101 lut_$abc$128901$new_new_n2406___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[83]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[83]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[83]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[83]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[83]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[68]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[68]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[68]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[68]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[68]_output_0_0

.names lut_$abc$128901$new_new_n2413___input_0_0 lut_$abc$128901$new_new_n2413___input_0_1 lut_$abc$128901$new_new_n2413___input_0_2 __vpr__unconn2102 __vpr__unconn2103 lut_$abc$128901$new_new_n2413___output_0_0 
00000 1
10000 1
11000 1
10100 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[83]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[83]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[83]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[83]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[83]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[68]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[68]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[68]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[68]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[68]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[67]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[67]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[67]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[67]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[59]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[59]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[59]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[59]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[59]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[69]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[69]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[69]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[69]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[69]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[69]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[69]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[69]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[69]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[69]_output_0_0

.names __vpr__unconn2104 __vpr__unconn2105 __vpr__unconn2106 __vpr__unconn2107 lut_$auto$alumacc.cc:485:replace_alu$407.BB[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$407.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[74]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[74]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[74]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[74]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[74]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[33]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[33]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[33]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[33]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[33]_output_0_0

.names __vpr__unconn2108 __vpr__unconn2109 __vpr__unconn2110 __vpr__unconn2111 lut_$auto$alumacc.cc:485:replace_alu$407.BB[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$407.BB[2]_output_0_0 
00000 1

.names __vpr__unconn2112 __vpr__unconn2113 lut_$auto$alumacc.cc:485:replace_alu$407.BB[1]_input_0_2 __vpr__unconn2114 __vpr__unconn2115 lut_$auto$alumacc.cc:485:replace_alu$407.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[32]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[32]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[32]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[32]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[32]_output_0_0

.names lut_$abc$128901$new_new_n2499___input_0_0 lut_$abc$128901$new_new_n2499___input_0_1 __vpr__unconn2116 lut_$abc$128901$new_new_n2499___input_0_3 __vpr__unconn2117 lut_$abc$128901$new_new_n2499___output_0_0 
00000 1
10000 1
01000 1
00010 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[54]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[54]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[54]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[54]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[39]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[39]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[39]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[39]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[55]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[55]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[55]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[55]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[55]_output_0_0

.names lut_$abc$128901$new_new_n2497___input_0_0 lut_$abc$128901$new_new_n2497___input_0_1 lut_$abc$128901$new_new_n2497___input_0_2 lut_$abc$128901$new_new_n2497___input_0_3 lut_$abc$128901$new_new_n2497___input_0_4 lut_$abc$128901$new_new_n2497___input_0_5 lut_$abc$128901$new_new_n2497___output_0_0 
010000 0
110000 0
101000 0
011000 0
000100 0
100100 0
001100 0
111100 0
100010 0
010010 0
001010 0
101010 0
000110 0
110110 0
011110 0
111110 0
000001 0
100001 0
001001 0
111001 0
010101 0
110101 0
101101 0
011101 0
000011 0
110011 0
011011 0
111011 0
100111 0
010111 0
001111 0
101111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[55]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[55]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[55]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[55]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[39]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[39]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[39]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[39]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[40]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[40]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[40]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[40]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[40]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[40]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[40]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[40]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[54]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[54]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[54]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[54]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[54]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[54]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[54]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[54]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[54]_output_0_0

.names lut_$abc$128901$new_new_n2495___input_0_0 lut_$abc$128901$new_new_n2495___input_0_1 lut_$abc$128901$new_new_n2495___input_0_2 lut_$abc$128901$new_new_n2495___input_0_3 lut_$abc$128901$new_new_n2495___input_0_4 lut_$abc$128901$new_new_n2495___input_0_5 lut_$abc$128901$new_new_n2495___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
000010 0
100010 0
011010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
100101 0
011101 0
111101 0
000011 0
110011 0
101011 0
011011 0
010111 0
110111 0
001111 0
101111 0

.names __vpr__unconn2118 lut_$abc$128901$new_new_n2501___input_0_1 __vpr__unconn2119 lut_$abc$128901$new_new_n2501___input_0_3 lut_$abc$128901$new_new_n2501___input_0_4 lut_$abc$128901$new_new_n2501___output_0_0 
00000 1
01000 1
00010 1
00001 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[39]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[39]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[39]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[39]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[39]_output_0_0

.names lut_$abc$128901$new_new_n1725___input_0_0 __vpr__unconn2120 lut_$abc$128901$new_new_n1725___input_0_2 lut_$abc$128901$new_new_n1725___input_0_3 __vpr__unconn2121 lut_$abc$128901$new_new_n1725___output_0_0 
00000 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[111]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[111]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[111]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[111]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[111]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[96]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[96]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[96]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[96]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[96]_output_0_0

.names lut_$abc$128901$new_new_n1732___input_0_0 lut_$abc$128901$new_new_n1732___input_0_1 lut_$abc$128901$new_new_n1732___input_0_2 __vpr__unconn2122 lut_$abc$128901$new_new_n1732___input_0_4 lut_$abc$128901$new_new_n1732___output_0_0 
00000 1
10000 1
10100 1
01100 1
10001 1
01001 1
01101 1
11101 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[97]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[97]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[97]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[97]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[97]_output_0_0

.names __vpr__unconn2123 __vpr__unconn2124 __vpr__unconn2125 lut_$auto$alumacc.cc:485:replace_alu$479.BB[3]_input_0_3 __vpr__unconn2126 lut_$auto$alumacc.cc:485:replace_alu$479.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[37]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[37]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[37]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[37]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[37]_output_0_0

.names __vpr__unconn2127 __vpr__unconn2128 __vpr__unconn2129 __vpr__unconn2130 lut_$auto$alumacc.cc:485:replace_alu$476.BB[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$476.BB[3]_output_0_0 
00000 1

.names __vpr__unconn2131 __vpr__unconn2132 lut_$auto$alumacc.cc:485:replace_alu$479.BB[1]_input_0_2 __vpr__unconn2133 __vpr__unconn2134 lut_$auto$alumacc.cc:485:replace_alu$479.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[39]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[39]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[39]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[39]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[45]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[45]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[45]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[45]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[39]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[39]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[39]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[39]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[39]_output_0_0

.names __vpr__unconn2135 __vpr__unconn2136 __vpr__unconn2137 lut_$auto$alumacc.cc:485:replace_alu$473.BB[3]_input_0_3 __vpr__unconn2138 lut_$auto$alumacc.cc:485:replace_alu$473.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[44]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[44]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[44]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[44]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[44]_output_0_0

.names __vpr__unconn2139 __vpr__unconn2140 __vpr__unconn2141 __vpr__unconn2142 lut_$auto$alumacc.cc:485:replace_alu$473.BB[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$473.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[43]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[43]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[43]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[43]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[43]_output_0_0

.names lut_$abc$128901$new_new_n1665___input_0_0 lut_$abc$128901$new_new_n1665___input_0_1 lut_$abc$128901$new_new_n1665___input_0_2 lut_$abc$128901$new_new_n1665___input_0_3 lut_$abc$128901$new_new_n1665___input_0_4 lut_$abc$128901$new_new_n1665___input_0_5 lut_$abc$128901$new_new_n1665___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
010100 0
101100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
101011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[73]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[73]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[73]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[73]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[73]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[72]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[72]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[72]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[72]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[72]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[73]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[73]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[73]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[73]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[73]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[72]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[72]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[72]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[72]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[72]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[58]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[58]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[58]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[58]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[58]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[83]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[83]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[83]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[83]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[83]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[57]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[57]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[57]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[57]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[57]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[58]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[58]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[58]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[58]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[58]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[78]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[78]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[78]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[78]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[78]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[79]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[79]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[79]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[79]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[79]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[80]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[80]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[80]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[80]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[80]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[81]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[81]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[81]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[81]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[81]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[71]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[71]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[71]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[71]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[71]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[76]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[76]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[76]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[76]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[76]_output_0_0

.names lut_$abc$128901$new_new_n2423___input_0_0 lut_$abc$128901$new_new_n2423___input_0_1 lut_$abc$128901$new_new_n2423___input_0_2 lut_$abc$128901$new_new_n2423___input_0_3 lut_$abc$128901$new_new_n2423___input_0_4 lut_$abc$128901$new_new_n2423___output_0_0 
10000 0
11000 0
10100 0
01100 0
00010 0
01010 0
00110 0
11110 0
00001 0
01001 0
00101 0
11101 0
10011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[46]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[46]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[46]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[46]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[45]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[45]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[45]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[45]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[44]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[44]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[44]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[44]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[32]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[32]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[32]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[32]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[43]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[43]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[43]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[43]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[43]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[53]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[53]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[53]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[53]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[30]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[30]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[30]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[30]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[31]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[31]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[31]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[31]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[51]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[51]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[51]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[51]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[52]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[52]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[52]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[52]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[48]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[48]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[48]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[48]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[50]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[50]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[50]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[50]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[45]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[45]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[45]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[45]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[47]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[47]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[47]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[47]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[47]_output_0_0

.names lut_$abc$128901$new_new_n1967___input_0_0 lut_$abc$128901$new_new_n1967___input_0_1 lut_$abc$128901$new_new_n1967___input_0_2 lut_$abc$128901$new_new_n1967___input_0_3 lut_$abc$128901$new_new_n1967___input_0_4 lut_$abc$128901$new_new_n1967___input_0_5 lut_$abc$128901$new_new_n1967___output_0_0 
100000 0
110000 0
001000 0
011000 0
000100 0
110100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
000110 0
010110 0
101110 0
111110 0
000001 0
010001 0
101001 0
111001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
100111 0
110111 0
001111 0
011111 0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[16]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[16]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[16]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[16]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[16]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[16]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[16]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[16]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[16]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[16]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[16]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[16]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[16]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[16]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[16]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[16]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[1]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[1]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[1]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[1]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[1]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[1]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[1]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[1]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[1]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[1]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[1]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[1]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d4[1]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d4[1]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d4[1]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d4[1]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d4[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[0]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[0]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[0]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[0]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[0]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[0]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[0]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[0]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[2]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[2]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[2]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[2]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[0]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[0]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[0]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[0]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[2]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[2]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[2]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[2]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[2]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[2]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[2]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[2]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[2]_output_0_0

.names __vpr__unconn2143 lut_$abc$128901$new_new_n2421___input_0_1 __vpr__unconn2144 lut_$abc$128901$new_new_n2421___input_0_3 __vpr__unconn2145 lut_$abc$128901$new_new_n2421___output_0_0 
00000 1
01010 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[18]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[18]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[18]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[18]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[18]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[18]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[18]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[18]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[18]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[18]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[18]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[18]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[17]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[17]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[17]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[17]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[17]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[17]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[17]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[17]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[2]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[2]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[2]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[2]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[2]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[2]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[2]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[2]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[2]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[2]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[2]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[2]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[17]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[17]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[17]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[17]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[3]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[3]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[3]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[3]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[3]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[3]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[3]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[3]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[14]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[14]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[14]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[14]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[14]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[14]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[14]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[14]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[26]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[26]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[26]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[26]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[26]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[26]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[26]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[26]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[27]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[27]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[27]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[27]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.databuf_reg[4]_clock_0_0 \
    D=dffre_u_dct1d.databuf_reg[4]_input_0_0 \
    E=dffre_u_dct1d.databuf_reg[4]_input_2_0 \
    R=dffre_u_dct1d.databuf_reg[4]_input_1_0 \
    Q=dffre_u_dct1d.databuf_reg[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[33]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[33]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[33]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[33]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[33]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$404.BB[3]_input_0_0 __vpr__unconn2146 __vpr__unconn2147 __vpr__unconn2148 __vpr__unconn2149 lut_$auto$alumacc.cc:485:replace_alu$404.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[21]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[21]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[21]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[21]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[21]_output_0_0

.names __vpr__unconn2150 lut_$auto$alumacc.cc:485:replace_alu$416.BB[3]_input_0_1 __vpr__unconn2151 __vpr__unconn2152 __vpr__unconn2153 lut_$auto$alumacc.cc:485:replace_alu$416.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[9]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[9]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[9]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[9]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[9]_output_0_0

.names __vpr__unconn2154 __vpr__unconn2155 lut_$auto$alumacc.cc:485:replace_alu$428.BB[3]_input_0_2 __vpr__unconn2156 __vpr__unconn2157 lut_$auto$alumacc.cc:485:replace_alu$428.BB[3]_output_0_0 
00000 1

.names __vpr__unconn2158 __vpr__unconn2159 __vpr__unconn2160 lut_$auto$alumacc.cc:485:replace_alu$422.BB[3]_input_0_3 __vpr__unconn2161 lut_$auto$alumacc.cc:485:replace_alu$422.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[15]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[15]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[15]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[15]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[15]_output_0_0

.names __vpr__unconn2162 __vpr__unconn2163 __vpr__unconn2164 __vpr__unconn2165 lut_$auto$alumacc.cc:485:replace_alu$434.BB[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$434.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[3]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[3]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[3]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[3]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[26]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[26]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[26]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[26]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[26]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[26]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[26]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[26]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[26]_output_0_0

.names __vpr__unconn2166 lut_$auto$alumacc.cc:485:replace_alu$404.BB[2]_input_0_1 __vpr__unconn2167 __vpr__unconn2168 __vpr__unconn2169 lut_$auto$alumacc.cc:485:replace_alu$404.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[14]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[14]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[14]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[14]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[13]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[13]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[13]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[13]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[13]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[13]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[13]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[13]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[0]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[0]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[0]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[0]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[0]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$434.BB[0]_input_0_0 __vpr__unconn2170 __vpr__unconn2171 __vpr__unconn2172 __vpr__unconn2173 lut_$auto$alumacc.cc:485:replace_alu$434.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[13]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[13]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[13]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[13]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[12]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[12]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[12]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[12]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[11]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[11]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[11]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[11]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[10]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[10]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[10]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[10]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[11]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[11]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[11]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[11]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[12]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[12]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[12]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[12]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[8]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[8]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[8]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[8]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[10]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[10]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[10]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[10]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[7]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[7]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[7]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[7]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[8]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[8]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[8]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[8]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[6]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[6]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[6]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[6]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[7]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[7]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[7]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[7]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[5]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[5]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[5]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[5]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[5]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[5]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[5]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[5]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[2]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[2]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[2]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[2]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[2]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$434.BB[2]_input_0_0 __vpr__unconn2174 __vpr__unconn2175 __vpr__unconn2176 __vpr__unconn2177 lut_$auto$alumacc.cc:485:replace_alu$434.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[4]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[4]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[4]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[4]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[4]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[4]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[4]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[4]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[1]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[1]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[1]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[1]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[0]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[0]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[0]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[0]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[1]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[1]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[1]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[1]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[4]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[4]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[4]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[4]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[9]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[9]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[9]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[9]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[0]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[0]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[0]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[0]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[8]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[8]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[8]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[8]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[9]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[9]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[9]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[9]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[5]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[5]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[5]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[5]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[5]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[5]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[5]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[5]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[27]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[27]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[27]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[27]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[27]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[27]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[27]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[27]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[6]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[6]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[6]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[6]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[6]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$428.BB[0]_input_0_0 __vpr__unconn2178 __vpr__unconn2179 __vpr__unconn2180 __vpr__unconn2181 lut_$auto$alumacc.cc:485:replace_alu$428.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[26]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[26]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[26]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[26]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[26]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[26]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[26]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[26]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[23]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[23]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[23]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[23]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[23]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[23]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[23]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[23]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[25]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[25]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[25]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[25]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[25]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[25]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[25]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[25]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[22]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[22]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[22]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[22]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[22]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[22]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[22]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[22]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[21]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[21]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[21]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[21]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[21]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[21]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[21]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[21]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[20]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[20]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[20]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[20]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[20]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[20]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[20]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[20]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[19]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[19]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[19]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[19]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[19]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[19]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[19]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[19]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[8]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[8]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[8]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[8]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[8]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$428.BB[2]_input_0_0 __vpr__unconn2182 __vpr__unconn2183 __vpr__unconn2184 __vpr__unconn2185 lut_$auto$alumacc.cc:485:replace_alu$428.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d3[19]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d3[19]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d3[19]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d3[19]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d3[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[16]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[16]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[16]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[16]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[15]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[15]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[15]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[15]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[25]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[25]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[25]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[25]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[15]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[15]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[15]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[15]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[16]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[16]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[16]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[16]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[23]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[23]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[23]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[23]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[25]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[25]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[25]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[25]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[20]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[20]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[20]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[20]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[23]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[23]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[23]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[23]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[20]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[20]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[20]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[20]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[20]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[20]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[20]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[20]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[41]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[41]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[41]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[41]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[41]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[41]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[41]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[41]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[13]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[13]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[13]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[13]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[13]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$422.BB[1]_input_0_0 __vpr__unconn2186 __vpr__unconn2187 __vpr__unconn2188 __vpr__unconn2189 lut_$auto$alumacc.cc:485:replace_alu$422.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[40]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[40]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[40]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[40]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[40]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[40]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[40]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[40]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[39]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[39]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[39]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[39]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[41]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[41]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[41]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[41]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[55]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[55]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[55]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[55]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[55]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[55]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[55]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[55]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[38]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[38]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[38]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[38]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[41]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[41]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[41]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[41]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[37]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[37]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[37]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[37]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[38]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[38]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[38]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[38]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[37]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[37]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[37]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[37]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[36]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[36]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[36]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[36]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[34]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[34]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[34]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[34]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[34]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[35]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[35]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[35]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[35]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[35]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[14]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[14]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[14]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[14]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[14]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$422.BB[2]_input_0_0 __vpr__unconn2190 __vpr__unconn2191 __vpr__unconn2192 __vpr__unconn2193 lut_$auto$alumacc.cc:485:replace_alu$422.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[33]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[33]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[33]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[33]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[32]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[32]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[32]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[32]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[28]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[28]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[28]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[28]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[28]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[38]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[38]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[38]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[38]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[29]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[29]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[29]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[29]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[29]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[30]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[30]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[30]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[30]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[50]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[50]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[50]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[50]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[36]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[36]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[36]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[36]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[36]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[48]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[48]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[48]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[48]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[49]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[49]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[49]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[49]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[46]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[46]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[46]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[46]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[47]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[47]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[47]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[47]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[47]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[53]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[53]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[53]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[53]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[54]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[54]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[54]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[54]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[18]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[18]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[18]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[18]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[18]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$416.BB[0]_input_0_0 __vpr__unconn2194 __vpr__unconn2195 __vpr__unconn2196 __vpr__unconn2197 lut_$auto$alumacc.cc:485:replace_alu$416.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[52]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[52]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[52]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[52]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[51]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[51]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[51]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[51]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[51]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[42]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[42]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[42]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[42]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[42]_output_0_0

.names __vpr__unconn2198 __vpr__unconn2199 __vpr__unconn2200 __vpr__unconn2201 lut_$auto$alumacc.cc:485:replace_alu$419.BB[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$419.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[42]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[42]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[42]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[42]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[42]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d1[44]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d1[44]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d1[44]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d1[44]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d1[44]_output_0_0

.names __vpr__unconn2202 __vpr__unconn2203 __vpr__unconn2204 __vpr__unconn2205 lut_$auto$alumacc.cc:485:replace_alu$419.BB[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$419.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[21]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[21]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[21]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[21]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[21]_output_0_0

.names __vpr__unconn2206 __vpr__unconn2207 __vpr__unconn2208 lut_$auto$alumacc.cc:485:replace_alu$419.BB[0]_input_0_3 __vpr__unconn2209 lut_$auto$alumacc.cc:485:replace_alu$419.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[20]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[20]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[20]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[20]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[20]_output_0_0

.names __vpr__unconn2210 __vpr__unconn2211 __vpr__unconn2212 lut_$auto$alumacc.cc:485:replace_alu$416.BB[2]_input_0_3 __vpr__unconn2213 lut_$auto$alumacc.cc:485:replace_alu$416.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[18]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[18]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[18]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[18]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[8]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[8]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[8]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[8]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[0]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[0]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[0]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[0]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[0]_output_0_0

.names __vpr__unconn2214 __vpr__unconn2215 __vpr__unconn2216 lut_$auto$alumacc.cc:485:replace_alu$386.BB[2]_input_0_3 __vpr__unconn2217 lut_$auto$alumacc.cc:485:replace_alu$386.BB[2]_output_0_0 
00000 1

.names __vpr__unconn2218 lut_$auto$alumacc.cc:485:replace_alu$404.BB[0]_input_0_1 __vpr__unconn2219 __vpr__unconn2220 __vpr__unconn2221 lut_$auto$alumacc.cc:485:replace_alu$404.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[18]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[18]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[18]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[18]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[17]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[17]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[17]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[17]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[17]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$437.BB[0]_input_0_0 __vpr__unconn2222 __vpr__unconn2223 __vpr__unconn2224 __vpr__unconn2225 lut_$auto$alumacc.cc:485:replace_alu$437.BB[0]_output_0_0 
00000 1

.names __vpr__unconn2226 __vpr__unconn2227 __vpr__unconn2228 lut_$auto$alumacc.cc:485:replace_alu$386.BB[3]_input_0_3 __vpr__unconn2229 lut_$auto$alumacc.cc:485:replace_alu$386.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[16]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[16]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[16]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[16]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[17]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[17]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[17]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[17]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[17]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$431.BB[2]_input_0_0 __vpr__unconn2230 __vpr__unconn2231 __vpr__unconn2232 __vpr__unconn2233 lut_$auto$alumacc.cc:485:replace_alu$431.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[7]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[7]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[7]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[7]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[7]_output_0_0

.names __vpr__unconn2234 __vpr__unconn2235 __vpr__unconn2236 __vpr__unconn2237 lut_$auto$alumacc.cc:485:replace_alu$431.BB[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$431.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[18]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[18]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[18]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[18]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[18]_output_0_0

.names __vpr__unconn2238 __vpr__unconn2239 lut_$auto$alumacc.cc:485:replace_alu$431.BB[0]_input_0_2 __vpr__unconn2240 __vpr__unconn2241 lut_$auto$alumacc.cc:485:replace_alu$431.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[16]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[16]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[16]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[16]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[2]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[2]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[2]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[2]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[2]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[2]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[2]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[2]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[2]_output_0_0

.names __vpr__unconn2242 lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_input_0_1 __vpr__unconn2243 __vpr__unconn2244 __vpr__unconn2245 lut_$auto$alumacc.cc:485:replace_alu$386.Y[5]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[53]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[53]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[53]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[53]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d1[3]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d1[3]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d1[3]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d1[3]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d1[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d2[3]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d2[3]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d2[3]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d2[3]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d2[3]_output_0_0

.names __vpr__unconn2246 __vpr__unconn2247 lut_$auto$alumacc.cc:485:replace_alu$437.BB[2]_input_0_2 __vpr__unconn2248 __vpr__unconn2249 lut_$auto$alumacc.cc:485:replace_alu$437.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[2]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[2]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[2]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[2]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[2]_output_0_0

.names __vpr__unconn2250 __vpr__unconn2251 __vpr__unconn2252 lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_input_0_3 __vpr__unconn2253 lut_$auto$alumacc.cc:485:replace_alu$386.Y[4]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[52]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[52]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[52]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[52]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[52]_output_0_0

.names __vpr__unconn2254 lut_$auto$alumacc.cc:485:replace_alu$437.BB[1]_input_0_1 __vpr__unconn2255 __vpr__unconn2256 __vpr__unconn2257 lut_$auto$alumacc.cc:485:replace_alu$437.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[32]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[32]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[32]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[32]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[31]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[31]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[31]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[31]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romeaddro[20]_clock_0_0 \
    D=dffre_u_dct1d.romeaddro[20]_input_0_0 \
    E=dffre_u_dct1d.romeaddro[20]_input_2_0 \
    R=dffre_u_dct1d.romeaddro[20]_input_1_0 \
    Q=dffre_u_dct1d.romeaddro[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[3]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[3]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[3]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[3]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romodatao_d2[6]_clock_0_0 \
    D=dffre_u_dct1d.romodatao_d2[6]_input_0_0 \
    E=dffre_u_dct1d.romodatao_d2[6]_input_2_0 \
    R=dffre_u_dct1d.romodatao_d2[6]_input_1_0 \
    Q=dffre_u_dct1d.romodatao_d2[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[13]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[13]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[13]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[13]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[13]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[13]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[13]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[13]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[13]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$452.BB[3]_input_0_0 __vpr__unconn2258 __vpr__unconn2259 __vpr__unconn2260 __vpr__unconn2261 lut_$auto$alumacc.cc:485:replace_alu$452.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[13]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[13]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[13]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[13]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[12]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[12]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[12]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[12]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[12]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[12]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[12]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[12]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[11]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[11]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[11]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[11]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[12]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[12]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[12]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[12]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[9]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[9]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[9]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[9]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[9]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[9]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[9]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[9]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[10]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[10]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[10]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[10]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[11]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[11]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[11]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[11]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[10]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[10]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[10]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[10]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[10]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[10]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[10]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[10]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[7]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[7]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[7]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[7]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[9]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[9]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[9]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[9]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[27]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[27]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[27]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[27]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[27]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[27]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[27]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[27]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[27]_output_0_0

.names __vpr__unconn2262 lut_$auto$alumacc.cc:485:replace_alu$446.BB[3]_input_0_1 __vpr__unconn2263 __vpr__unconn2264 __vpr__unconn2265 lut_$auto$alumacc.cc:485:replace_alu$446.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[9]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[9]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[9]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[9]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[26]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[26]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[26]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[26]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[27]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[27]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[27]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[27]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[26]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[26]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[26]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[26]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[26]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[26]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[26]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[26]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[24]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[24]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[24]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[24]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[24]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[24]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[24]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[24]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[25]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[25]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[25]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[25]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[25]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[25]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[25]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[25]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[24]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[24]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[24]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[24]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[25]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[25]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[25]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[25]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[23]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[23]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[23]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[23]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[23]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[23]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[23]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[23]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[23]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[41]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[41]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[41]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[41]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[41]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[41]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[41]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[41]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[41]_output_0_0

.names __vpr__unconn2266 lut_$auto$alumacc.cc:485:replace_alu$500.BB[0]_input_0_1 __vpr__unconn2267 __vpr__unconn2268 __vpr__unconn2269 lut_$auto$alumacc.cc:485:replace_alu$500.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[12]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[12]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[12]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[12]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[40]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[40]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[40]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[40]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[40]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[41]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[41]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[41]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[41]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[39]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[39]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[39]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[39]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[39]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[39]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[39]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[39]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[35]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[35]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[35]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[35]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[35]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[37]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[37]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[37]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[37]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[38]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[38]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[38]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[38]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[38]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[38]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[38]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[38]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[37]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[37]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[37]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[37]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[37]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[37]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[37]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[37]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[34]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[34]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[34]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[34]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[34]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[35]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[35]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[35]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[35]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[35]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[33]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[33]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[33]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[33]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[33]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[33]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[33]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[33]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[33]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[33]_output_0_0

.names __vpr__unconn2270 lut_$auto$alumacc.cc:485:replace_alu$500.BB[3]_input_0_1 __vpr__unconn2271 __vpr__unconn2272 __vpr__unconn2273 lut_$auto$alumacc.cc:485:replace_alu$500.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[15]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[15]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[15]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[15]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[31]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[31]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[31]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[31]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[31]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[31]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[31]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[31]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[28]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[28]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[28]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[28]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[28]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[28]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[28]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[28]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[28]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[28]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[38]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[38]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[38]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[38]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[38]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[38]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[38]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[38]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[38]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[41]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[41]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[41]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[41]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[41]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[41]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[41]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[41]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[39]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[39]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[39]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[39]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[39]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[41]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[41]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[41]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[41]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[41]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[37]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[37]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[37]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[37]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[37]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[37]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[37]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[37]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[37]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[53]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[53]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[53]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[53]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[53]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[53]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[53]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[53]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[53]_output_0_0

.names __vpr__unconn2274 lut_$auto$alumacc.cc:485:replace_alu$494.BB[0]_input_0_1 __vpr__unconn2275 __vpr__unconn2276 __vpr__unconn2277 lut_$auto$alumacc.cc:485:replace_alu$494.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[18]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[18]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[18]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[18]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[54]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[54]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[54]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[54]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[54]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[54]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[54]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[54]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[55]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[55]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[55]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[55]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[55]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[55]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[55]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[55]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[55]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[49]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[49]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[49]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[49]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[50]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[50]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[50]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[50]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[52]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[52]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[52]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[52]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[52]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[52]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[52]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[52]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[50]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[50]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[50]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[50]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[52]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[52]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[52]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[52]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[48]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[48]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[48]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[48]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[49]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[49]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[49]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[49]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[49]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[46]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[46]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[46]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[46]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[47]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[47]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[47]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[47]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[47]_output_0_0

.names __vpr__unconn2278 lut_$auto$alumacc.cc:485:replace_alu$494.BB[1]_input_0_1 __vpr__unconn2279 __vpr__unconn2280 __vpr__unconn2281 lut_$auto$alumacc.cc:485:replace_alu$494.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[19]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[19]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[19]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[19]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[43]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[43]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[43]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[43]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[43]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[46]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[46]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[46]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[46]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[42]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[42]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[42]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[42]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[42]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[43]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[43]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[43]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[43]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[43]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[53]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[53]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[53]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[53]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[53]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[53]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[53]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[53]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[53]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[42]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[42]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[42]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[42]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[42]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[42]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[42]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[42]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[42]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[42]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[54]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[54]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[54]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[54]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[54]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[54]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[54]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[54]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[54]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[52]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[52]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[52]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[52]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[52]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[52]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[52]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[52]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[52]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[52]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$497.BB[1]_input_0_0 __vpr__unconn2282 __vpr__unconn2283 __vpr__unconn2284 __vpr__unconn2285 lut_$auto$alumacc.cc:485:replace_alu$497.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[19]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[19]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[19]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[19]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[19]_output_0_0

.names __vpr__unconn2286 lut_$auto$alumacc.cc:485:replace_alu$494.BB[2]_input_0_1 __vpr__unconn2287 __vpr__unconn2288 __vpr__unconn2289 lut_$auto$alumacc.cc:485:replace_alu$494.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[20]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[20]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[20]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[20]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[20]_output_0_0

.names __vpr__unconn2290 lut_$auto$alumacc.cc:485:replace_alu$497.BB[0]_input_0_1 __vpr__unconn2291 __vpr__unconn2292 __vpr__unconn2293 lut_$auto$alumacc.cc:485:replace_alu$497.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[18]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[18]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[18]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[18]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[18]_output_0_0

.names __vpr__unconn2294 __vpr__unconn2295 lut_$auto$alumacc.cc:485:replace_alu$503.BB[1]_input_0_2 __vpr__unconn2296 __vpr__unconn2297 lut_$auto$alumacc.cc:485:replace_alu$503.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[13]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[13]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[13]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[13]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[13]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[47]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[47]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[47]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[47]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[47]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[47]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[47]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[47]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[47]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[47]_output_0_0

.names __vpr__unconn2298 __vpr__unconn2299 __vpr__unconn2300 __vpr__unconn2301 lut_$auto$alumacc.cc:485:replace_alu$503.BB[0]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$503.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[12]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[12]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[12]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[12]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[50]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[50]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[50]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[50]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[50]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[50]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[50]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[50]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[50]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[46]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[46]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[46]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[46]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[46]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[46]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[46]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[46]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[46]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[46]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$494.BB[3]_input_0_0 __vpr__unconn2302 __vpr__unconn2303 __vpr__unconn2304 __vpr__unconn2305 lut_$auto$alumacc.cc:485:replace_alu$494.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[21]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[21]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[21]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[21]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[45]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[45]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[45]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[45]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[45]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[45]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[45]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[45]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[45]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[44]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[44]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[44]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[44]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[44]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[44]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[44]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[44]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[44]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[44]_output_0_0

.names __vpr__unconn2306 __vpr__unconn2307 lut_$auto$alumacc.cc:485:replace_alu$497.BB[2]_input_0_2 __vpr__unconn2308 __vpr__unconn2309 lut_$auto$alumacc.cc:485:replace_alu$497.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[20]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[20]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[20]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[20]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[20]_output_0_0

.names __vpr__unconn2310 __vpr__unconn2311 __vpr__unconn2312 lut_$auto$alumacc.cc:485:replace_alu$455.BB[2]_input_0_3 __vpr__unconn2313 lut_$auto$alumacc.cc:485:replace_alu$455.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[2]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[2]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[2]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[2]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[30]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[30]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[30]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[30]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[30]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[30]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[30]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[30]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[30]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[8]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[8]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[8]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[8]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[31]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[31]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[31]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[31]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[31]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[35]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[35]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[35]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[35]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[35]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[35]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[35]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[35]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[35]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[35]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$470.BB[1]_input_0_0 __vpr__unconn2314 __vpr__unconn2315 __vpr__unconn2316 __vpr__unconn2317 lut_$auto$alumacc.cc:485:replace_alu$470.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[43]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[43]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[43]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[43]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[43]_output_0_0

.names __vpr__unconn2318 lut_$auto$alumacc.cc:485:replace_alu$470.BB[3]_input_0_1 __vpr__unconn2319 __vpr__unconn2320 __vpr__unconn2321 lut_$auto$alumacc.cc:485:replace_alu$470.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[45]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[45]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[45]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[45]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[45]_output_0_0

.names __vpr__unconn2322 lut_$auto$alumacc.cc:485:replace_alu$470.BB[2]_input_0_1 __vpr__unconn2323 __vpr__unconn2324 __vpr__unconn2325 lut_$auto$alumacc.cc:485:replace_alu$470.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[44]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[44]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[44]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[44]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[44]_output_0_0

.names __vpr__unconn2326 lut_$auto$alumacc.cc:485:replace_alu$473.BB[1]_input_0_1 __vpr__unconn2327 __vpr__unconn2328 __vpr__unconn2329 lut_$auto$alumacc.cc:485:replace_alu$473.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[57]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[57]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[57]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[57]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[57]_output_0_0

.names __vpr__unconn2330 __vpr__unconn2331 lut_$auto$alumacc.cc:485:replace_alu$458.BB[3]_input_0_2 __vpr__unconn2332 __vpr__unconn2333 lut_$auto$alumacc.cc:485:replace_alu$458.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[2]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[2]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[2]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[2]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[2]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[6]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[6]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[6]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[6]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[6]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[6]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[6]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[6]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[5]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[5]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[5]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[5]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[6]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[6]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[6]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[6]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[5]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[5]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[5]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[5]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[5]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[5]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[5]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[5]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[5]_output_0_0

.names __vpr__unconn2334 __vpr__unconn2335 __vpr__unconn2336 __vpr__unconn2337 lut_$auto$alumacc.cc:485:replace_alu$440.BB[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$440.BB[1]_output_0_0 
00000 1

.names __vpr__unconn2338 lut_$auto$alumacc.cc:485:replace_alu$455.BB[0]_input_0_1 __vpr__unconn2339 __vpr__unconn2340 __vpr__unconn2341 lut_$auto$alumacc.cc:485:replace_alu$455.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[4]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[4]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[4]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[4]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[0]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[0]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[0]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[0]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[4]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[4]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[4]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[4]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[4]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[4]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[4]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[4]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[3]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[3]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[3]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[3]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[3]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[3]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[3]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[3]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[12]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[12]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[12]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[12]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[3]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[3]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[3]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[3]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[12]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[12]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[12]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[12]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[12]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[12]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[12]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[12]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[12]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[11]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[11]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[11]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[11]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[11]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[11]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[11]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[11]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[11]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[10]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[10]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[10]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[10]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[11]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[11]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[11]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[11]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[11]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_input_0_0 __vpr__unconn2342 __vpr__unconn2343 __vpr__unconn2344 __vpr__unconn2345 lut_$auto$alumacc.cc:485:replace_alu$440.Y[5]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[65]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[65]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[65]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[65]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[65]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romeaddro[64]_clock_0_0 \
    D=dffre_u_dct2d.romeaddro[64]_input_0_0 \
    E=dffre_u_dct2d.romeaddro[64]_input_2_0 \
    R=dffre_u_dct2d.romeaddro[64]_input_1_0 \
    Q=dffre_u_dct2d.romeaddro[64]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.stage2_reg_clock_0_0 \
    D=dffre_u_dct2d.stage2_reg_input_0_0 \
    E=dffre_u_dct2d.stage2_reg_input_2_0 \
    R=dffre_u_dct2d.stage2_reg_input_1_0 \
    Q=dffre_u_dct2d.stage2_reg_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_input_0_0 __vpr__unconn2346 __vpr__unconn2347 __vpr__unconn2348 __vpr__unconn2349 lut_$auto$alumacc.cc:485:replace_alu$440.Y[4]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d3[0]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d3[0]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d3[0]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d3[0]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d3[0]_output_0_0

.subckt dffre \
    C=dffre_u1_ram.waddr[3]_clock_0_0 \
    D=dffre_u1_ram.waddr[3]_input_0_0 \
    E=dffre_u1_ram.waddr[3]_input_2_0 \
    R=dffre_u1_ram.waddr[3]_input_1_0 \
    Q=dffre_u1_ram.waddr[3]_output_0_0

.subckt dffre \
    C=dffre_u1_ram.waddr[0]_clock_0_0 \
    D=dffre_u1_ram.waddr[0]_input_0_0 \
    E=dffre_u1_ram.waddr[0]_input_2_0 \
    R=dffre_u1_ram.waddr[0]_input_1_0 \
    Q=dffre_u1_ram.waddr[0]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d2[3]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d2[3]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d2[3]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d2[3]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d2[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d3[3]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d3[3]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d3[3]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d3[3]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d3[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[9]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[9]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[9]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[9]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_d1[3]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_d1[3]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_d1[3]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_d1[3]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_d1[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[9]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[9]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[9]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[9]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[9]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[9]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[9]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[9]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[9]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[8]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[8]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[8]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[8]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[6]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[6]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[6]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[6]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[6]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$503.BB[3]_input_0_0 __vpr__unconn2350 __vpr__unconn2351 __vpr__unconn2352 __vpr__unconn2353 lut_$auto$alumacc.cc:485:replace_alu$503.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[15]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[15]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[15]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[15]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[32]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[32]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[32]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[32]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[32]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[32]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[32]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[32]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[32]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[18]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[18]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[18]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[18]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[18]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[18]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[18]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[18]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[22]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[22]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[22]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[22]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[18]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[18]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[18]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[18]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[22]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[22]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[22]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[22]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[22]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[22]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[22]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[22]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[22]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[21]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[21]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[21]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[21]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[21]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[21]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[21]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[21]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[20]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[20]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[20]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[20]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[21]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[21]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[21]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[21]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[20]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[20]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[20]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[20]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[20]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[20]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[20]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[20]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[20]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$491.BB[0]_input_0_0 __vpr__unconn2354 __vpr__unconn2355 __vpr__unconn2356 __vpr__unconn2357 lut_$auto$alumacc.cc:485:replace_alu$491.BB[0]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[24]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[24]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[24]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[24]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[24]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[69]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[69]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[69]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[69]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[69]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[69]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[69]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[69]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[69]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[69]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[64]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[64]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[64]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[64]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[64]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[66]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[66]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[66]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[66]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[66]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[61]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[61]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[61]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[61]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[61]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[62]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[62]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[62]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[62]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[62]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[69]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[69]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[69]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[69]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[69]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[56]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[56]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[56]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[56]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[56]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[67]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[67]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[67]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[67]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[69]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[69]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[69]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[69]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[69]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[66]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[66]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[66]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[66]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[66]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[67]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[67]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[67]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[67]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[67]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[64]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[64]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[64]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[64]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[64]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[65]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[65]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[65]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[65]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[65]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$491.BB[1]_input_0_0 __vpr__unconn2358 __vpr__unconn2359 __vpr__unconn2360 __vpr__unconn2361 lut_$auto$alumacc.cc:485:replace_alu$491.BB[1]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[25]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[25]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[25]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[25]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[25]_output_0_0

.names __vpr__unconn2362 lut_$auto$alumacc.cc:485:replace_alu$491.BB[3]_input_0_1 __vpr__unconn2363 __vpr__unconn2364 __vpr__unconn2365 lut_$auto$alumacc.cc:485:replace_alu$491.BB[3]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[27]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[27]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[27]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[27]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[27]_output_0_0

.names __vpr__unconn2366 lut_$auto$alumacc.cc:485:replace_alu$491.BB[2]_input_0_1 __vpr__unconn2367 __vpr__unconn2368 __vpr__unconn2369 lut_$auto$alumacc.cc:485:replace_alu$491.BB[2]_output_0_0 
00000 1

.subckt dffre \
    C=dffre_u_dct2d.romoaddro[26]_clock_0_0 \
    D=dffre_u_dct2d.romoaddro[26]_input_0_0 \
    E=dffre_u_dct2d.romoaddro[26]_input_2_0 \
    R=dffre_u_dct2d.romoaddro[26]_input_1_0 \
    Q=dffre_u_dct2d.romoaddro[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[74]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[74]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[74]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[74]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[74]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[59]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[59]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[59]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[59]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[59]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[82]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[82]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[82]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[82]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[82]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[70]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[70]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[70]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[70]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[70]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[81]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[81]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[81]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[81]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[81]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[82]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[82]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[82]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[82]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[82]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[79]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[79]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[79]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[79]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[79]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[80]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[80]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[80]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[80]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[80]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[19]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[19]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[19]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[19]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[19]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[19]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[19]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[19]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_s[1]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_s[1]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_s[1]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_s[1]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_s[1]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.ramwaddro_s[0]_clock_0_0 \
    D=dffre_u_dct1d.ramwaddro_s[0]_input_0_0 \
    E=dffre_u_dct1d.ramwaddro_s[0]_input_2_0 \
    R=dffre_u_dct1d.ramwaddro_s[0]_input_1_0 \
    Q=dffre_u_dct1d.ramwaddro_s[0]_output_0_0

.names __vpr__unconn2370 __vpr__unconn2371 __vpr__unconn2372 __vpr__unconn2373 __vpr__unconn2374 lut_$false_output_0_0 
----- 0

.names __vpr__unconn2375 __vpr__unconn2376 __vpr__unconn2377 __vpr__unconn2378 __vpr__unconn2379 lut_$undef_output_0_0 
----- 0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[20]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[20]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[20]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[20]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[20]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[20]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[20]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[20]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[19]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[19]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[19]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[19]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[20]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[20]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[20]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[20]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[20]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[19]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[19]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[19]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[19]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[19]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[19]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[19]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[19]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[18]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[18]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[18]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[18]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[18]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[18]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[18]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[18]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[18]_output_0_0

.subckt dffre \
    C=dffre_u_dbufctl.datareadyack_clock_0_0 \
    D=dffre_u_dbufctl.datareadyack_input_0_0 \
    E=dffre_u_dbufctl.datareadyack_input_2_0 \
    R=dffre_u_dbufctl.datareadyack_input_1_0 \
    Q=dffre_u_dbufctl.datareadyack_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[21]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[21]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[21]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[21]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[17]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[17]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[17]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[17]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[15]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[15]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[15]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[15]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[15]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[15]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[15]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[15]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[21]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[21]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[21]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[21]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[21]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[21]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[21]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[21]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[21]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[17]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[17]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[17]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[17]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[17]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[17]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[17]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[17]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[3]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[3]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[3]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[3]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[3]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[3]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[3]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[3]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[8]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[8]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[8]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[8]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[6]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[6]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[6]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[6]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[5]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[5]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[5]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[5]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[5]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[5]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[5]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[5]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[7]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[7]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[7]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[7]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[7]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[7]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[7]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[7]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[19]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[19]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[19]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[19]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[19]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[3]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[3]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[3]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[3]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[3]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[4]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[4]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[4]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[4]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[5]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[5]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[5]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[5]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[4]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[4]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[4]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[4]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[4]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[4]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[4]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[4]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[4]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[6]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[6]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[6]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[6]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[6]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[6]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[6]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[6]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[6]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[17]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[17]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[17]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[17]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[17]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[17]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[17]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[17]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d1[14]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d1[14]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d1[14]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d1[14]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d1[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[27]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[27]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[27]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[27]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[17]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[17]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[17]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[17]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[17]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[15]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[15]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[15]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[15]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[15]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[26]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[26]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[26]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[26]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[26]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d1[25]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d1[25]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d1[25]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d1[25]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d1[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[14]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[14]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[14]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[14]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[14]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[14]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[14]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[14]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[14]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[27]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[27]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[27]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[27]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[27]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[27]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[27]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[27]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[27]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[25]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[25]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[25]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[25]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[25]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[25]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[25]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[25]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[25]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[10]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[10]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[10]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[10]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d3[10]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d3[10]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d3[10]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d3[10]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d3[10]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romedatao_d3[5]_clock_0_0 \
    D=dffre_u_dct1d.romedatao_d3[5]_input_0_0 \
    E=dffre_u_dct1d.romedatao_d3[5]_input_2_0 \
    R=dffre_u_dct1d.romedatao_d3[5]_input_1_0 \
    Q=dffre_u_dct1d.romedatao_d3[5]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[18]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[18]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[18]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[18]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[18]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d3[7]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d3[7]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d3[7]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d3[7]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d3[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[7]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[7]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[7]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[7]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[7]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[48]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[48]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[48]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[48]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[48]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romodatao_d2[34]_clock_0_0 \
    D=dffre_u_dct2d.romodatao_d2[34]_input_0_0 \
    E=dffre_u_dct2d.romodatao_d2[34]_input_2_0 \
    R=dffre_u_dct2d.romodatao_d2[34]_input_1_0 \
    Q=dffre_u_dct2d.romodatao_d2[34]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d2[8]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d2[8]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d2[8]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d2[8]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d2[8]_output_0_0

.subckt dffre \
    C=dffre_u_dct2d.romedatao_d4[16]_clock_0_0 \
    D=dffre_u_dct2d.romedatao_d4[16]_input_0_0 \
    E=dffre_u_dct2d.romedatao_d4[16]_input_2_0 \
    R=dffre_u_dct2d.romedatao_d4[16]_input_1_0 \
    Q=dffre_u_dct2d.romedatao_d4[16]_output_0_0

.subckt dffre \
    C=dffre_u_dct1d.romoaddro[6]_clock_0_0 \
    D=dffre_u_dct1d.romoaddro[6]_input_0_0 \
    E=dffre_u_dct1d.romoaddro[6]_input_2_0 \
    R=dffre_u_dct1d.romoaddro[6]_input_1_0 \
    Q=dffre_u_dct1d.romoaddro[6]_output_0_0


.end
