//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__closesthit__mesh_radiance__flat
.const .align 8 .b8 params[288];

.visible .entry __closesthit__mesh_radiance__flat(

)
{
	.reg .pred 	%p<17>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<298>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<62>;


	// inline asm
	call (%rd15), _optix_get_sbt_data_ptr_64, ();
	// inline asm
	add.s64 	%rd2, %rd15, 96;
	ld.u32 	%r9, [%rd15+96];
	and.b32  	%r41, %r9, 1073741823;
	// inline asm
	call (%r8), _optix_read_primitive_idx, ();
	// inline asm
	ld.v2.u64 	{%rd16, %rd17}, [%rd15];
	ld.u64 	%rd19, [%rd15+16];
	cvt.s64.s32	%rd3, %r8;
	mul.wide.s32 	%rd20, %r8, 12;
	add.s64 	%rd21, %rd19, %rd20;
	ld.u32 	%r10, [%rd21];
	cvt.u64.u32	%rd4, %r10;
	mul.wide.u32 	%rd22, %r10, 12;
	add.s64 	%rd23, %rd16, %rd22;
	ld.f32 	%f1, [%rd23];
	ld.f32 	%f2, [%rd23+4];
	ld.f32 	%f3, [%rd23+8];
	ld.u32 	%r11, [%rd21+4];
	cvt.u64.u32	%rd5, %r11;
	mul.wide.u32 	%rd24, %r11, 12;
	add.s64 	%rd25, %rd16, %rd24;
	ld.f32 	%f4, [%rd25];
	ld.f32 	%f5, [%rd25+4];
	ld.f32 	%f6, [%rd25+8];
	ld.u32 	%r12, [%rd21+8];
	cvt.u64.u32	%rd6, %r12;
	mul.wide.u32 	%rd26, %r12, 12;
	add.s64 	%rd27, %rd16, %rd26;
	ld.f32 	%f7, [%rd27];
	ld.f32 	%f8, [%rd27+4];
	ld.f32 	%f9, [%rd27+8];
	// inline asm
	call (%f287, %f288), _optix_get_triangle_barycentrics, ();
	// inline asm
	mov.f32 	%f80, 0f3F800000;
	sub.ftz.f32 	%f81, %f80, %f287;
	sub.ftz.f32 	%f12, %f81, %f288;
	sub.ftz.f32 	%f82, %f4, %f1;
	sub.ftz.f32 	%f83, %f5, %f2;
	sub.ftz.f32 	%f84, %f6, %f3;
	sub.ftz.f32 	%f85, %f7, %f1;
	sub.ftz.f32 	%f86, %f8, %f2;
	sub.ftz.f32 	%f87, %f9, %f3;
	mul.ftz.f32 	%f88, %f83, %f87;
	mul.ftz.f32 	%f89, %f84, %f86;
	sub.ftz.f32 	%f277, %f88, %f89;
	mul.ftz.f32 	%f90, %f84, %f85;
	mul.ftz.f32 	%f91, %f82, %f87;
	sub.ftz.f32 	%f276, %f90, %f91;
	mul.ftz.f32 	%f92, %f82, %f86;
	mul.ftz.f32 	%f93, %f83, %f85;
	sub.ftz.f32 	%f275, %f92, %f93;
	mul.ftz.f32 	%f94, %f1, %f12;
	mul.ftz.f32 	%f95, %f2, %f12;
	mul.ftz.f32 	%f96, %f3, %f12;
	fma.rn.ftz.f32 	%f97, %f4, %f287, %f94;
	fma.rn.ftz.f32 	%f98, %f5, %f287, %f95;
	fma.rn.ftz.f32 	%f99, %f6, %f287, %f96;
	fma.rn.ftz.f32 	%f16, %f7, %f288, %f97;
	fma.rn.ftz.f32 	%f17, %f8, %f288, %f98;
	fma.rn.ftz.f32 	%f18, %f9, %f288, %f99;
	ld.u32 	%r13, [%rd15+100];
	setp.eq.s32	%p1, %r13, 10;
	@%p1 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_2:
	cvt.u32.u64	%r17, %rd6;
	// inline asm
	call _optix_set_payload_3, (%r8);
	// inline asm
	setp.gt.ftz.f32	%p2, %f288, %f287;
	cvt.u32.u64	%r18, %rd5;
	selp.b32	%r19, %r17, %r18, %p2;
	selp.b32	%r20, -2147483648, 1073741824, %p2;
	selp.f32	%f100, %f288, %f287, %p2;
	setp.gt.ftz.f32	%p3, %f12, %f100;
	cvt.u32.u64	%r21, %rd4;
	selp.b32	%r42, %r21, %r19, %p3;
	selp.b32	%r22, 0, %r20, %p3;
	or.b32  	%r41, %r22, %r41;
	ld.u64 	%rd7, [%rd15+24];
	setp.eq.s64	%p4, %rd7, 0;
	@%p4 bra 	BB0_4;

	ld.u64 	%rd28, [%rd15+32];
	mul.lo.s64 	%rd29, %rd3, 12;
	add.s64 	%rd30, %rd28, %rd29;
	ld.u32 	%r23, [%rd30];
	mul.wide.u32 	%rd31, %r23, 12;
	add.s64 	%rd32, %rd7, %rd31;
	ld.f32 	%f101, [%rd32];
	ld.f32 	%f102, [%rd32+4];
	ld.f32 	%f103, [%rd32+8];
	ld.u32 	%r24, [%rd30+4];
	mul.wide.u32 	%rd33, %r24, 12;
	add.s64 	%rd34, %rd7, %rd33;
	ld.f32 	%f104, [%rd34];
	mul.ftz.f32 	%f105, %f287, %f104;
	ld.f32 	%f106, [%rd34+4];
	mul.ftz.f32 	%f107, %f287, %f106;
	ld.f32 	%f108, [%rd34+8];
	mul.ftz.f32 	%f109, %f287, %f108;
	fma.rn.ftz.f32 	%f110, %f12, %f101, %f105;
	fma.rn.ftz.f32 	%f111, %f12, %f102, %f107;
	fma.rn.ftz.f32 	%f112, %f12, %f103, %f109;
	ld.u32 	%r25, [%rd30+8];
	mul.wide.u32 	%rd35, %r25, 12;
	add.s64 	%rd36, %rd7, %rd35;
	ld.f32 	%f113, [%rd36];
	ld.f32 	%f114, [%rd36+4];
	ld.f32 	%f115, [%rd36+8];
	fma.rn.ftz.f32 	%f277, %f288, %f113, %f110;
	fma.rn.ftz.f32 	%f276, %f288, %f114, %f111;
	fma.rn.ftz.f32 	%f275, %f288, %f115, %f112;
	bra.uni 	BB0_4;

BB0_1:
	cvt.u32.u64	%r15, %rd3;
	shr.s32 	%r42, %r15, 2;
	// inline asm
	call _optix_set_payload_3, (%r42);
	// inline asm

BB0_4:
	// inline asm
	call _optix_set_payload_2, (%r41);
	// inline asm
	ld.v4.f32 	{%f116, %f117, %f118, %f119}, [%rd15+112];
	ld.f32 	%f280, [%rd15+80];
	setp.lt.ftz.f32	%p5, %f280, 0f00000000;
	@%p5 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	ld.u64 	%rd8, [%rd15+8];
	ld.u32 	%r27, [%rd2+4];
	setp.eq.s32	%p6, %r27, 9;
	@%p6 bra 	BB0_11;
	bra.uni 	BB0_7;

BB0_11:
	mul.wide.u32 	%rd45, %r42, 12;
	add.s64 	%rd46, %rd8, %rd45;
	ld.f32 	%f280, [%rd46];
	ld.f32 	%f279, [%rd46+4];
	ld.f32 	%f278, [%rd46+8];
	bra.uni 	BB0_12;

BB0_5:
	ld.f32 	%f279, [%rd15+84];
	ld.f32 	%f278, [%rd15+88];
	bra.uni 	BB0_12;

BB0_7:
	setp.ne.s32	%p7, %r27, 10;
	@%p7 bra 	BB0_12;

	ld.u8 	%rs1, [%rd15+188];
	and.b16  	%rs2, %rs1, 64;
	setp.eq.s16	%p8, %rs2, 0;
	@%p8 bra 	BB0_10;

	mul.lo.s64 	%rd37, %rd3, 12;
	add.s64 	%rd38, %rd8, %rd37;
	ld.f32 	%f280, [%rd38];
	ld.f32 	%f279, [%rd38+4];
	ld.f32 	%f278, [%rd38+8];
	bra.uni 	BB0_12;

BB0_10:
	mul.lo.s64 	%rd39, %rd4, 12;
	add.s64 	%rd40, %rd8, %rd39;
	ld.f32 	%f121, [%rd40];
	ld.f32 	%f122, [%rd40+4];
	ld.f32 	%f123, [%rd40+8];
	mul.lo.s64 	%rd41, %rd5, 12;
	add.s64 	%rd42, %rd8, %rd41;
	ld.f32 	%f124, [%rd42];
	mul.ftz.f32 	%f125, %f287, %f124;
	ld.f32 	%f126, [%rd42+4];
	mul.ftz.f32 	%f127, %f287, %f126;
	ld.f32 	%f128, [%rd42+8];
	mul.ftz.f32 	%f129, %f287, %f128;
	fma.rn.ftz.f32 	%f130, %f12, %f121, %f125;
	fma.rn.ftz.f32 	%f131, %f12, %f122, %f127;
	fma.rn.ftz.f32 	%f132, %f12, %f123, %f129;
	mul.lo.s64 	%rd43, %rd6, 12;
	add.s64 	%rd44, %rd8, %rd43;
	ld.f32 	%f133, [%rd44];
	ld.f32 	%f134, [%rd44+4];
	ld.f32 	%f135, [%rd44+8];
	fma.rn.ftz.f32 	%f280, %f288, %f133, %f130;
	fma.rn.ftz.f32 	%f279, %f288, %f134, %f131;
	fma.rn.ftz.f32 	%f278, %f288, %f135, %f132;

BB0_12:
	mul.ftz.f32 	%f297, %f116, %f280;
	mul.ftz.f32 	%f296, %f117, %f279;
	mul.ftz.f32 	%f295, %f118, %f278;
	ld.u32 	%r28, [%rd15+224];
	setp.eq.s32	%p9, %r28, 0;
	@%p9 bra 	BB0_24;

	ld.u64 	%rd9, [%rd15+40];
	setp.eq.s64	%p10, %rd9, 0;
	mov.f32 	%f283, 0f3F7EB852;
	mov.f32 	%f282, 0f3BA3D70A;
	mov.f32 	%f281, 0f3F000000;
	@%p10 bra 	BB0_14;

	ld.u64 	%rd47, [%rd15+48];
	mul.lo.s64 	%rd48, %rd3, 12;
	add.s64 	%rd49, %rd47, %rd48;
	ld.u32 	%r29, [%rd49];
	mul.wide.u32 	%rd50, %r29, 8;
	add.s64 	%rd51, %rd9, %rd50;
	ld.v2.f32 	{%f285, %f286}, [%rd51];
	ld.u32 	%r30, [%rd49+4];
	mul.wide.u32 	%rd52, %r30, 8;
	add.s64 	%rd53, %rd9, %rd52;
	ld.v2.f32 	{%f283, %f284}, [%rd53];
	ld.u32 	%r31, [%rd49+8];
	mul.wide.u32 	%rd54, %r31, 8;
	add.s64 	%rd55, %rd9, %rd54;
	ld.v2.f32 	{%f281, %f282}, [%rd55];
	mul.ftz.f32 	%f148, %f287, %f283;
	mul.ftz.f32 	%f149, %f287, %f284;
	fma.rn.ftz.f32 	%f150, %f12, %f285, %f148;
	fma.rn.ftz.f32 	%f151, %f12, %f286, %f149;
	fma.rn.ftz.f32 	%f287, %f288, %f281, %f150;
	fma.rn.ftz.f32 	%f288, %f288, %f282, %f151;
	bra.uni 	BB0_16;

BB0_14:
	mov.f32 	%f284, %f283;
	mov.f32 	%f285, %f282;
	mov.f32 	%f286, %f283;

BB0_16:
	ld.u64 	%rd56, [%rd15+192];
	ld.u64 	%rd10, [%rd56];
	setp.eq.s64	%p11, %rd10, 0;
	@%p11 bra 	BB0_18;

	tex.2d.v4.f32.f32	{%f152, %f153, %f154, %f155}, [%rd10, {%f287, %f288}];
	mul.ftz.f32 	%f297, %f297, %f152;
	mul.ftz.f32 	%f296, %f296, %f153;
	mul.ftz.f32 	%f295, %f295, %f154;

BB0_18:
	ld.u64 	%rd57, [%rd15+200];
	ld.u64 	%rd11, [%rd57];
	setp.eq.s64	%p12, %rd11, 0;
	@%p12 bra 	BB0_20;

	tex.2d.v4.f32.f32	{%f156, %f157, %f158, %f159}, [%rd11, {%f287, %f288}];

BB0_20:
	ld.u64 	%rd58, [%rd15+208];
	ld.u64 	%rd12, [%rd58];
	setp.eq.s64	%p13, %rd12, 0;
	@%p13 bra 	BB0_22;

	tex.2d.v4.f32.f32	{%f160, %f161, %f162, %f163}, [%rd12, {%f287, %f288}];

BB0_22:
	ld.u64 	%rd59, [%rd15+216];
	ld.u64 	%rd13, [%rd59];
	setp.eq.s64	%p14, %rd13, 0;
	@%p14 bra 	BB0_24;

	sub.ftz.f32 	%f164, %f284, %f282;
	sub.ftz.f32 	%f165, %f285, %f281;
	mul.ftz.f32 	%f166, %f164, %f165;
	sub.ftz.f32 	%f167, %f286, %f282;
	sub.ftz.f32 	%f168, %f283, %f281;
	mul.ftz.f32 	%f169, %f168, %f167;
	sub.ftz.f32 	%f170, %f166, %f169;
	rcp.approx.ftz.f32 	%f171, %f170;
	sub.ftz.f32 	%f172, %f1, %f7;
	mul.ftz.f32 	%f173, %f172, %f164;
	sub.ftz.f32 	%f174, %f2, %f8;
	mul.ftz.f32 	%f175, %f174, %f164;
	sub.ftz.f32 	%f176, %f3, %f9;
	mul.ftz.f32 	%f177, %f176, %f164;
	sub.ftz.f32 	%f178, %f4, %f7;
	mul.ftz.f32 	%f179, %f178, %f167;
	sub.ftz.f32 	%f180, %f5, %f8;
	mul.ftz.f32 	%f181, %f180, %f167;
	sub.ftz.f32 	%f182, %f6, %f9;
	mul.ftz.f32 	%f183, %f182, %f167;
	sub.ftz.f32 	%f184, %f173, %f179;
	sub.ftz.f32 	%f185, %f175, %f181;
	sub.ftz.f32 	%f186, %f177, %f183;
	mul.ftz.f32 	%f187, %f184, %f171;
	mul.ftz.f32 	%f188, %f185, %f171;
	mul.ftz.f32 	%f189, %f186, %f171;
	mul.ftz.f32 	%f190, %f172, %f168;
	mul.ftz.f32 	%f191, %f174, %f168;
	mul.ftz.f32 	%f192, %f176, %f168;
	mul.ftz.f32 	%f193, %f178, %f165;
	mul.ftz.f32 	%f194, %f180, %f165;
	mul.ftz.f32 	%f195, %f182, %f165;
	sub.ftz.f32 	%f196, %f193, %f190;
	sub.ftz.f32 	%f197, %f194, %f191;
	sub.ftz.f32 	%f198, %f195, %f192;
	mul.ftz.f32 	%f199, %f196, %f171;
	mul.ftz.f32 	%f200, %f197, %f171;
	mul.ftz.f32 	%f201, %f198, %f171;
	tex.2d.v4.f32.f32	{%f202, %f203, %f204, %f205}, [%rd13, {%f287, %f288}];
	mul.ftz.f32 	%f206, %f277, %f277;
	fma.rn.ftz.f32 	%f207, %f276, %f276, %f206;
	fma.rn.ftz.f32 	%f208, %f275, %f275, %f207;
	rsqrt.approx.ftz.f32 	%f209, %f208;
	mul.ftz.f32 	%f210, %f188, %f188;
	fma.rn.ftz.f32 	%f211, %f187, %f187, %f210;
	fma.rn.ftz.f32 	%f212, %f189, %f189, %f211;
	rsqrt.approx.ftz.f32 	%f213, %f212;
	mul.ftz.f32 	%f214, %f187, %f213;
	mul.ftz.f32 	%f215, %f188, %f213;
	mul.ftz.f32 	%f216, %f189, %f213;
	mul.ftz.f32 	%f217, %f202, %f214;
	mul.ftz.f32 	%f218, %f202, %f215;
	mul.ftz.f32 	%f219, %f202, %f216;
	fma.rn.ftz.f32 	%f220, %f277, %f209, %f217;
	fma.rn.ftz.f32 	%f221, %f276, %f209, %f218;
	fma.rn.ftz.f32 	%f222, %f275, %f209, %f219;
	ld.f32 	%f223, [%rd15+184];
	mul.ftz.f32 	%f224, %f203, %f223;
	mul.ftz.f32 	%f225, %f200, %f200;
	fma.rn.ftz.f32 	%f226, %f199, %f199, %f225;
	fma.rn.ftz.f32 	%f227, %f201, %f201, %f226;
	rsqrt.approx.ftz.f32 	%f228, %f227;
	mul.ftz.f32 	%f229, %f199, %f228;
	mul.ftz.f32 	%f230, %f200, %f228;
	mul.ftz.f32 	%f231, %f201, %f228;
	fma.rn.ftz.f32 	%f277, %f224, %f229, %f220;
	fma.rn.ftz.f32 	%f276, %f224, %f230, %f221;
	fma.rn.ftz.f32 	%f275, %f224, %f231, %f222;

BB0_24:
	// inline asm
	call (%r32), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r33), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd60, %r32;
	cvt.u64.u32	%rd61, %r33;
	bfi.b64 	%rd14, %rd60, %rd61, 32, 32;
	// inline asm
	call (%f232), _optix_get_ray_tmax, ();
	// inline asm
	st.v4.f32 	[%rd14+96], {%f16, %f17, %f18, %f232};
	ld.u32 	%r34, [%rd14+12];
	or.b32  	%r35, %r34, -2147483648;
	mov.b32 	 %r36, %f295;
	mov.b32 	 %r37, %f296;
	mov.b32 	 %r38, %f297;
	st.v4.u32 	[%rd14], {%r38, %r37, %r36, %r35};
	and.b32  	%r39, %r34, 16777216;
	setp.eq.s32	%p15, %r39, 0;
	@%p15 bra 	BB0_26;

	ld.v4.f32 	{%f233, %f234, %f235, %f236}, [%rd14+16];
	mul.ftz.f32 	%f240, %f296, %f234;
	mul.ftz.f32 	%f241, %f297, %f233;
	st.v2.f32 	[%rd14+16], {%f241, %f240};
	mul.ftz.f32 	%f242, %f295, %f235;
	st.f32 	[%rd14+24], %f242;

BB0_26:
	ld.u32 	%r40, [%rd14+44];
	setp.ne.s32	%p16, %r40, 0;
	@%p16 bra 	BB0_28;

	mul.ftz.f32 	%f243, %f277, %f277;
	fma.rn.ftz.f32 	%f244, %f276, %f276, %f243;
	fma.rn.ftz.f32 	%f245, %f275, %f275, %f244;
	rsqrt.approx.ftz.f32 	%f246, %f245;
	mul.ftz.f32 	%f247, %f277, %f246;
	mul.ftz.f32 	%f248, %f276, %f246;
	mul.ftz.f32 	%f249, %f275, %f246;
	ld.const.v2.f32 	{%f250, %f251}, [params+144];
	mul.ftz.f32 	%f254, %f248, %f251;
	fma.rn.ftz.f32 	%f255, %f247, %f250, %f254;
	ld.const.f32 	%f256, [params+152];
	ld.const.v2.f32 	{%f257, %f258}, [params+160];
	mul.ftz.f32 	%f261, %f248, %f258;
	fma.rn.ftz.f32 	%f262, %f247, %f257, %f261;
	ld.const.f32 	%f263, [params+168];
	ld.const.v2.f32 	{%f264, %f265}, [params+176];
	mul.ftz.f32 	%f268, %f248, %f265;
	fma.rn.ftz.f32 	%f269, %f247, %f264, %f268;
	ld.const.f32 	%f270, [params+184];
	fma.rn.ftz.f32 	%f271, %f249, %f270, %f269;
	fma.rn.ftz.f32 	%f272, %f249, %f263, %f262;
	fma.rn.ftz.f32 	%f273, %f249, %f256, %f255;
	st.v2.f32 	[%rd14+32], {%f273, %f272};
	st.f32 	[%rd14+40], %f271;

BB0_28:
	st.v4.f32 	[%rd14+48], {%f80, %f80, %f80, %f80};
	ret;
}


