Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jul 24 17:50:41 2020
| Host         : l2study running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_mem_tester_timing_summary_routed.rpt -pb fpga_serial_mem_tester_timing_summary_routed.pb -rpx fpga_serial_mem_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_mem_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.602        0.000                      0                 4401        0.007        0.000                      0                 4401        3.000        0.000                       0                  1749  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_40mhz          {0.000 12.500}         25.000          40.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.816}         135.632         7.373           
wiz_40mhz_virt_in      {0.000 12.500}         25.000          40.000          
wiz_40mhz_virt_out     {0.000 12.500}         25.000          40.000          
wiz_7_373mhz_virt_in   {0.000 67.816}         135.632         7.373           
wiz_7_373mhz_virt_out  {0.000 67.816}         135.632         7.373           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_40mhz          2.602        0.000                      0                 4296        0.007        0.000                      0                 4296       12.000        0.000                       0                  1707  
  s_clk_7_37mhz      132.293        0.000                      0                   69        0.200        0.000                      0                   69       67.316        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz            s_clk_40mhz                22.816        0.000                      0                    2        0.385        0.000                      0                    2  
genclk625khz          s_clk_40mhz                22.637        0.000                      0                    2        0.052        0.000                      0                    2  
wiz_40mhz_virt_in     s_clk_40mhz                 9.791        0.000                      0                   10        5.766        0.000                      0                   10  
s_clk_40mhz           wiz_40mhz_virt_in           6.895        0.000                      0                   22        3.069        0.000                      0                   22  
s_clk_7_37mhz         wiz_7_373mhz_virt_in      106.003        0.000                      0                    1        1.856        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_40mhz        s_clk_40mhz             14.190        0.000                      0                    3        1.816        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.125ns  (logic 7.978ns (36.059%)  route 14.147ns (63.941%))
  Logic Levels:           27  (CARRY4=12 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 30.887 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=151, routed)         2.146     8.863    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.150     9.013 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_161/O
                         net (fo=1, routed)           0.634     9.647    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_161_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    10.405 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.405    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[3]
                         net (fo=3, routed)           0.808    11.528    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_4
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.307    11.835 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_30/O
                         net (fo=1, routed)           0.999    12.835    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_30_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.220 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.220    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.334    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.448    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.782 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          1.045    14.828    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I1_O)        0.331    15.159 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.327    15.485    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.083 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    16.083    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.406 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.978    17.384    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.336    17.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.490    18.210    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    18.939 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.161 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[0]
                         net (fo=3, routed)           0.737    19.899    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_7
    SLICE_X43Y104        LUT4 (Prop_lut4_I1_O)        0.299    20.198 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.198    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.748 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.748    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.976 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.771    21.746    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X43Y111        LUT3 (Prop_lut3_I2_O)        0.313    22.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.778    22.838    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I1_O)        0.124    22.962 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_53/O
                         net (fo=3, routed)           0.661    23.623    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_53_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.747 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.311    24.058    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I4_O)        0.124    24.182 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.472    24.653    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.124    24.777 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.494    25.271    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.395 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.435    25.829    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I0_O)        0.124    25.953 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.564    26.517    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X41Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.641 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_12/O
                         net (fo=3, routed)           0.663    27.304    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_12_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I0_O)        0.124    27.428 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_6/O
                         net (fo=3, routed)           0.834    28.262    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_6_n_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I0_O)        0.124    28.386 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1/O
                         net (fo=1, routed)           0.000    28.386    u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1_n_0
    SLICE_X39Y108        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.501    30.887    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X39Y108        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/C
                         clock pessimism              0.232    31.119    
                         clock uncertainty           -0.160    30.959    
    SLICE_X39Y108        FDRE (Setup_fdre_C_D)        0.029    30.988    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]
  -------------------------------------------------------------------
                         required time                         30.988    
                         arrival time                         -28.386    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.063ns  (logic 7.978ns (36.161%)  route 14.085ns (63.839%))
  Logic Levels:           27  (CARRY4=12 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 30.887 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=151, routed)         2.146     8.863    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.150     9.013 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_161/O
                         net (fo=1, routed)           0.634     9.647    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_161_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    10.405 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.405    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[3]
                         net (fo=3, routed)           0.808    11.528    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_4
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.307    11.835 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_30/O
                         net (fo=1, routed)           0.999    12.835    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_30_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.220 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.220    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.334    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.448    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.782 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          1.045    14.828    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I1_O)        0.331    15.159 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.327    15.485    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.083 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    16.083    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.406 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.978    17.384    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.336    17.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.490    18.210    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    18.939 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.161 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[0]
                         net (fo=3, routed)           0.737    19.899    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_7
    SLICE_X43Y104        LUT4 (Prop_lut4_I1_O)        0.299    20.198 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.198    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.748 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.748    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.976 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.771    21.746    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X43Y111        LUT3 (Prop_lut3_I2_O)        0.313    22.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.778    22.838    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I1_O)        0.124    22.962 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_53/O
                         net (fo=3, routed)           0.661    23.623    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_53_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.747 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.311    24.058    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I4_O)        0.124    24.182 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.472    24.653    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.124    24.777 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.494    25.271    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.395 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.360    25.754    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.878 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14/O
                         net (fo=3, routed)           0.831    26.709    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.833 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.645    27.478    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    27.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5/O
                         net (fo=3, routed)           0.598    28.199    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5_n_0
    SLICE_X40Y108        LUT6 (Prop_lut6_I3_O)        0.124    28.323 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1/O
                         net (fo=1, routed)           0.000    28.323    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1_n_0
    SLICE_X40Y108        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.501    30.887    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X40Y108        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/C
                         clock pessimism              0.232    31.119    
                         clock uncertainty           -0.160    30.959    
    SLICE_X40Y108        FDRE (Setup_fdre_C_D)        0.031    30.990    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]
  -------------------------------------------------------------------
                         required time                         30.990    
                         arrival time                         -28.323    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        22.062ns  (logic 7.978ns (36.162%)  route 14.084ns (63.838%))
  Logic Levels:           27  (CARRY4=12 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 30.887 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=151, routed)         2.146     8.863    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.150     9.013 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_161/O
                         net (fo=1, routed)           0.634     9.647    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_161_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    10.405 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000    10.405    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/O[3]
                         net (fo=3, routed)           0.808    11.528    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_4
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.307    11.835 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_30/O
                         net (fo=1, routed)           0.999    12.835    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_30_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.220 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.001    13.220    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_6_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.334    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.448    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.782 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          1.045    14.828    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I1_O)        0.331    15.159 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.327    15.485    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    16.083 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    16.083    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.406 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/O[1]
                         net (fo=3, routed)           0.978    17.384    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_6
    SLICE_X45Y103        LUT3 (Prop_lut3_I0_O)        0.336    17.720 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91/O
                         net (fo=1, routed)           0.490    18.210    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_91_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    18.939 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.939    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_40_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.161 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/O[0]
                         net (fo=3, routed)           0.737    19.899    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_7
    SLICE_X43Y104        LUT4 (Prop_lut4_I1_O)        0.299    20.198 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60/O
                         net (fo=1, routed)           0.000    20.198    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_60_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.748 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.748    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_21_n_0
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.976 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.771    21.746    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X43Y111        LUT3 (Prop_lut3_I2_O)        0.313    22.059 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.778    22.838    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I1_O)        0.124    22.962 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_53/O
                         net (fo=3, routed)           0.661    23.623    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_53_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.747 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.311    24.058    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X43Y110        LUT6 (Prop_lut6_I4_O)        0.124    24.182 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.472    24.653    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.124    24.777 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42/O
                         net (fo=1, routed)           0.494    25.271    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_42_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.395 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.360    25.754    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I5_O)        0.124    25.878 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14/O
                         net (fo=3, routed)           0.831    26.709    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_14_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I1_O)        0.124    26.833 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8/O
                         net (fo=3, routed)           0.645    27.478    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_8_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    27.602 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5/O
                         net (fo=3, routed)           0.597    28.199    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_5_n_0
    SLICE_X39Y108        LUT6 (Prop_lut6_I1_O)        0.124    28.323 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1/O
                         net (fo=1, routed)           0.000    28.323    u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1_n_0
    SLICE_X39Y108        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.501    30.887    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X39Y108        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/C
                         clock pessimism              0.232    31.119    
                         clock uncertainty           -0.160    30.959    
    SLICE_X39Y108        FDRE (Setup_fdre_C_D)        0.031    30.990    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]
  -------------------------------------------------------------------
                         required time                         30.990    
                         arrival time                         -28.323    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.700ns  (logic 6.532ns (31.555%)  route 14.168ns (68.445%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 30.874 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.166     8.882    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.152     9.034 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_270/O
                         net (fo=1, routed)           0.382     9.417    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_270_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    10.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    10.015    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_221_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.132    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.371 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82/O[2]
                         net (fo=4, routed)           0.939    11.310    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82_n_5
    SLICE_X44Y95         LUT3 (Prop_lut3_I2_O)        0.301    11.611 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           0.594    12.205    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.150    12.355 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.614    12.968    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.555 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.555    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.669    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.783    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.897    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.136 f  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/O[2]
                         net (fo=12, routed)          1.337    15.473    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_5
    SLICE_X49Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.800 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185/O
                         net (fo=1, routed)           0.670    16.470    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.082 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.082    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.199 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.199    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.522 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.662    18.184    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X44Y104        LUT4 (Prop_lut4_I1_O)        0.306    18.490 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24/O
                         net (fo=1, routed)           0.000    18.490    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.040 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.992    20.032    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X46Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.137    21.293    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I0_O)        0.124    21.417 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.676    22.093    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124    22.217 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.595    22.812    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I3_O)        0.124    22.936 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.843    23.780    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I0_O)        0.124    23.904 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.678    24.581    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.705 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27/O
                         net (fo=5, routed)           0.637    25.342    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.451    25.917    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    26.041 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_2/O
                         net (fo=3, routed)           0.796    26.837    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_2_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.124    26.961 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1/O
                         net (fo=1, routed)           0.000    26.961    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.488    30.874    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X52Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/C
                         clock pessimism              0.232    31.106    
                         clock uncertainty           -0.160    30.946    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)        0.031    30.977    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]
  -------------------------------------------------------------------
                         required time                         30.977    
                         arrival time                         -26.961    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.695ns  (logic 6.532ns (31.564%)  route 14.163ns (68.436%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 30.874 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.166     8.882    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.152     9.034 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_270/O
                         net (fo=1, routed)           0.382     9.417    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_270_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    10.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    10.015    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_221_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.132    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.371 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82/O[2]
                         net (fo=4, routed)           0.939    11.310    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82_n_5
    SLICE_X44Y95         LUT3 (Prop_lut3_I2_O)        0.301    11.611 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           0.594    12.205    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.150    12.355 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.614    12.968    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.555 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.555    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.669    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.783    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.897    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.136 f  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/O[2]
                         net (fo=12, routed)          1.337    15.473    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_5
    SLICE_X49Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.800 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185/O
                         net (fo=1, routed)           0.670    16.470    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.082 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.082    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.199 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.199    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.522 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.662    18.184    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X44Y104        LUT4 (Prop_lut4_I1_O)        0.306    18.490 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24/O
                         net (fo=1, routed)           0.000    18.490    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.040 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.992    20.032    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X46Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.137    21.293    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I0_O)        0.124    21.417 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.676    22.093    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124    22.217 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.595    22.812    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I3_O)        0.124    22.936 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.843    23.780    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I0_O)        0.124    23.904 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.678    24.581    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.705 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27/O
                         net (fo=5, routed)           0.637    25.342    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.586    26.052    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.124    26.176 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.656    26.831    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.124    26.955 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1/O
                         net (fo=1, routed)           0.000    26.955    u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.488    30.874    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X52Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/C
                         clock pessimism              0.232    31.106    
                         clock uncertainty           -0.160    30.946    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)        0.029    30.975    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]
  -------------------------------------------------------------------
                         required time                         30.975    
                         arrival time                         -26.955    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.684ns  (logic 6.532ns (31.581%)  route 14.152ns (68.419%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 30.874 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.166     8.882    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.152     9.034 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_270/O
                         net (fo=1, routed)           0.382     9.417    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_270_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    10.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    10.015    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_221_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000    10.132    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.371 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82/O[2]
                         net (fo=4, routed)           0.939    11.310    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82_n_5
    SLICE_X44Y95         LUT3 (Prop_lut3_I2_O)        0.301    11.611 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           0.594    12.205    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.150    12.355 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.614    12.968    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    13.555 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.555    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.669 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.669    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.783    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.897 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.897    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.136 f  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/O[2]
                         net (fo=12, routed)          1.337    15.473    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_5
    SLICE_X49Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.800 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185/O
                         net (fo=1, routed)           0.670    16.470    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_185_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.082 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.082    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.199 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.199    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.522 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.662    18.184    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X44Y104        LUT4 (Prop_lut4_I1_O)        0.306    18.490 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24/O
                         net (fo=1, routed)           0.000    18.490    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_24_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.040 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          0.992    20.032    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X46Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.156 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           1.137    21.293    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X46Y106        LUT6 (Prop_lut6_I0_O)        0.124    21.417 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.676    22.093    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124    22.217 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.595    22.812    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I3_O)        0.124    22.936 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.843    23.780    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I0_O)        0.124    23.904 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.678    24.581    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.705 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27/O
                         net (fo=5, routed)           0.637    25.342    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.586    26.052    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I0_O)        0.124    26.176 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.645    26.820    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X52Y105        LUT6 (Prop_lut6_I3_O)        0.124    26.944 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1/O
                         net (fo=1, routed)           0.000    26.944    u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.488    30.874    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X52Y105        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/C
                         clock pessimism              0.232    31.106    
                         clock uncertainty           -0.160    30.946    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)        0.031    30.977    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]
  -------------------------------------------------------------------
                         required time                         30.977    
                         arrival time                         -26.944    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.631ns  (logic 6.920ns (33.541%)  route 13.711ns (66.459%))
  Logic Levels:           27  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 30.892 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.173     8.890    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.124     9.014 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_68/O
                         net (fo=4, routed)           0.957     9.971    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_68_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.356 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.356    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_157_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.470 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    10.470    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_74_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.584 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.584    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.698    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_29_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.812 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.812    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_76_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.146 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_97/O[1]
                         net (fo=4, routed)           0.828    11.973    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_97_n_6
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.329    12.302 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94/O
                         net (fo=2, routed)           0.452    12.755    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I3_O)        0.326    13.081 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124/O
                         net (fo=1, routed)           0.488    13.568    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.118 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.118    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.235 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.235    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48/O[1]
                         net (fo=5, routed)           0.857    15.416    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48_n_6
    SLICE_X36Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.105 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.327 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.584    16.910    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3_n_7
    SLICE_X35Y102        LUT4 (Prop_lut4_I2_O)        0.299    17.209 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63/O
                         net (fo=1, routed)           0.000    17.209    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.759 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.759    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.030 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4/CO[0]
                         net (fo=23, routed)          0.587    18.617    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4_n_3
    SLICE_X36Y105        LUT5 (Prop_lut5_I3_O)        0.373    18.990 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_162/O
                         net (fo=3, routed)           0.839    19.829    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_162_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_160/O
                         net (fo=3, routed)           0.863    20.816    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_160_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_147/O
                         net (fo=3, routed)           0.841    21.781    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_147_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.905 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_119/O
                         net (fo=3, routed)           0.595    22.500    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_119_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.624 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87/O
                         net (fo=3, routed)           0.688    23.312    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45/O
                         net (fo=3, routed)           0.625    24.062    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124    24.186 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_25/O
                         net (fo=3, routed)           0.741    24.926    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_25_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.124    25.050 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_9/O
                         net (fo=3, routed)           0.629    25.679    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_9_n_0
    SLICE_X34Y101        LUT6 (Prop_lut6_I1_O)        0.124    25.803 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3/O
                         net (fo=3, routed)           0.965    26.768    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    26.892 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_1/O
                         net (fo=1, routed)           0.000    26.892    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_1_n_0
    SLICE_X28Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.506    30.892    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]/C
                         clock pessimism              0.232    31.124    
                         clock uncertainty           -0.160    30.964    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.031    30.995    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                         -26.892    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.444ns  (logic 6.920ns (33.849%)  route 13.524ns (66.151%))
  Logic Levels:           27  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 30.892 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.173     8.890    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.124     9.014 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_68/O
                         net (fo=4, routed)           0.957     9.971    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_68_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.356 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.356    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_157_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.470 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    10.470    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_74_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.584 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.584    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.698    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_29_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.812 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.812    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_76_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.146 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_97/O[1]
                         net (fo=4, routed)           0.828    11.973    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_97_n_6
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.329    12.302 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94/O
                         net (fo=2, routed)           0.452    12.755    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I3_O)        0.326    13.081 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124/O
                         net (fo=1, routed)           0.488    13.568    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.118 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.118    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.235 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.235    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48/O[1]
                         net (fo=5, routed)           0.857    15.416    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48_n_6
    SLICE_X36Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.105 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.327 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.584    16.910    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3_n_7
    SLICE_X35Y102        LUT4 (Prop_lut4_I2_O)        0.299    17.209 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63/O
                         net (fo=1, routed)           0.000    17.209    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.759 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.759    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.030 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4/CO[0]
                         net (fo=23, routed)          0.587    18.617    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4_n_3
    SLICE_X36Y105        LUT5 (Prop_lut5_I3_O)        0.373    18.990 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_162/O
                         net (fo=3, routed)           0.839    19.829    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_162_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_160/O
                         net (fo=3, routed)           0.863    20.816    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_160_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_147/O
                         net (fo=3, routed)           0.841    21.781    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_147_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.905 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_119/O
                         net (fo=3, routed)           0.595    22.500    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_119_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.624 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87/O
                         net (fo=3, routed)           0.688    23.312    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45/O
                         net (fo=3, routed)           0.625    24.062    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I4_O)        0.124    24.186 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_25/O
                         net (fo=3, routed)           0.741    24.926    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_25_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.124    25.050 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_9/O
                         net (fo=3, routed)           0.629    25.679    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_9_n_0
    SLICE_X34Y101        LUT6 (Prop_lut6_I1_O)        0.124    25.803 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3/O
                         net (fo=3, routed)           0.778    26.580    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_3_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    26.704 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[1]_i_1/O
                         net (fo=1, routed)           0.000    26.704    u_sf_testing_to_ascii/s_sf3_err_count_divide1[1]_i_1_n_0
    SLICE_X28Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.506    30.892    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]/C
                         clock pessimism              0.232    31.124    
                         clock uncertainty           -0.160    30.964    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.029    30.993    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[1]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -26.704    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.395ns  (logic 6.920ns (33.929%)  route 13.475ns (66.071%))
  Logic Levels:           27  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 30.892 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[4]/Q
                         net (fo=143, routed)         2.173     8.890    u_sf_testing_to_ascii/i_error_count[4]
    SLICE_X48Y94         LUT3 (Prop_lut3_I1_O)        0.124     9.014 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_68/O
                         net (fo=4, routed)           0.957     9.971    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_68_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.356 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.356    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_157_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.470 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    10.470    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_74_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.584 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.584    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_32_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.698    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_29_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.812 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.812    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_76_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.146 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_97/O[1]
                         net (fo=4, routed)           0.828    11.973    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_97_n_6
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.329    12.302 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94/O
                         net (fo=2, routed)           0.452    12.755    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_94_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I3_O)        0.326    13.081 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124/O
                         net (fo=1, routed)           0.488    13.568    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_124_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.118 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.118    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[3]_i_89_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.235 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.235    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_123_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48/O[1]
                         net (fo=5, routed)           0.857    15.416    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_48_n_6
    SLICE_X36Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689    16.105 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.105    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_15_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.327 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3/O[0]
                         net (fo=3, routed)           0.584    16.910    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_3_n_7
    SLICE_X35Y102        LUT4 (Prop_lut4_I2_O)        0.299    17.209 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63/O
                         net (fo=1, routed)           0.000    17.209    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_63_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.759 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.759    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_19_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.030 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4/CO[0]
                         net (fo=23, routed)          0.587    18.617    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[0]_i_4_n_3
    SLICE_X36Y105        LUT5 (Prop_lut5_I3_O)        0.373    18.990 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_162/O
                         net (fo=3, routed)           0.839    19.829    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_162_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I0_O)        0.124    19.953 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_160/O
                         net (fo=3, routed)           0.863    20.816    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_160_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    20.940 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_147/O
                         net (fo=3, routed)           0.841    21.781    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_147_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.905 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_119/O
                         net (fo=3, routed)           0.595    22.500    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_119_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.624 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87/O
                         net (fo=3, routed)           0.688    23.312    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_87_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.124    23.436 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45/O
                         net (fo=3, routed)           0.682    24.118    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_45_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.124    24.242 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_26/O
                         net (fo=3, routed)           0.608    24.850    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_26_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.974 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_13/O
                         net (fo=3, routed)           0.814    25.789    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_13_n_0
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124    25.913 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_6/O
                         net (fo=3, routed)           0.619    26.532    u_sf_testing_to_ascii/s_sf3_err_count_divide1[3]_i_6_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.124    26.656 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[2]_i_1/O
                         net (fo=1, routed)           0.000    26.656    u_sf_testing_to_ascii/s_sf3_err_count_divide1[2]_i_1_n_0
    SLICE_X28Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.506    30.892    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]/C
                         clock pessimism              0.232    31.124    
                         clock uncertainty           -0.160    30.964    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.031    30.995    u_sf_testing_to_ascii/s_sf3_err_count_divide1_reg[2]
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                         -26.656    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.297ns  (logic 8.431ns (41.539%)  route 11.866ns (58.461%))
  Logic Levels:           27  (CARRY4=13 LUT3=7 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 30.890 - 25.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.642     6.261    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X9Y87          FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.456     6.717 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=158, routed)         2.127     8.843    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X48Y94         LUT3 (Prop_lut3_I2_O)        0.124     8.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_93/O
                         net (fo=6, routed)           0.879     9.846    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_93_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.353 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    10.353    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.467 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.467    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.780 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60/O[3]
                         net (fo=3, routed)           0.611    11.391    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_60_n_4
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.332    11.723 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_23/O
                         net (fo=1, routed)           0.643    12.366    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_23_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    13.094 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.094    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X31Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.208    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.542 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]_i_19/O[1]
                         net (fo=24, routed)          0.884    14.427    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[3]_i_19_n_6
    SLICE_X30Y102        LUT3 (Prop_lut3_I0_O)        0.327    14.754 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200/O
                         net (fo=1, routed)           0.498    15.251    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_200_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    15.853 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.853    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.967 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.967    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.124 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/CO[1]
                         net (fo=4, routed)           0.599    16.723    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_2
    SLICE_X30Y104        LUT3 (Prop_lut3_I2_O)        0.329    17.052 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129/O
                         net (fo=2, routed)           0.819    17.871    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_129_n_0
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.152    18.023 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86/O
                         net (fo=2, routed)           0.329    18.352    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_86_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326    18.678 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_90/O
                         net (fo=1, routed)           0.000    18.678    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_90_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.079 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.079    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.413 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[1]
                         net (fo=3, routed)           0.727    20.141    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_6
    SLICE_X33Y104        LUT4 (Prop_lut4_I2_O)        0.303    20.444 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39/O
                         net (fo=1, routed)           0.000    20.444    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_39_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.994 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.994    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.265 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.351    21.616    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X30Y106        LUT3 (Prop_lut3_I2_O)        0.373    21.989 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.519    22.508    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    22.632 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.452    23.083    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X30Y107        LUT3 (Prop_lut3_I1_O)        0.116    23.199 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16/O
                         net (fo=1, routed)           0.718    23.917    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I1_O)        0.328    24.245 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.827    25.072    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X29Y107        LUT3 (Prop_lut3_I2_O)        0.152    25.224 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.572    25.796    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.326    26.122 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.311    26.433    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I0_O)        0.124    26.557 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1/O
                         net (fo=1, routed)           0.000    26.557    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1_n_0
    SLICE_X28Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.504    30.890    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y107        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/C
                         clock pessimism              0.232    31.122    
                         clock uncertainty           -0.160    30.962    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)        0.031    30.993    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -26.557    
  -------------------------------------------------------------------
                         slack                                  4.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_divide6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.973%)  route 0.195ns (58.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.570     1.834    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X13Y100        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  u_sf_testing_to_ascii/s_sf3_err_count_divide6_reg[3]/Q
                         net (fo=1, routed)           0.195     2.170    u_sf_testing_to_ascii/s_sf3_err_count_divide6[3]
    SLICE_X12Y99         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.847     2.390    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y99         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.052     2.163    u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.183ns (44.338%)  route 0.230ns (55.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.576     1.840    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y99         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[1]/Q
                         net (fo=6, routed)           0.230     2.211    u_sf_testing_to_ascii/s_sf3_err_count_digit6[1]
    SLICE_X11Y100        LUT3 (Prop_lut3_I2_O)        0.042     2.253 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[6]_i_1/O
                         net (fo=1, routed)           0.000     2.253    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[6]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.841     2.384    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[6]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.107     2.212    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.213ns (49.791%)  route 0.215ns (50.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.576     1.840    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y99         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     2.004 f  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/Q
                         net (fo=6, routed)           0.215     2.219    u_sf_testing_to_ascii/s_sf3_err_count_digit6[3]
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.049     2.268 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[5]_i_1/O
                         net (fo=1, routed)           0.000     2.268    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[5]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.841     2.384    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[5]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.107     2.212    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.739%)  route 0.230ns (55.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.576     1.840    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y99         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.981 f  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[1]/Q
                         net (fo=6, routed)           0.230     2.211    u_sf_testing_to_ascii/s_sf3_err_count_digit6[1]
    SLICE_X11Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.256 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[3]_i_1/O
                         net (fo=1, routed)           0.000     2.256    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[3]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.841     2.384    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[3]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.092     2.197    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.317%)  route 0.215ns (50.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.576     1.840    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y99         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_sf_testing_to_ascii/s_sf3_err_count_digit6_reg[3]/Q
                         net (fo=6, routed)           0.215     2.219    u_sf_testing_to_ascii/s_sf3_err_count_digit6[3]
    SLICE_X11Y100        LUT4 (Prop_lut4_I0_O)        0.045     2.264 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6[0]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.841     2.384    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y100        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[0]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.092     2.197    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char6_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[196]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.447%)  route 0.263ns (58.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X4Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_uart_tx_feed/s_uart_line_aux_reg[196]/Q
                         net (fo=1, routed)           0.263     2.266    u_uart_tx_feed/s_uart_line_aux[196]
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.045     2.311 r  u_uart_tx_feed/s_uart_line_aux[204]_i_1/O
                         net (fo=1, routed)           0.000     2.311    u_uart_tx_feed/s_uart_line_aux[204]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.875     2.418    u_uart_tx_feed/i_clk_40mhz
    SLICE_X4Y99          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[204]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     2.231    u_uart_tx_feed/s_uart_line_aux_reg[204]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[205]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[213]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.227ns (50.661%)  route 0.221ns (49.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599     1.863    u_uart_tx_feed/i_clk_40mhz
    SLICE_X3Y101         FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDSE (Prop_fdse_C_Q)         0.128     1.991 r  u_uart_tx_feed/s_uart_line_aux_reg[205]/Q
                         net (fo=1, routed)           0.221     2.213    u_uart_tx_feed/s_uart_line_aux[205]
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.099     2.312 r  u_uart_tx_feed/s_uart_line_aux[213]_i_1/O
                         net (fo=1, routed)           0.000     2.312    u_uart_tx_feed/s_uart_line_aux[213]_i_1_n_0
    SLICE_X4Y99          FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.875     2.418    u_uart_tx_feed/i_clk_40mhz
    SLICE_X4Y99          FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[213]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X4Y99          FDSE (Hold_fdse_C_D)         0.092     2.231    u_uart_tx_feed/s_uart_line_aux_reg[213]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[192]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.774%)  route 0.282ns (60.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599     1.863    u_uart_tx_feed/i_clk_40mhz
    SLICE_X3Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_feed/s_uart_line_aux_reg[192]/Q
                         net (fo=1, routed)           0.282     2.286    u_uart_tx_feed/s_uart_line_aux[192]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.045     2.331 r  u_uart_tx_feed/s_uart_line_aux[200]_i_1/O
                         net (fo=1, routed)           0.000     2.331    u_uart_tx_feed/s_uart_line_val[200]
    SLICE_X3Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.878     2.421    u_uart_tx_feed/i_clk_40mhz
    SLICE_X3Y98          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[200]/C
                         clock pessimism             -0.278     2.142    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.091     2.233    u_uart_tx_feed/s_uart_line_aux_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_divide7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_digit7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.572%)  route 0.272ns (62.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.576     1.840    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X12Y98         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_sf_testing_to_ascii/s_sf3_err_count_divide7_reg[0]/Q
                         net (fo=1, routed)           0.272     2.277    u_sf_testing_to_ascii/s_sf3_err_count_divide7[0]
    SLICE_X11Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.841     2.384    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X11Y101        FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit7_reg[0]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.070     2.175    u_sf_testing_to_ascii/s_sf3_err_count_digit7_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_sf3_err_count_digit0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.423%)  route 0.274ns (59.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.575     1.839    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X13Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_digit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_sf_testing_to_ascii/s_sf3_err_count_digit0_reg[0]/Q
                         net (fo=3, routed)           0.274     2.254    u_sf_testing_to_ascii/s_sf3_err_count_digit0[0]
    SLICE_X13Y102        LUT4 (Prop_lut4_I3_O)        0.045     2.299 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0[0]_i_1/O
                         net (fo=1, routed)           0.000     2.299    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0[0]_i_1_n_0
    SLICE_X13Y102        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.841     2.384    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X13Y102        FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.091     2.196    u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y42     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y42     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   s_clk_40mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y20      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X2Y42      u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y50      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y51      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y51      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y51      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y51      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y156     u_buttons_deb_0123/si_buttons_meta_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y111     u_lcd_text_feed/FSM_onehot_s_lcd_upd_pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y82     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y84     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y84     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y84     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.293ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.606ns (24.025%)  route 1.916ns (75.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 141.579 - 135.632 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.639     6.258    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y84          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.456     6.714 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           1.222     7.936    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I1_O)        0.150     8.086 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.694     8.780    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.561   141.579    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.329   141.908    
                         clock uncertainty           -0.206   141.703    
    RAMB18_X0Y36         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.629   141.074    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.074    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                132.293    

Slack (MET) :             132.350ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.123ns (37.042%)  route 1.909ns (62.958%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 141.537 - 135.632 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.689     6.307    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.182 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           1.103     8.285    u_uart_tx_only/EMPTY
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.124     8.409 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.806     9.215    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124     9.339 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.339    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.518   141.537    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y84          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.329   141.866    
                         clock uncertainty           -0.206   141.660    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)        0.029   141.689    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.689    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                132.350    

Slack (MET) :             132.670ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.672ns (28.971%)  route 1.648ns (71.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.642     6.261    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y87          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.312     8.091    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y83          LUT3 (Prop_lut3_I0_O)        0.154     8.245 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.335     8.580    u_uart_tx_only/s_i_aux
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.329   141.864    
                         clock uncertainty           -0.206   141.658    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.408   141.250    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.250    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                132.670    

Slack (MET) :             132.670ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.672ns (28.971%)  route 1.648ns (71.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.642     6.261    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y87          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.312     8.091    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y83          LUT3 (Prop_lut3_I0_O)        0.154     8.245 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.335     8.580    u_uart_tx_only/s_i_aux
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.329   141.864    
                         clock uncertainty           -0.206   141.658    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.408   141.250    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.250    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                132.670    

Slack (MET) :             132.670ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.672ns (28.971%)  route 1.648ns (71.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.642     6.261    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y87          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.312     8.091    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y83          LUT3 (Prop_lut3_I0_O)        0.154     8.245 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.335     8.580    u_uart_tx_only/s_i_aux
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.329   141.864    
                         clock uncertainty           -0.206   141.658    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.408   141.250    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.250    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                132.670    

Slack (MET) :             132.670ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.672ns (28.971%)  route 1.648ns (71.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.642     6.261    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y87          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     6.779 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.312     8.091    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y83          LUT3 (Prop_lut3_I0_O)        0.154     8.245 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.335     8.580    u_uart_tx_only/s_i_aux
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.329   141.864    
                         clock uncertainty           -0.206   141.658    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.408   141.250    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.250    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                132.670    

Slack (MET) :             132.750ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.580ns (21.436%)  route 2.126ns (78.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.637     6.256    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     6.712 f  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           2.126     8.837    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X9Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.961 r  u_uart_tx_only/s_i_aux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.961    u_uart_tx_only/s_i_aux[0]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.353   141.888    
                         clock uncertainty           -0.206   141.682    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.029   141.711    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.711    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                132.750    

Slack (MET) :             132.750ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.420%)  route 2.128ns (78.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.637     6.256    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     6.712 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           2.128     8.839    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X9Y82          LUT4 (Prop_lut4_I3_O)        0.124     8.963 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     8.963    u_uart_tx_only/s_i_val[2]
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.353   141.888    
                         clock uncertainty           -0.206   141.682    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.031   141.713    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.713    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                132.750    

Slack (MET) :             132.766ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.608ns (22.224%)  route 2.128ns (77.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.637     6.256    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     6.712 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           2.128     8.839    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.152     8.991 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     8.991    u_uart_tx_only/s_i_val[3]
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.353   141.888    
                         clock uncertainty           -0.206   141.682    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.075   141.757    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.757    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                132.766    

Slack (MET) :             132.768ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.608ns (22.241%)  route 2.126ns (77.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 141.535 - 135.632 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.637     6.256    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456     6.712 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           2.126     8.837    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X9Y82          LUT3 (Prop_lut3_I2_O)        0.152     8.989 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.989    u_uart_tx_only/s_i_val[1]
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.516   141.535    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y82          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.353   141.888    
                         clock uncertainty           -0.206   141.682    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.075   141.757    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.757    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                132.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.835    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/Q
                         net (fo=1, routed)           0.112     2.112    u_reset_sync_7_37mhz/p_0_in[5]
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X14Y84         FDPE (Hold_fdpe_C_D)         0.076     1.911    u_reset_sync_7_37mhz/s_rst_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.835    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.112     2.111    u_reset_sync_7_37mhz/p_0_in[6]
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X14Y84         FDPE (Hold_fdpe_C_D)         0.060     1.895    u_reset_sync_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.733%)  route 0.135ns (39.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.573     1.837    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     2.001 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           0.135     2.136    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.045     2.181 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.181    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.844     2.387    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.837    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     1.958    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.573     1.837    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.164     2.001 r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/Q
                         net (fo=1, routed)           0.163     2.164    u_reset_sync_7_37mhz/p_0_in[13]
    SLICE_X8Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.844     2.387    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                         clock pessimism             -0.549     1.837    
    SLICE_X8Y89          FDPE (Hold_fdpe_C_D)         0.090     1.927    u_reset_sync_7_37mhz/s_rst_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.835    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X15Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.976 r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.170     2.147    u_reset_sync_7_37mhz/p_0_in[2]
    SLICE_X15Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X15Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X15Y84         FDPE (Hold_fdpe_C_D)         0.070     1.905    u_reset_sync_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.237%)  route 0.201ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.835    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X15Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.976 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.201     2.177    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X14Y84         FDPE (Hold_fdpe_C_D)         0.076     1.924    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.325%)  route 0.168ns (50.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.835    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.168     2.168    u_reset_sync_7_37mhz/p_0_in[11]
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X14Y84         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X14Y84         FDPE (Hold_fdpe_C_D)         0.076     1.911    u_reset_sync_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.573     1.837    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148     1.985 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.122    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.103     2.225 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.225    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.844     2.387    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.549     1.837    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.131     1.968    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.573     1.837    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.148     1.985 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.122    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X8Y88          LUT4 (Prop_lut4_I3_O)        0.099     2.221 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.221    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.844     2.387    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism             -0.549     1.837    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     1.958    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.835    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y84          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.976 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.170     2.147    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.045     2.192 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.192    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y84          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.092     1.927    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.816 }
Period(ns):         135.632
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.632     133.056    RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.632     133.477    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.632     134.383    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.632     77.728     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X15Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X14Y84     u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.816ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.124ns (8.383%)  route 1.355ns (91.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 30.981 - 25.000 ) 
    Source Clock Delay      (SCD):    6.787ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.712     6.331    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.787 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.355     8.142    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.266 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.266    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X0Y80          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.594    30.981    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y80          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism              0.232    31.213    
                         clock uncertainty           -0.160    31.052    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    31.081    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.081    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 22.816    

Slack (MET) :             22.957ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.124ns (9.267%)  route 1.214ns (90.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 30.981 - 25.000 ) 
    Source Clock Delay      (SCD):    6.787ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.712     6.331    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.787 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.214     8.001    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.124     8.125 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.125    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.594    30.981    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y79          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.213    
                         clock uncertainty           -0.160    31.052    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.029    31.081    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.081    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 22.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.606ns  (logic 0.045ns (7.425%)  route 0.561ns (92.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 102.409 - 100.000 ) 
    Source Clock Delay      (SCD):    2.000ns = ( 102.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.595   101.859    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141   102.000 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.561   102.561    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.045   102.606 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.606    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y79          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.866   102.409    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y79          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.130    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091   102.221    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.221    
                         arrival time                         102.606    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.807%)  route 0.616ns (93.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 102.410 - 100.000 ) 
    Source Clock Delay      (SCD):    2.000ns = ( 102.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.595   101.859    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141   102.000 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.616   102.616    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.045   102.661 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.661    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X0Y80          FDRE                                         f  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.867   102.410    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y80          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism             -0.278   102.131    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.091   102.222    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.222    
                         arrival time                         102.661    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.637ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@825.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.357ns  (logic 0.152ns (11.201%)  route 1.205ns (88.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 830.974 - 825.000 ) 
    Source Clock Delay      (SCD):    6.782ns = ( 806.782 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.708   806.326    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456   806.782 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.865   807.648    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y107         LUT4 (Prop_lut4_I0_O)        0.152   807.800 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.339   808.139    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y108         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    825.000   825.000 r  
    E3                                                0.000   825.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   825.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   826.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   827.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   827.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   829.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   829.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.588   830.974    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X0Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232   831.206    
                         clock uncertainty           -0.160   831.046    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)       -0.269   830.777    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                        830.777    
                         arrival time                        -808.139    
  -------------------------------------------------------------------
                         slack                                 22.637    

Slack (MET) :             23.503ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@825.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.791ns  (logic 0.124ns (15.677%)  route 0.667ns (84.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 830.974 - 825.000 ) 
    Source Clock Delay      (SCD):    6.782ns = ( 806.782 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.708   806.326    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456   806.782 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.667   807.449    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124   807.573 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   807.573    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    825.000   825.000 r  
    E3                                                0.000   825.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   825.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   826.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   827.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   827.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   829.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   829.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.588   830.974    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232   831.206    
                         clock uncertainty           -0.160   831.046    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.031   831.077    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                        831.077    
                         arrival time                        -807.573    
  -------------------------------------------------------------------
                         slack                                 23.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.045ns (16.304%)  route 0.231ns (83.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.597     1.861    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.231     2.233    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.278 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.278    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.870     2.413    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y107         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.134    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     2.226    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.456ns  (logic 0.044ns (9.650%)  route 0.412ns (90.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 802.413 - 800.000 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 802.003 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.597   801.861    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141   802.002 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.292   802.295    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y107         LUT4 (Prop_lut4_I0_O)        0.044   802.339 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.119   802.458    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y108         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.870   802.413    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X0Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.134    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.008   802.142    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.142    
                         arrival time                         802.458    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_40mhz_virt_in
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.490ns (30.732%)  route 1.105ns (69.268%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B8                                                0.000    15.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    15.490 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.105    16.596    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.825ns  (required time - arrival time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.472ns (30.323%)  route 1.085ns (69.677%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B9                                                0.000    15.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    15.472 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.085    16.557    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.019    26.382    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                  9.825    

Slack (MET) :             10.005ns  (required time - arrival time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.474ns (34.314%)  route 0.907ns (65.686%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C9                                                0.000    15.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    15.474 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           0.907    16.381    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599    26.863    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                 10.005    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.497ns (36.031%)  route 0.883ns (63.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A8                                                0.000    15.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    15.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.883    16.380    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.380    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.051ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.465ns (34.933%)  route 0.866ns (65.066%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C11                                               0.000    15.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    15.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.866    16.331    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.019    26.382    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -16.331    
  -------------------------------------------------------------------
                         slack                                 10.051    

Slack (MET) :             10.054ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.468ns (35.093%)  route 0.865ns (64.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C10                                               0.000    15.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    15.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.865    16.332    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    26.387    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.387    
                         arrival time                         -16.332    
  -------------------------------------------------------------------
                         slack                                 10.054    

Slack (MET) :             10.076ns  (required time - arrival time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.443ns (31.818%)  route 0.949ns (68.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 26.945 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    D9                                                0.000    15.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    15.443 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           0.949    16.392    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.680    26.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.945    
                         clock uncertainty           -0.463    26.482    
    SLICE_X0Y156         FDRE (Setup_fdre_C_D)       -0.014    26.468    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.468    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 10.076    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.487ns (38.393%)  route 0.781ns (61.607%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 26.863 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A10                                               0.000    15.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    15.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.781    16.268    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.599    26.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.863    
                         clock uncertainty           -0.463    26.401    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.011    26.390    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.390    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.480ns (38.585%)  route 0.764ns (61.415%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 26.857 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V10                                               0.000    15.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    15.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         0.480    15.480 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           0.764    16.244    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.593    26.857    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000    26.857    
                         clock uncertainty           -0.463    26.395    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)       -0.014    26.381    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                         -16.244    
  -------------------------------------------------------------------
                         slack                                 10.137    

Slack (MET) :             10.167ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.471ns (38.821%)  route 0.743ns (61.179%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 26.857 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V12                                               0.000    15.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         0.471    15.471 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.743    16.214    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.593    26.857    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000    26.857    
                         clock uncertainty           -0.463    26.395    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)       -0.014    26.381    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                         -16.214    
  -------------------------------------------------------------------
                         slack                                 10.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.766ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_copi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.445ns (52.604%)  route 1.302ns (47.396%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V12                                               0.000    10.000 r  eio_pmod_sf3_copi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_copi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         1.445    11.445 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.302    12.746    u_pmod_sf3_custom_driver/eio_copi_dq0_i
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.192     6.980    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.980    
                         arrival time                          12.746    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.813ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_cipo_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 1.453ns (51.956%)  route 1.344ns (48.044%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V10                                               0.000    10.000 r  eio_pmod_sf3_cipo_dq1 (INOUT)
                         net (fo=0)                   0.000    10.000    eio_pmod_sf3_cipo_dq1
    V10                  IBUF (Prop_ibuf_I_O)         1.453    11.453 r  eio_pmod_sf3_cipo_dq1_IBUF_inst/O
                         net (fo=1, routed)           1.344    12.797    u_pmod_sf3_custom_driver/eio_cipo_dq1_i
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.196     6.984    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                          12.797    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.910ns  (arrival time - required time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.417ns (46.055%)  route 1.659ns (53.945%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    D9                                                0.000    10.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           1.659    13.076    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y156         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.463     6.974    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.192     7.166    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.166    
                         arrival time                          13.076    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.914ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.460ns (50.275%)  route 1.444ns (49.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A10                                               0.000    10.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    11.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.444    12.904    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.199     6.990    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.990    
                         arrival time                          12.904    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             6.023ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.470ns (48.912%)  route 1.536ns (51.088%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A8                                                0.000    10.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    11.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.536    13.006    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.192     6.983    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          13.006    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.035ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.441ns (47.687%)  route 1.581ns (52.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C10                                               0.000    10.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    11.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.581    13.022    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.196     6.987    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.051ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.438ns (47.606%)  route 1.583ns (52.394%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C11                                               0.000    10.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    11.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.583    13.022    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.180     6.971    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                          13.022    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.117ns  (arrival time - required time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.447ns (46.693%)  route 1.652ns (53.307%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C9                                                0.000    10.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    11.447 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           1.652    13.100    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.192     6.983    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                          13.100    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.291ns  (arrival time - required time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.446ns (44.322%)  route 1.816ns (55.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B9                                                0.000    10.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    11.446 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           1.816    13.261    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.180     6.971    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                          13.261    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.306ns  (arrival time - required time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 1.464ns (44.446%)  route 1.829ns (55.554%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B8                                                0.000    10.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.829    13.293    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.710     6.328    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y148         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.463     6.791    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.196     6.987    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.987    
                         arrival time                          13.293    
  -------------------------------------------------------------------
                         slack                                  6.306    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  wiz_40mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack        6.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.967ns (50.278%)  route 3.923ns (49.722%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.634     6.253    u_led_pwm_driver/i_clk
    SLICE_X33Y84         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.923    10.631    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.142 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    14.142    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 3.986ns (54.048%)  route 3.389ns (45.952%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.623     6.242    u_led_pwm_driver/i_clk
    SLICE_X55Y90         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     6.698 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.389    10.086    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.616 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.616    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 4.039ns (55.911%)  route 3.185ns (44.089%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.627     6.246    u_led_pwm_driver/i_clk
    SLICE_X60Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     6.764 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.185     9.949    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.470 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.470    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 3.971ns (55.294%)  route 3.211ns (44.706%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.626     6.245    u_led_pwm_driver/i_clk
    SLICE_X55Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           3.211     9.912    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.427 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.427    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 3.991ns (58.038%)  route 2.885ns (41.962%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.610     6.228    u_led_pwm_driver/i_clk
    SLICE_X57Y106        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.456     6.684 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           2.885     9.570    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.104 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.104    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  7.933    

Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 4.064ns (60.492%)  route 2.654ns (39.508%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.708     6.326    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X6Y104         FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           2.654     9.499    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.045 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.045    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 4.172ns (62.454%)  route 2.508ns (37.546%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.714     6.333    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y81          FDRE                                         r  u_pmod_sf3_custom_driver/eio_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     6.752 r  u_pmod_sf3_custom_driver/eio_csn_o_reg/Q
                         net (fo=1, routed)           2.508     9.260    eo_pmod_sf3_csn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.753    13.013 r  eo_pmod_sf3_csn_OBUF_inst/O
                         net (fo=0)                   0.000    13.013    eo_pmod_sf3_csn
    U12                                                               r  eo_pmod_sf3_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 3.974ns (59.721%)  route 2.680ns (40.279%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.715     6.334    u_led_pwm_driver/i_clk
    SLICE_X75Y89         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89         FDRE (Prop_fdre_C_Q)         0.456     6.790 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           2.680     9.470    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.987 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.987    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 3.998ns (59.564%)  route 2.714ns (40.436%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.615     6.233    u_led_pwm_driver/i_clk
    SLICE_X63Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.456     6.689 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           2.714     9.404    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    12.946 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.946    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.946    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 3.971ns (59.390%)  route 2.716ns (40.610%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.634     6.253    u_led_pwm_driver/i_clk
    SLICE_X64Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           2.716     9.424    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    12.940 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.940    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  8.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.069ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.416ns (74.834%)  route 0.476ns (25.166%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.575     1.839    u_led_pwm_driver/i_clk
    SLICE_X9Y53          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.476     2.456    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.731 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.731    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.123ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 1.371ns (70.930%)  route 0.562ns (29.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.588     1.852    u_led_pwm_driver/i_clk
    SLICE_X77Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.562     2.555    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.785 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.386ns (71.269%)  route 0.559ns (28.731%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.593     1.857    u_led_pwm_driver/i_clk
    SLICE_X79Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141     1.998 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.559     2.557    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.802 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.802    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.185ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 1.381ns (69.509%)  route 0.606ns (30.491%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.597     1.861    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X0Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.606     2.608    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.848 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.848    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.196ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.359ns (67.824%)  route 0.644ns (32.176%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X75Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           0.644     2.641    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.858 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.202ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 1.374ns (68.721%)  route 0.625ns (31.279%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.602     1.866    u_led_pwm_driver/i_clk
    SLICE_X80Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.164     2.030 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.625     2.656    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.865 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.865    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 1.376ns (68.214%)  route 0.641ns (31.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.862    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X0Y106         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.641     2.645    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.880 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.880    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.225ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 1.418ns (71.622%)  route 0.562ns (28.378%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.642     1.907    u_led_pwm_driver/i_clk
    SLICE_X11Y48         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     2.048 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.562     2.610    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.887 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.887    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.288ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 1.378ns (65.972%)  route 0.711ns (34.028%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X75Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y97         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           0.711     2.714    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.237     3.950 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.950    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.307ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_copi_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.412ns (66.960%)  route 0.697ns (33.040%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.597     1.861    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y81          FDRE                                         r  u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_sf3_custom_driver/eio_copi_dq0_o_reg/Q
                         net (fo=1, routed)           0.697     2.699    eio_pmod_sf3_copi_dq0_IOBUF_inst/I
    V12                  OBUFT (Prop_obuft_I_O)       1.271     3.970 r  eio_pmod_sf3_copi_dq0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.970    eio_pmod_sf3_copi_dq0
    V12                                                               r  eio_pmod_sf3_copi_dq0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  3.307    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack      106.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.003ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            135.632ns  (wiz_7_373mhz_virt_in rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 3.979ns (47.567%)  route 4.385ns (52.433%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.632 - 135.632 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.638     6.257    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y83          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.456     6.713 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           4.385    11.098    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.621 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.621    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                    135.632   135.632 r  
                         ideal clock network latency
                                                      0.000   135.632    
                         clock pessimism              0.000   135.632    
                         clock uncertainty           -0.508   135.124    
                         output delay               -14.500   120.624    
  -------------------------------------------------------------------
                         required time                        120.624    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                106.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_in rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.364ns (46.570%)  route 1.565ns (53.430%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.570     1.834    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y83          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.975 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.565     3.541    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.764 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.764    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.508     0.508    
                         output delay                 2.400     2.908    
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           4.764    
  -------------------------------------------------------------------
                         slack                                  1.856    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       14.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.190ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 0.456ns (5.566%)  route 7.737ns (94.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 30.935 - 25.000 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.638     6.257    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X37Y90         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDPE (Prop_fdpe_C_Q)         0.456     6.713 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         7.737    14.450    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y42         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.549    30.935    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y42         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232    31.167    
                         clock uncertainty           -0.160    31.007    
    RAMB18_X0Y42         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    28.639    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.639    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                 14.190    

Slack (MET) :             18.446ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.456ns (11.321%)  route 3.572ns (88.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 30.948 - 25.000 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.638     6.257    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X37Y90         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDPE (Prop_fdpe_C_Q)         0.456     6.713 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         3.572    10.285    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.562    30.948    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.259    
                         clock uncertainty           -0.160    31.099    
    RAMB18_X0Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.731    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.731    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                 18.446    

Slack (MET) :             19.509ns  (required time - arrival time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.456ns (15.406%)  route 2.504ns (84.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 30.943 - 25.000 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.638     6.257    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X37Y90         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDPE (Prop_fdpe_C_Q)         0.456     6.713 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         2.504     9.217    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        1.557    30.943    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.254    
                         clock uncertainty           -0.160    31.094    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.726    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.726    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                 19.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.141ns (10.797%)  route 1.165ns (89.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.569     1.833    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X37Y90         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.974 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         1.165     3.139    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.881     2.424    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             2.278ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.141ns (7.953%)  route 1.632ns (92.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.569     1.833    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X37Y90         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.974 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         1.632     3.606    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.886     2.429    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.328    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             3.962ns  (arrival time - required time)
  Source:                 u_reset_sync_40mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.141ns (3.825%)  route 3.545ns (96.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.569     1.833    u_reset_sync_40mhz/i_clk_mhz
    SLICE_X37Y90         FDPE                                         r  u_reset_sync_40mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.974 f  u_reset_sync_40mhz/s_rst_shift_reg[13]/Q
                         net (fo=957, routed)         3.545     5.519    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y42         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1705, routed)        0.882     2.425    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y42         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.147    
    RAMB18_X0Y42         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.558    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           5.519    
  -------------------------------------------------------------------
                         slack                                  3.962    





