{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 11:11:24 2018 " "Info: Processing started: Wed Oct 24 11:11:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light_01 -c traffic_light_01 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light_01 -c traffic_light_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-divider " "Info: Found design unit 1: clock_divider-divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Info: Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_01.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic_light_01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_01 " "Info: Found entity 1: traffic_light_01" {  } { { "traffic_light_01.bdf" "" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ct_mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct_mod5-a " "Info: Found design unit 1: ct_mod5-a" {  } { { "ct_mod5.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/ct_mod5.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ct_mod5 " "Info: Found entity 1: ct_mod5" {  } { { "ct_mod5.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/ct_mod5.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-a " "Info: Found design unit 1: traffic-a" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Info: Found entity 1: traffic" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traf_vis.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file traf_vis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traf_vis-a " "Info: Found design unit 1: traf_vis-a" {  } { { "traf_vis.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traf_vis.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 traf_vis " "Info: Found entity 1: traf_vis" {  } { { "traf_vis.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traf_vis.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_01 " "Info: Elaborating entity \"traffic_light_01\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst " "Info: Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst\"" {  } { { "traffic_light_01.bdf" "inst" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 120 184 304 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clock_divider.vhd(24) " "Warning (10492): VHDL Process Statement warning at clock_divider.vhd(24): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/clock_divider.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod5 ct_mod5:inst1 " "Info: Elaborating entity \"ct_mod5\" for hierarchy \"ct_mod5:inst1\"" {  } { { "traffic_light_01.bdf" "inst1" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 304 184 296 400 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_inv0.vhd 2 1 " "Warning: Using design file lpm_inv0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_inv0-SYN " "Info: Found design unit 1: lpm_inv0-SYN" {  } { { "lpm_inv0.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/lpm_inv0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Info: Found entity 1: lpm_inv0" {  } { { "lpm_inv0.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/lpm_inv0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv0 lpm_inv0:inst8 " "Info: Elaborating entity \"lpm_inv0\" for hierarchy \"lpm_inv0:inst8\"" {  } { { "traffic_light_01.bdf" "inst8" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 88 552 632 128 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv lpm_inv0:inst8\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"lpm_inv0:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.vhd" "lpm_inv_component" { Text "C:/Users/5E406/Desktop/traffic_light_01/lpm_inv0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_inv0:inst8\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"lpm_inv0:inst8\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/lpm_inv0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_inv0:inst8\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"lpm_inv0:inst8\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Info: Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_inv0.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/lpm_inv0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic traffic:inst5 " "Info: Elaborating entity \"traffic\" for hierarchy \"traffic:inst5\"" {  } { { "traffic_light_01.bdf" "inst5" { Schematic "C:/Users/5E406/Desktop/traffic_light_01/traffic_light_01.bdf" { { 168 432 528 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset traffic.vhd(27) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(54) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(54): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(55) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(55): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(56) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(56): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(57) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(57): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(58) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(58): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(59) " "Warning (10492): VHDL Process Statement warning at traffic.vhd(59): signal \"lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "traffic.vhd" "" { Text "C:/Users/5E406/Desktop/traffic_light_01/traffic.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 11:11:27 2018 " "Info: Processing ended: Wed Oct 24 11:11:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
