{
  "creator": "Yosys 0.50 (git sha1 b5170e139, g++ 12.2.1 -fPIC -O3)",
  "modules": {
    "Mem_read_allow_1_write_allow_0": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "myProject/Tile/E_Mem_bot/Mem.v:1.1-39.10"
      },
      "parameter_default_values": {
        "IDX_SIZE": "00000000000000000000000000000100",
        "SIZE": "00000000000000000000000000010000",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "addr0": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "write_data": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "write_en": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "read_data": {
          "direction": "output",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
        },
        "read_allow": {
          "direction": "input",
          "bits": [ "1" ]
        },
        "write_allow": {
          "direction": "input",
          "bits": [ "0" ]
        }
      },
      "cells": {
        "mem": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000100",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010000",
            "WIDTH": "00000000000000000000000000100000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 2, 3, 4, 5 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ "x", "x", "x", "x" ],
            "WR_CLK": [ 67 ],
            "WR_DATA": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "WR_EN": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        }
      },
      "netnames": {
        "addr0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "USER_CLK": "00000000000000000000000000000001"
          }
        },
        "read_allow": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "READ_ALLOW"
          }
        },
        "read_data": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "write_allow": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "WRITE_ALLOW"
          }
        },
        "write_data": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
          }
        },
        "write_en": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
          }
        }
      }
    }
  }
}
