<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_banked.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_banked.v</a>
defines: 
time_elapsed: 0.482s
ram usage: 13784 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_banked.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_banked.v</a>
module bsg_mem_1rw_sync_banked (
	clk_i,
	reset_i,
	v_i,
	w_i,
	addr_i,
	data_i,
	data_o
);
	parameter _sv2v_width_width_p = 24;
	parameter [_sv2v_width_width_p - 1:0] width_p = &#34;inv&#34;;
	parameter _sv2v_width_els_p = 24;
	parameter [_sv2v_width_els_p - 1:0] els_p = &#34;inv&#34;;
	parameter latch_last_read_p = 0;
	parameter num_width_bank_p = 1;
	parameter num_depth_bank_p = 1;
	parameter addr_width_lp = (els_p == 1 ? 1 : $clog2(els_p));
	parameter bank_depth_lp = els_p / num_depth_bank_p;
	parameter bank_addr_width_lp = (bank_depth_lp == 1 ? 1 : $clog2(bank_depth_lp));
	parameter depth_bank_idx_width_lp = (num_depth_bank_p == 1 ? 1 : $clog2(num_depth_bank_p));
	parameter bank_width_lp = width_p / num_width_bank_p;
	input clk_i;
	input reset_i;
	input v_i;
	input w_i;
	input [addr_width_lp - 1:0] addr_i;
	input [width_p - 1:0] data_i;
	output wire [width_p - 1:0] data_o;
	generate
		if (num_depth_bank_p == 1) begin : db1
			genvar i;
			for (i = 0; i &lt; num_width_bank_p; i = i + 1) begin : wb
				bsg_mem_1rw_sync #(
					.width_p(bank_width_lp),
					.els_p(bank_depth_lp),
					.latch_last_read_p(latch_last_read_p)
				) bank(
					.clk_i(clk_i),
					.reset_i(reset_i),
					.v_i(v_i),
					.w_i(w_i),
					.addr_i(addr_i),
					.data_i(data_i[bank_width_lp * i+:bank_width_lp]),
					.data_o(data_o[bank_width_lp * i+:bank_width_lp])
				);
			end
		end
		else begin : dbn
			wire [num_depth_bank_p - 1:0] bank_v_li;
			wire [(num_depth_bank_p * width_p) - 1:0] bank_data_lo;
			wire [depth_bank_idx_width_lp - 1:0] depth_bank_idx_li = addr_i[0+:depth_bank_idx_width_lp];
			wire [bank_addr_width_lp - 1:0] bank_addr_li = addr_i[depth_bank_idx_width_lp+:bank_addr_width_lp];
			bsg_decode_with_v #(.num_out_p(num_depth_bank_p)) demux_v(
				.i(depth_bank_idx_li),
				.v_i(v_i),
				.o(bank_v_li)
			);
			genvar i;
			for (i = 0; i &lt; num_width_bank_p; i = i + 1) begin : wb
				genvar j;
				for (j = 0; j &lt; num_depth_bank_p; j = j + 1) begin : db
					bsg_mem_1rw_sync #(
						.width_p(bank_width_lp),
						.els_p(bank_depth_lp),
						.latch_last_read_p(latch_last_read_p)
					) bank(
						.clk_i(clk_i),
						.reset_i(reset_i),
						.v_i(bank_v_li[j]),
						.w_i(w_i),
						.addr_i(bank_addr_li),
						.data_i(data_i[i * bank_width_lp+:bank_width_lp]),
						.data_o(bank_data_lo[(j * width_p) + (i * bank_width_lp)+:bank_width_lp])
					);
				end
			end
			wire [depth_bank_idx_width_lp - 1:0] depth_bank_idx_r;
			bsg_dff_en #(.width_p(depth_bank_idx_width_lp)) depth_bank_idx_dff(
				.clk_i(clk_i),
				.en_i(v_i &amp; ~w_i),
				.data_i(depth_bank_idx_li),
				.data_o(depth_bank_idx_r)
			);
			bsg_mux #(
				.els_p(num_depth_bank_p),
				.width_p(width_p)
			) data_out_mux(
				.data_i(bank_data_lo),
				.sel_i(depth_bank_idx_r),
				.data_o(data_o)
			);
		end
	endgenerate
endmodule

</pre>
</body>