\contentsline {section}{\numberline {1}Introducci\IeC {\'o}n}{2}{section.1}% 
\contentsline {section}{\numberline {2}Descarga e instalaci\IeC {\'o}n}{2}{section.2}% 
\contentsline {section}{\numberline {3}Creaci\IeC {\'o}n de un proyecto}{2}{section.3}% 
\contentsline {subsection}{\numberline {3.1}M\IeC {\'o}dulos de Verilog}{3}{subsection.3.1}% 
\contentsline {subsection}{\numberline {3.2}Constraints}{4}{subsection.3.2}% 
\contentsline {section}{\numberline {4}Simulaci\IeC {\'o}n}{4}{section.4}% 
\contentsline {section}{\numberline {5}Asignaci\IeC {\'o}n de pins}{4}{section.5}% 
\contentsline {section}{\numberline {6}Esquema de la FPGA}{5}{section.6}% 
\contentsline {section}{\numberline {7}Compilaci\IeC {\'o}n,s\IeC {\'\i }ntesis y programador}{5}{section.7}% 
