Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date             : Mon May 06 10:25:31 2019
| Host             : TELOPS258-7 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_160_power.rpt
| Design           : fir_251_output_top_160
| Device           : xc7k160tfbg676-1
| Design State     : Routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.647 |
| Dynamic (W)              | 2.502 |
| Device Static (W)        | 0.145 |
| Total Off-Chip Power (W) | 0.289 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 95.0  |
| Junction Temperature (C) | 30.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.183 |       57 |       --- |             --- |
| Slice Logic              |     0.046 |    75422 |       --- |             --- |
|   LUT as Logic           |     0.037 |    25966 |    101400 |           25.60 |
|   CARRY4                 |     0.004 |     1527 |     25350 |            6.02 |
|   Register               |     0.003 |    34914 |    202800 |           17.21 |
|   LUT as Distributed RAM |     0.002 |     1748 |     35000 |            4.99 |
|   LUT as Shift Register  |    <0.001 |     1254 |     35000 |            3.58 |
|   F7/F8 Muxes            |    <0.001 |      491 |    101400 |            0.48 |
|   Others                 |     0.000 |     2460 |       --- |             --- |
| Signals                  |     0.070 |    58067 |       --- |             --- |
| Block RAM                |     0.063 |      203 |       325 |           62.46 |
| MMCM                     |     0.118 |        3 |         8 |           37.50 |
| PLL                      |     0.090 |        1 |         8 |           12.50 |
| DSPs                     |     0.003 |       21 |       600 |            3.50 |
| I/O                      |     0.403 |      310 |       400 |           77.50 |
| GTX                      |     1.161 |        5 |         8 |           62.50 |
| PHASER                   |     0.170 |        2 |       --- |             --- |
|   PHASER_OUT             |     0.071 |        5 |       --- |             --- |
|   PHASER_REF             |     0.047 |        2 |       --- |             --- |
|   PHY_CONTROL            |     0.021 |        2 |       --- |             --- |
|   PHASER_IN              |     0.021 |        2 |       --- |             --- |
|   OUT_FIFO               |     0.007 |        5 |       --- |             --- |
|   IN_FIFO                |     0.002 |        2 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     2.647 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.543 |       0.492 |      0.051 |
| Vccaux    |       1.800 |     0.398 |       0.380 |      0.019 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.341 |       0.340 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |
| MGTAVcc   |       1.000 |     0.625 |       0.620 |      0.005 |
| MGTAVtt   |       1.200 |     0.382 |       0.377 |      0.005 |
| MGTVccaux |       1.800 |     0.009 |       0.009 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                            | Domain                                                                                                                                                                                                                                           | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| AURORA_CLK_P2                                                                                                                                                                                                                                    | AURORA_CLK_P2                                                                                                                                                                                                                                    |             8.0 |
| AURORA_CLK_P2_IBUF                                                                                                                                                                                                                               | AURORA_CLK_P2_IBUF                                                                                                                                                                                                                               |             8.0 |
| SDI_CLK_P                                                                                                                                                                                                                                        | SDI_CLK_P                                                                                                                                                                                                                                        |             6.7 |
| SDI_CLK_P_IBUF                                                                                                                                                                                                                                   | SDI_CLK_P_IBUF                                                                                                                                                                                                                                   |             6.7 |
| SYS_CLK_P2                                                                                                                                                                                                                                       | SYS_CLK_P2                                                                                                                                                                                                                                       |             5.0 |
| U1/CLINK/clink_mmcm/U0/clk_out1                                                                                                                                                                                                                  | U1/CLINK/clink_mmcm/U0/clk_out1                                                                                                                                                                                                                  |            11.8 |
| U1/CLINK/clink_mmcm/U0/clk_out1_clink_clk_wiz                                                                                                                                                                                                    | U1/CLINK/clink_mmcm/U0/clk_out1_clink_clk_wiz                                                                                                                                                                                                    |            11.8 |
| U1/CLINK/clink_mmcm/U0/clk_out2                                                                                                                                                                                                                  | U1/CLINK/clink_mmcm/U0/clk_out2                                                                                                                                                                                                                  |             1.7 |
| U1/CLINK/clink_mmcm/U0/clk_out2_clink_clk_wiz                                                                                                                                                                                                    | U1/CLINK/clink_mmcm/U0/clk_out2_clink_clk_wiz                                                                                                                                                                                                    |             1.7 |
| U1/CLINK/clink_mmcm/U0/clkfbout_buf_clink_clk_wiz                                                                                                                                                                                                | U1/CLINK/clink_mmcm/U0/clkfbout_buf_clink_clk_wiz                                                                                                                                                                                                |            11.8 |
| U1/CLINK/clink_mmcm/U0/clkfbout_clink_clk_wiz                                                                                                                                                                                                    | U1/CLINK/clink_mmcm/U0/clkfbout_clink_clk_wiz                                                                                                                                                                                                    |            11.8 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_ibufg                                                                                                                                     | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_ibufg                                                                                                                                     |             5.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                                                                                                                                          | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                                                                                                                                          |            10.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                   | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                   |            10.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                 |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                  | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                  |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                                                                                                                                    | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                                                                                                                                    |            10.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                |            10.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                |             5.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                  | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                  |            40.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref                                                                                                                  | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref                                                                                                                  |             5.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      |             5.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      |             5.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv      |             5.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv      |             5.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk         | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk         |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv      | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv      |            10.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk         | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk         |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv      | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv      |            10.0 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk         | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk         |             2.5 |
| U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv      | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv      |            10.0 |
| U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                                                                                                                                                               | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                                                                                                                                                               |            33.3 |
| U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                         | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                         |            33.3 |
| U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I                                                                                                                                                                                    | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I                                                                                                                                                                                    |            33.3 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKFBOUT                                                                                                                                                                                                | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKFBOUT                                                                                                                                                                                                |            20.0 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT0                                                                                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT0                                                                                                                                                                                                 |            20.0 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT1                                                                                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT1                                                                                                                                                                                                 |            11.8 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT2                                                                                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT2                                                                                                                                                                                                 |            11.8 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT3                                                                                                                                                                                                 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT3                                                                                                                                                                                                 |             5.9 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                                                                                                                                                                | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                                                                                                                                                                |            20.0 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                                                                                                                                                                | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                                                                                                                                                                |            11.8 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3                                                                                                                                                                                                | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3                                                                                                                                                                                                |            11.8 |
| U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                                                                                                                                                                | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                                                                                                                                                                |             5.9 |
| U1/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/TX_OUT_CLK                                                                                                                                                                   | U1/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/TX_OUT_CLK                                                                                                                                                                   |            10.0 |
| U1/MGT/MGTS/DATA_CLOCK/O1                                                                                                                                                                                                                        | U1/MGT/MGTS/DATA_CLOCK/O1                                                                                                                                                                                                                        |            10.0 |
| U1/SDI/O                                                                                                                                                                                                                                         | U1/SDI/O                                                                                                                                                                                                                                         |            13.5 |
| U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_RXOUTCLK_OUT                                                                                                                                                                                          | U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_RXOUTCLK_OUT                                                                                                                                                                                          |            13.5 |
| U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_TXOUTCLK_OUT                                                                                                                                                                                          | U1/SDI/SDI_GTX/gt0_k7gtx_sdi_wrapper_i/GT0_TXOUTCLK_OUT                                                                                                                                                                                          |            13.5 |
| U1/SDI/n_55_U16                                                                                                                                                                                                                                  | U1/SDI/n_55_U16                                                                                                                                                                                                                                  |            13.5 |
| U1/SDI/n_55_U4                                                                                                                                                                                                                                   | U1/SDI/n_55_U4                                                                                                                                                                                                                                   |            13.5 |
| xlnx_opt__84                                                                                                                                                                                                                                     | xlnx_opt__84                                                                                                                                                                                                                                     |            30.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                         | Power (W) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| fir_251_output_top_160                                                                                                                                                                                       |     2.502 |
|   U1                                                                                                                                                                                                         |     2.412 |
|     CLINK                                                                                                                                                                                                    |     0.131 |
|       CH0                                                                                                                                                                                                    |     0.002 |
|         U0                                                                                                                                                                                                   |     0.002 |
|       CH1                                                                                                                                                                                                    |     0.002 |
|         U0                                                                                                                                                                                                   |     0.002 |
|       CH2                                                                                                                                                                                                    |     0.002 |
|         U0                                                                                                                                                                                                   |     0.002 |
|       CTRL                                                                                                                                                                                                   |    <0.001 |
|         U0A                                                                                                                                                                                                  |    <0.001 |
|         stretch_freset                                                                                                                                                                                       |    <0.001 |
|       LB_ASYNC_FIFO                                                                                                                                                                                          |     0.002 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                                                                                                                                                              |     0.002 |
|           U0                                                                                                                                                                                                 |     0.002 |
|             inst_fifo_gen                                                                                                                                                                                    |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.002 |
|                 grf.rf                                                                                                                                                                                       |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                 |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     gras.rsts                                                                                                                                                                                |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwas.wsts                                                                                                                                                                                |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |     0.002 |
|                       inst_blk_mem_gen                                                                                                                                                                       |     0.002 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |     0.002 |
|                           valid.cstr                                                                                                                                                                         |     0.002 |
|                             ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                 |     0.001 |
|                               prim_noinit.ram                                                                                                                                                                |     0.001 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|       LB_FIFO                                                                                                                                                                                                |     0.002 |
|         sgen_d1024_packet.t_axi4_stream64_sfifo_d1024_packet_inst                                                                                                                                            |     0.002 |
|           U0                                                                                                                                                                                                 |     0.002 |
|             inst_fifo_gen                                                                                                                                                                                    |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.002 |
|                 grf.rf                                                                                                                                                                                       |     0.002 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     grss.rsts                                                                                                                                                                                |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                       c2                                                                                                                                                                                     |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwss.wsts                                                                                                                                                                                |    <0.001 |
|                       c0                                                                                                                                                                                     |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                       gaf.c2                                                                                                                                                                                 |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                                                 |     0.001 |
|                       inst_blk_mem_gen                                                                                                                                                                       |     0.001 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |     0.001 |
|                           valid.cstr                                                                                                                                                                         |     0.001 |
|                             ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                             ramloop[2].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|       LineFrame                                                                                                                                                                                              |    <0.001 |
|         configvalid_sync                                                                                                                                                                                     |    <0.001 |
|         sreset_0                                                                                                                                                                                             |    <0.001 |
|       PHY                                                                                                                                                                                                    |     0.001 |
|         sync_SOFTRESET                                                                                                                                                                                       |    <0.001 |
|         sync_cfg_valid                                                                                                                                                                                       |    <0.001 |
|       clink_mmcm                                                                                                                                                                                             |     0.119 |
|         U0                                                                                                                                                                                                   |     0.119 |
|     GIGE_FB                                                                                                                                                                                                  |     0.019 |
|       CTRL                                                                                                                                                                                                   |    <0.001 |
|       DM                                                                                                                                                                                                     |     0.017 |
|         fb_datamover                                                                                                                                                                                         |     0.017 |
|           U0                                                                                                                                                                                                 |     0.017 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                |     0.005 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                               |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                    |     0.003 |
|                 I_DATA_FIFO                                                                                                                                                                                  |     0.003 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.003 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.003 |
|                       inst_fifo_gen                                                                                                                                                                          |     0.003 |
|                         gconvfifo.rf                                                                                                                                                                         |     0.003 |
|                           grf.rf                                                                                                                                                                             |     0.003 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                               grss.gdc.dc                                                                                                                                                                    |    <0.001 |
|                                 dc                                                                                                                                                                           |    <0.001 |
|                               grss.rsts                                                                                                                                                                      |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                                 c2                                                                                                                                                                           |    <0.001 |
|                               rpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                               gwss.wsts                                                                                                                                                                      |    <0.001 |
|                                 c0                                                                                                                                                                           |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                               wpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                            |     0.003 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.003 |
|                                 inst_blk_mem_gen                                                                                                                                                             |     0.003 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.003 |
|                                     valid.cstr                                                                                                                                                               |     0.003 |
|                                       ramloop[0].ram.r                                                                                                                                                       |     0.003 |
|                                         prim_noinit.ram                                                                                                                                                      |     0.003 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                   |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_MSTR_PCC                                                                                                                                                                                     |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|               I_RESET                                                                                                                                                                                        |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                |     0.011 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                          |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                                                                                                                 |     0.006 |
|                 I_DATA_FIFO                                                                                                                                                                                  |     0.006 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.006 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.006 |
|                       inst_fifo_gen                                                                                                                                                                          |     0.006 |
|                         gconvfifo.rf                                                                                                                                                                         |     0.006 |
|                           grf.rf                                                                                                                                                                             |     0.006 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                               grss.rsts                                                                                                                                                                      |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                                 c2                                                                                                                                                                           |    <0.001 |
|                               rpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                               gwss.wsts                                                                                                                                                                      |    <0.001 |
|                                 c0                                                                                                                                                                           |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                               wpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                            |     0.006 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.006 |
|                                 inst_blk_mem_gen                                                                                                                                                             |     0.006 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.006 |
|                                     valid.cstr                                                                                                                                                               |     0.006 |
|                                       ramloop[0].ram.r                                                                                                                                                       |     0.003 |
|                                         prim_noinit.ram                                                                                                                                                      |     0.003 |
|                                       ramloop[1].ram.r                                                                                                                                                       |     0.003 |
|                                         prim_noinit.ram                                                                                                                                                      |     0.003 |
|                 I_WR_LEN_FIFO                                                                                                                                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                             |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                                                                                     |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                         |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                           |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                                                                                                                           |    <0.001 |
|                   LOWER_DATAWIDTH.I_TSTRB_FIFO                                                                                                                                                               |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                 |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                       |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                              |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                         |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                                                                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                   |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_RESET                                                                                                                                                                                        |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                                                                                                           |     0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|       DM_IN_FIFO                                                                                                                                                                                             |     0.001 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                                                                                                                                                            |     0.001 |
|           U0                                                                                                                                                                                                 |     0.001 |
|             inst_fifo_gen                                                                                                                                                                                    |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.001 |
|                 grf.rf                                                                                                                                                                                       |     0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     grss.rsts                                                                                                                                                                                |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwss.wsts                                                                                                                                                                                |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |    <0.001 |
|                       inst_blk_mem_gen                                                                                                                                                                       |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |    <0.001 |
|                           valid.cstr                                                                                                                                                                         |    <0.001 |
|                             ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|       FSM                                                                                                                                                                                                    |    <0.001 |
|         dataout_waterlevel_sync                                                                                                                                                                              |    <0.001 |
|         fb_configvalid_sync                                                                                                                                                                                  |    <0.001 |
|       SOF                                                                                                                                                                                                    |    <0.001 |
|     MB                                                                                                                                                                                                       |     0.908 |
|       core_wrapper_i                                                                                                                                                                                         |     0.908 |
|         core_i                                                                                                                                                                                               |     0.906 |
|           FB_MEMORY                                                                                                                                                                                          |     0.777 |
|             axi_interconnect_0                                                                                                                                                                               |     0.054 |
|               m00_couplers/m00_data_fifo                                                                                                                                                                     |     0.008 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|               s00_couplers/auto_cc                                                                                                                                                                           |     0.003 |
|                 inst                                                                                                                                                                                         |     0.003 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                  |    <0.001 |
|               s00_couplers/auto_us                                                                                                                                                                           |     0.002 |
|                 inst                                                                                                                                                                                         |     0.002 |
|               s00_couplers/s00_data_fifo                                                                                                                                                                     |     0.002 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                    |    <0.001 |
|               s01_couplers/auto_cc                                                                                                                                                                           |     0.004 |
|                 inst                                                                                                                                                                                         |     0.004 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_132_137                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_144_144                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2                                    |    <0.001 |
|               s01_couplers/s01_data_fifo                                                                                                                                                                     |     0.004 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|               s02_couplers/auto_cc                                                                                                                                                                           |     0.003 |
|                 inst                                                                                                                                                                                         |     0.003 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                     |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                  |    <0.001 |
|               s02_couplers/auto_us                                                                                                                                                                           |     0.002 |
|                 inst                                                                                                                                                                                         |     0.002 |
|               s02_couplers/s02_data_fifo                                                                                                                                                                     |     0.002 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                    |    <0.001 |
|               s03_couplers/auto_cc                                                                                                                                                                           |     0.004 |
|                 inst                                                                                                                                                                                         |     0.004 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_61                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                    |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_107                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_120_125                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_126_131                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_132_137                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_144_144                                |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                   |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_72_77                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_78_83                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_90_95                                  |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_96_101                                 |    <0.001 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2                                    |    <0.001 |
|               s03_couplers/s03_data_fifo                                                                                                                                                                     |     0.004 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|               s04_couplers/auto_pc                                                                                                                                                                           |     0.000 |
|               s04_couplers/auto_us                                                                                                                                                                           |     0.004 |
|                 inst                                                                                                                                                                                         |     0.004 |
|               s04_couplers/s04_data_fifo                                                                                                                                                                     |     0.005 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                       |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                   |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5                                                      |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_102_107                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_108_113                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_114_119                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_120_125                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_126_131                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_132_137                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_138_143                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_144_145                                                  |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_65                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_66_71                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11                                                     |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_84_89                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_90_95                                                    |    <0.001 |
|                 inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101                                                   |    <0.001 |
|               xbar                                                                                                                                                                                           |     0.004 |
|             mig_7series_0                                                                                                                                                                                    |     0.723 |
|               u_core_mig_7series_0_0_mig                                                                                                                                                                     |     0.723 |
|                 temp_mon_enabled.u_tempmon                                                                                                                                                                   |    <0.001 |
|                 u_ddr3_clk_ibuf                                                                                                                                                                              |     0.007 |
|                 u_ddr3_infrastructure                                                                                                                                                                        |     0.186 |
|                 u_iodelay_ctrl                                                                                                                                                                               |     0.003 |
|                 u_memc_ui_top_axi                                                                                                                                                                            |     0.527 |
|                   mem_intfc0                                                                                                                                                                                 |     0.515 |
|                     ddr_phy_top0                                                                                                                                                                             |     0.506 |
|                       u_ddr_calib_top                                                                                                                                                                        |     0.028 |
|                         ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                                                                                          |     0.002 |
|                         ddr_phy_tempmon_0                                                                                                                                                                    |    <0.001 |
|                         dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                                                                                          |     0.001 |
|                         mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                                                                                            |    <0.001 |
|                         mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                                                                                        |     0.002 |
|                         oclk_calib.u_ddr_phy_oclkdelay_cal                                                                                                                                                   |     0.002 |
|                         u_ddr_phy_init                                                                                                                                                                       |     0.011 |
|                         u_ddr_phy_rdlvl                                                                                                                                                                      |     0.005 |
|                         u_ddr_phy_wrcal                                                                                                                                                                      |     0.002 |
|                         u_ddr_prbs_gen                                                                                                                                                                       |    <0.001 |
|                       u_ddr_mc_phy_wrapper                                                                                                                                                                   |     0.478 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                                                                                          |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                                                                                          |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                                                                                          |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                                                                                          |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                                                                                          |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                                                                                          |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                                                                                           |     0.009 |
|                         gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                                                                                           |     0.016 |
|                           IBUFDS                                                                                                                                                                             |     0.014 |
|                           OBUFTDS                                                                                                                                                                            |     0.002 |
|                         gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                                                                                           |     0.015 |
|                           IBUFDS                                                                                                                                                                             |     0.014 |
|                           OBUFTDS                                                                                                                                                                            |     0.001 |
|                         u_ddr_mc_phy                                                                                                                                                                         |     0.250 |
|                           ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                                                                                  |     0.091 |
|                             ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                  |     0.056 |
|                               ddr_byte_group_io                                                                                                                                                              |     0.031 |
|                               dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                                                                  |    <0.001 |
|                                 mem_reg_0_3_0_5                                                                                                                                                              |    <0.001 |
|                                 mem_reg_0_3_12_17                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_18_23                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_24_29                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_30_35                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_36_41                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_42_47                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_48_53                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_54_59                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_60_65                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_6_11                                                                                                                                                             |    <0.001 |
|                                 mem_reg_0_3_72_77                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_78_79                                                                                                                                                            |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |     0.001 |
|                                 mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                                 mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_18_23                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_24_29                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_78_79                                                                                                                                                           |    <0.001 |
|                           ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                                                                                  |     0.159 |
|                             ddr_byte_lane_A.ddr_byte_lane_A                                                                                                                                                  |     0.056 |
|                               ddr_byte_group_io                                                                                                                                                              |     0.031 |
|                               dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                                                                                  |    <0.001 |
|                                 mem_reg_0_3_0_5                                                                                                                                                              |    <0.001 |
|                                 mem_reg_0_3_12_17                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_18_23                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_24_29                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_30_35                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_36_41                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_42_47                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_48_53                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_54_59                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_60_65                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_3_6_11                                                                                                                                                             |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |     0.001 |
|                                 mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                                 mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_18_23                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_24_29                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_78_79                                                                                                                                                           |    <0.001 |
|                             ddr_byte_lane_B.ddr_byte_lane_B                                                                                                                                                  |     0.020 |
|                               ddr_byte_group_io                                                                                                                                                              |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |     0.001 |
|                                 mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                                 mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_18_23                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_24_29                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                             ddr_byte_lane_C.ddr_byte_lane_C                                                                                                                                                  |     0.029 |
|                               ddr_byte_group_io                                                                                                                                                              |    <0.001 |
|                               ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                                                                                      |     0.008 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |    <0.001 |
|                                 mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                                 mem_reg_0_15_12_17                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_60_65                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_66_71                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                                 mem_reg_0_15_72_77                                                                                                                                                           |    <0.001 |
|                             ddr_byte_lane_D.ddr_byte_lane_D                                                                                                                                                  |     0.020 |
|                               ddr_byte_group_io                                                                                                                                                              |    <0.001 |
|                               of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                                                                              |    <0.001 |
|                                 mem_reg_0_15_0_5                                                                                                                                                             |    <0.001 |
|                                 mem_reg_0_15_30_35                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_36_41                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_42_47                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_48_53                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_54_59                                                                                                                                                           |    <0.001 |
|                                 mem_reg_0_15_6_11                                                                                                                                                            |    <0.001 |
|                     mc0                                                                                                                                                                                      |     0.009 |
|                       bank_mach0                                                                                                                                                                             |     0.006 |
|                         arb_mux0                                                                                                                                                                             |     0.001 |
|                           arb_row_col0                                                                                                                                                                       |     0.001 |
|                             col_arb0                                                                                                                                                                         |    <0.001 |
|                             pre_4_1_1T_arb.pre_arb0                                                                                                                                                          |    <0.001 |
|                             row_arb0                                                                                                                                                                         |    <0.001 |
|                           arb_select0                                                                                                                                                                        |    <0.001 |
|                         bank_cntrl[0].bank0                                                                                                                                                                  |     0.001 |
|                           bank_compare0                                                                                                                                                                      |    <0.001 |
|                           bank_queue0                                                                                                                                                                        |    <0.001 |
|                           bank_state0                                                                                                                                                                        |    <0.001 |
|                         bank_cntrl[1].bank0                                                                                                                                                                  |     0.001 |
|                           bank_compare0                                                                                                                                                                      |    <0.001 |
|                           bank_queue0                                                                                                                                                                        |    <0.001 |
|                           bank_state0                                                                                                                                                                        |    <0.001 |
|                         bank_cntrl[2].bank0                                                                                                                                                                  |     0.001 |
|                           bank_compare0                                                                                                                                                                      |    <0.001 |
|                           bank_queue0                                                                                                                                                                        |    <0.001 |
|                           bank_state0                                                                                                                                                                        |    <0.001 |
|                         bank_cntrl[3].bank0                                                                                                                                                                  |    <0.001 |
|                           bank_compare0                                                                                                                                                                      |    <0.001 |
|                           bank_queue0                                                                                                                                                                        |    <0.001 |
|                           bank_state0                                                                                                                                                                        |    <0.001 |
|                         bank_common0                                                                                                                                                                         |    <0.001 |
|                       col_mach0                                                                                                                                                                              |    <0.001 |
|                         read_fifo.fifo_ram[0].RAM32M0                                                                                                                                                        |    <0.001 |
|                         read_fifo.fifo_ram[1].RAM32M0                                                                                                                                                        |    <0.001 |
|                       rank_mach0                                                                                                                                                                             |    <0.001 |
|                         rank_cntrl[0].rank_cntrl0                                                                                                                                                            |    <0.001 |
|                         rank_common0                                                                                                                                                                         |    <0.001 |
|                           maintenance_request.maint_arb0                                                                                                                                                     |    <0.001 |
|                   u_axi_mc                                                                                                                                                                                   |     0.005 |
|                     axi_mc_ar_channel_0                                                                                                                                                                      |    <0.001 |
|                       ar_cmd_fsm_0                                                                                                                                                                           |    <0.001 |
|                       axi_mc_cmd_translator_0                                                                                                                                                                |    <0.001 |
|                         axi_mc_incr_cmd_0                                                                                                                                                                    |    <0.001 |
|                         axi_mc_wrap_cmd_0                                                                                                                                                                    |    <0.001 |
|                     axi_mc_aw_channel_0                                                                                                                                                                      |    <0.001 |
|                       aw_cmd_fsm_0                                                                                                                                                                           |    <0.001 |
|                       axi_mc_cmd_translator_0                                                                                                                                                                |    <0.001 |
|                         axi_mc_incr_cmd_0                                                                                                                                                                    |    <0.001 |
|                         axi_mc_wrap_cmd_0                                                                                                                                                                    |    <0.001 |
|                     axi_mc_b_channel_0                                                                                                                                                                       |    <0.001 |
|                       bid_fifo_0                                                                                                                                                                             |    <0.001 |
|                     axi_mc_cmd_arbiter_0                                                                                                                                                                     |    <0.001 |
|                     axi_mc_r_channel_0                                                                                                                                                                       |     0.001 |
|                       rd_data_fifo_0                                                                                                                                                                         |     0.001 |
|                       transaction_fifo_0                                                                                                                                                                     |    <0.001 |
|                     axi_mc_w_channel_0                                                                                                                                                                       |     0.002 |
|                   u_ui_top                                                                                                                                                                                   |     0.007 |
|                     ui_cmd0                                                                                                                                                                                  |    <0.001 |
|                     ui_rd_data0                                                                                                                                                                              |     0.003 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                                                                                       |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                                                                                        |    <0.001 |
|                       not_strict_mode.status_ram.RAM32M0                                                                                                                                                     |    <0.001 |
|                     ui_wr_data0                                                                                                                                                                              |     0.004 |
|                       pointer_ram.rams[0].RAM32M0                                                                                                                                                            |    <0.001 |
|                       pointer_ram.rams[1].RAM32M0                                                                                                                                                            |    <0.001 |
|                       write_buffer.wr_buffer_ram[0].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[10].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[11].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[12].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[13].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[14].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[15].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[16].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[17].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[18].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[19].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[1].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[20].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[21].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[22].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[23].RAM32M0                                                                                                                                                 |    <0.001 |
|                       write_buffer.wr_buffer_ram[2].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[3].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[4].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[5].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[6].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[7].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[8].RAM32M0                                                                                                                                                  |    <0.001 |
|                       write_buffer.wr_buffer_ram[9].RAM32M0                                                                                                                                                  |    <0.001 |
|           MCU                                                                                                                                                                                                |     0.017 |
|             mdm_1                                                                                                                                                                                            |     0.002 |
|               U0                                                                                                                                                                                             |     0.002 |
|             microblaze_0                                                                                                                                                                                     |     0.012 |
|               U0                                                                                                                                                                                             |     0.012 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I                                                                                                                                    |    <0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                                                                                                                         |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                                                                                                                         |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                                                                                                                         |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                                                                                                                         |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                                                                                                                         |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                                                                                                                         |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                                                                                                                          |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                                                                                                                          |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/Using_DAXI_ALU_Carry.Using_FPGA.Using_6LUT.direct_lut_INST                                                                                         |     0.000 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                  |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                   |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[0].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[10].I_MUX_LUT6                                                                          |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[11].I_MUX_LUT6                                                                          |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[12].I_MUX_LUT6                                                                          |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[13].I_MUX_LUT6                                                                          |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[14].I_MUX_LUT6                                                                          |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[15].I_MUX_LUT6                                                                          |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[1].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[2].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[3].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[4].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[5].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[6].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[7].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[8].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[9].I_MUX_LUT6                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[0].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[10].I_MUX_LUT6                                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[11].I_MUX_LUT6                                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[12].I_MUX_LUT6                                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[13].I_MUX_LUT6                                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[14].I_MUX_LUT6                                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[15].I_MUX_LUT6                                                                                           |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[1].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[2].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[3].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[4].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[5].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[6].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[7].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[8].I_MUX_LUT6                                                                                            |    <0.001 |
|                 MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[9].I_MUX_LUT6                                                                                            |    <0.001 |
|             microblaze_0_axi_intc                                                                                                                                                                            |     0.001 |
|               U0                                                                                                                                                                                             |     0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_14_14                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_15_15                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_16_16                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_29_29                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_2_2                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_30_30                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31                                                                                                    |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_3_3                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_4_4                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_5_5                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_6_6                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_7_7                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8                                                                                                      |    <0.001 |
|                 INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_9_9                                                                                                      |    <0.001 |
|             microblaze_0_local_memory                                                                                                                                                                        |     0.003 |
|               dlmb_bram_if_cntlr                                                                                                                                                                             |    <0.001 |
|                 U0                                                                                                                                                                                           |    <0.001 |
|               dlmb_v10                                                                                                                                                                                       |    <0.001 |
|                 U0                                                                                                                                                                                           |    <0.001 |
|               ilmb_bram_if_cntlr                                                                                                                                                                             |    <0.001 |
|                 U0                                                                                                                                                                                           |    <0.001 |
|               ilmb_v10                                                                                                                                                                                       |    <0.001 |
|                 U0                                                                                                                                                                                           |    <0.001 |
|               lmb_bram                                                                                                                                                                                       |     0.003 |
|                 U0                                                                                                                                                                                           |     0.003 |
|                   inst_blk_mem_gen                                                                                                                                                                           |     0.003 |
|                     gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                                                                                           |     0.003 |
|                       valid.cstr                                                                                                                                                                             |     0.003 |
|                         has_mux_a.A                                                                                                                                                                          |    <0.001 |
|                         has_mux_b.B                                                                                                                                                                          |    <0.001 |
|                         ramloop[0].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[10].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[11].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[12].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[13].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[14].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[15].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[16].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[17].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[18].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[19].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[1].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[20].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[21].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[22].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[23].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[24].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[25].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[26].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[27].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[28].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[29].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[2].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[30].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[31].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[32].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[33].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[34].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[35].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[36].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[37].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[38].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[39].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[3].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[40].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[41].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[42].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[43].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[44].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[45].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[46].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[47].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[48].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[49].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[4].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[50].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[51].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[52].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[53].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[54].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[55].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[56].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[57].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[58].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[59].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[5].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[60].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[61].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[62].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[63].ram.r                                                                                                                                                                    |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[6].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[7].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[8].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|                         ramloop[9].ram.r                                                                                                                                                                     |    <0.001 |
|                           prim_noinit.ram                                                                                                                                                                    |    <0.001 |
|           axi_gpio_0                                                                                                                                                                                         |    <0.001 |
|             U0                                                                                                                                                                                               |    <0.001 |
|           axi_quad_spi_0                                                                                                                                                                                     |     0.004 |
|             U0                                                                                                                                                                                               |     0.004 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5 |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7 |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5 |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7 |    <0.001 |
|           axi_timer_0                                                                                                                                                                                        |     0.001 |
|             U0                                                                                                                                                                                               |     0.001 |
|           axi_uart_storage                                                                                                                                                                                   |     0.002 |
|             U0                                                                                                                                                                                               |     0.002 |
|           clk_wiz_0                                                                                                                                                                                          |     0.099 |
|             U0                                                                                                                                                                                               |     0.099 |
|           fpga_comm_uart                                                                                                                                                                                     |     0.002 |
|             U0                                                                                                                                                                                               |     0.002 |
|           gnd                                                                                                                                                                                                |     0.000 |
|           microblaze_0_axi_periph                                                                                                                                                                            |    <0.001 |
|             xbar                                                                                                                                                                                             |    <0.001 |
|           microblaze_0_xlconcat                                                                                                                                                                              |     0.000 |
|           proc_sys_reset_1                                                                                                                                                                                   |    <0.001 |
|             U0                                                                                                                                                                                               |    <0.001 |
|           xadc_wiz_0                                                                                                                                                                                         |     0.004 |
|             U0                                                                                                                                                                                               |     0.004 |
|         qspi_prom_io0_iobuf                                                                                                                                                                                  |    <0.001 |
|         qspi_prom_io1_iobuf                                                                                                                                                                                  |    <0.001 |
|         qspi_prom_io2_iobuf                                                                                                                                                                                  |    <0.001 |
|         qspi_prom_io3_iobuf                                                                                                                                                                                  |    <0.001 |
|         qspi_prom_ss_iobuf_0                                                                                                                                                                                 |    <0.001 |
|     MGT                                                                                                                                                                                                      |     1.061 |
|       MGTS                                                                                                                                                                                                   |     1.054 |
|         CTRL                                                                                                                                                                                                 |    <0.001 |
|           core_sync                                                                                                                                                                                          |    <0.001 |
|           data_loopback_sync                                                                                                                                                                                 |    <0.001 |
|           data_pwrdown_sync                                                                                                                                                                                  |    <0.001 |
|           pll_sync                                                                                                                                                                                           |    <0.001 |
|           video_loopback_sync                                                                                                                                                                                |    <0.001 |
|           video_pwrdown_sync                                                                                                                                                                                 |    <0.001 |
|         DATA                                                                                                                                                                                                 |     0.526 |
|           U0                                                                                                                                                                                                 |     0.526 |
|             core_reset_logic_i                                                                                                                                                                               |    <0.001 |
|               link_reset_cdc_sync                                                                                                                                                                            |    <0.001 |
|               tx_resetdone_cdc_sync                                                                                                                                                                          |    <0.001 |
|             data_mgt_aurora_lane_4byte_0_i                                                                                                                                                                   |     0.003 |
|               data_mgt_err_detect_4byte_i                                                                                                                                                                    |    <0.001 |
|               data_mgt_hotplug_i                                                                                                                                                                             |    <0.001 |
|                 rx_cc_cdc_sync                                                                                                                                                                               |    <0.001 |
|               data_mgt_lane_init_sm_4byte_i                                                                                                                                                                  |    <0.001 |
|               data_mgt_sym_dec_4byte_i                                                                                                                                                                       |     0.002 |
|               data_mgt_sym_gen_4byte_i                                                                                                                                                                       |    <0.001 |
|             data_mgt_aurora_lane_4byte_1_i                                                                                                                                                                   |     0.003 |
|               data_mgt_err_detect_4byte_i                                                                                                                                                                    |    <0.001 |
|               data_mgt_hotplug_i                                                                                                                                                                             |    <0.001 |
|                 rx_cc_cdc_sync                                                                                                                                                                               |    <0.001 |
|               data_mgt_lane_init_sm_4byte_i                                                                                                                                                                  |    <0.001 |
|               data_mgt_sym_dec_4byte_i                                                                                                                                                                       |     0.002 |
|               data_mgt_sym_gen_4byte_i                                                                                                                                                                       |    <0.001 |
|             data_mgt_global_logic_i                                                                                                                                                                          |    <0.001 |
|               channel_err_detect_i                                                                                                                                                                           |    <0.001 |
|               channel_init_sm_i                                                                                                                                                                              |    <0.001 |
|               idle_and_ver_gen_i                                                                                                                                                                             |    <0.001 |
|             data_mgt_rx_ll_i                                                                                                                                                                                 |     0.004 |
|               rx_ll_pdu_datapath_i                                                                                                                                                                           |     0.004 |
|                 output_mux_i                                                                                                                                                                                 |    <0.001 |
|                 sideband_output_i                                                                                                                                                                            |    <0.001 |
|                 stage_1_rx_ll_deframer_i                                                                                                                                                                     |    <0.001 |
|                 stage_2_left_align_control_i                                                                                                                                                                 |    <0.001 |
|                 stage_2_valid_data_counter_i                                                                                                                                                                 |    <0.001 |
|                 stage_3_left_align_datapath_mux_i                                                                                                                                                            |     0.001 |
|                 stage_3_output_switch_control_i                                                                                                                                                              |    <0.001 |
|                 stage_3_storage_ce_control_i                                                                                                                                                                 |    <0.001 |
|                 stage_3_storage_count_control_i                                                                                                                                                              |    <0.001 |
|                 stage_3_storage_switch_control_i                                                                                                                                                             |    <0.001 |
|                 stage_4_storage_mux_i                                                                                                                                                                        |    <0.001 |
|             data_mgt_tx_ll_i                                                                                                                                                                                 |    <0.001 |
|               tx_ll_control_i                                                                                                                                                                                |    <0.001 |
|               tx_ll_datapath_i                                                                                                                                                                               |    <0.001 |
|             gt_wrapper_i                                                                                                                                                                                     |     0.515 |
|               data_mgt_multi_gt_i                                                                                                                                                                            |     0.513 |
|                 gt0_data_mgt_i                                                                                                                                                                               |     0.256 |
|                 gt1_data_mgt_i                                                                                                                                                                               |     0.256 |
|               gt_rxresetfsm_i                                                                                                                                                                                |     0.001 |
|                 data_valid_cdc_sync                                                                                                                                                                          |    <0.001 |
|                 run_phase_alignment_int_cdc_sync                                                                                                                                                             |    <0.001 |
|                 rx_fsm_reset_done_int_cdc_sync                                                                                                                                                               |    <0.001 |
|                 rxresetdone_cdc_sync                                                                                                                                                                         |    <0.001 |
|                 time_out_wait_bypass_cdc_sync                                                                                                                                                                |    <0.001 |
|               gt_txresetfsm_i                                                                                                                                                                                |     0.001 |
|                 cplllock_cdc_sync                                                                                                                                                                            |    <0.001 |
|                 mmcm_lock_reclocked_cdc_sync                                                                                                                                                                 |    <0.001 |
|                 run_phase_alignment_int_cdc_sync                                                                                                                                                             |    <0.001 |
|                 time_out_wait_bypass_cdc_sync                                                                                                                                                                |    <0.001 |
|                 tx_fsm_reset_done_int_cdc_sync                                                                                                                                                               |    <0.001 |
|                 txresetdone_cdc_sync                                                                                                                                                                         |    <0.001 |
|         DATA_CC                                                                                                                                                                                              |    <0.001 |
|         DATA_CLOCK                                                                                                                                                                                           |    <0.001 |
|         DATA_COMMON                                                                                                                                                                                          |    <0.001 |
|         DATA_RESET_LOGIC                                                                                                                                                                                     |    <0.001 |
|           gt_rst_r_cdc_sync                                                                                                                                                                                  |    <0.001 |
|         U6                                                                                                                                                                                                   |    <0.001 |
|         U7                                                                                                                                                                                                   |    <0.001 |
|         gen_mgt_2ch.VIDEO                                                                                                                                                                                    |     0.527 |
|           U0                                                                                                                                                                                                 |     0.527 |
|             core_reset_logic_i                                                                                                                                                                               |    <0.001 |
|               link_reset_cdc_sync                                                                                                                                                                            |    <0.001 |
|               tx_resetdone_cdc_sync                                                                                                                                                                          |    <0.001 |
|             gt_wrapper_i                                                                                                                                                                                     |     0.515 |
|               gt_rxresetfsm_i                                                                                                                                                                                |    <0.001 |
|                 data_valid_cdc_sync                                                                                                                                                                          |    <0.001 |
|                 run_phase_alignment_int_cdc_sync                                                                                                                                                             |    <0.001 |
|                 rx_fsm_reset_done_int_cdc_sync                                                                                                                                                               |    <0.001 |
|                 rxresetdone_cdc_sync                                                                                                                                                                         |    <0.001 |
|                 time_out_wait_bypass_cdc_sync                                                                                                                                                                |    <0.001 |
|               gt_txresetfsm_i                                                                                                                                                                                |     0.001 |
|                 cplllock_cdc_sync                                                                                                                                                                            |    <0.001 |
|                 mmcm_lock_reclocked_cdc_sync                                                                                                                                                                 |    <0.001 |
|                 run_phase_alignment_int_cdc_sync                                                                                                                                                             |    <0.001 |
|                 time_out_wait_bypass_cdc_sync                                                                                                                                                                |    <0.001 |
|                 tx_fsm_reset_done_int_cdc_sync                                                                                                                                                               |    <0.001 |
|                 txresetdone_cdc_sync                                                                                                                                                                         |    <0.001 |
|               video_mgt_multi_gt_i                                                                                                                                                                           |     0.513 |
|                 gt0_video_mgt_i                                                                                                                                                                              |     0.256 |
|                 gt1_video_mgt_i                                                                                                                                                                              |     0.256 |
|             video_mgt_aurora_lane_4byte_0_i                                                                                                                                                                  |     0.003 |
|               video_mgt_err_detect_4byte_i                                                                                                                                                                   |    <0.001 |
|               video_mgt_hotplug_i                                                                                                                                                                            |    <0.001 |
|                 rx_cc_cdc_sync                                                                                                                                                                               |    <0.001 |
|               video_mgt_lane_init_sm_4byte_i                                                                                                                                                                 |    <0.001 |
|               video_mgt_sym_dec_4byte_i                                                                                                                                                                      |     0.002 |
|               video_mgt_sym_gen_4byte_i                                                                                                                                                                      |    <0.001 |
|             video_mgt_aurora_lane_4byte_1_i                                                                                                                                                                  |     0.003 |
|               video_mgt_err_detect_4byte_i                                                                                                                                                                   |    <0.001 |
|               video_mgt_hotplug_i                                                                                                                                                                            |    <0.001 |
|                 rx_cc_cdc_sync                                                                                                                                                                               |    <0.001 |
|               video_mgt_lane_init_sm_4byte_i                                                                                                                                                                 |    <0.001 |
|               video_mgt_sym_dec_4byte_i                                                                                                                                                                      |     0.002 |
|               video_mgt_sym_gen_4byte_i                                                                                                                                                                      |    <0.001 |
|             video_mgt_global_logic_i                                                                                                                                                                         |    <0.001 |
|               channel_err_detect_i                                                                                                                                                                           |    <0.001 |
|               channel_init_sm_i                                                                                                                                                                              |    <0.001 |
|               idle_and_ver_gen_i                                                                                                                                                                             |    <0.001 |
|             video_mgt_rx_ll_i                                                                                                                                                                                |     0.005 |
|               rx_ll_pdu_datapath_i                                                                                                                                                                           |     0.005 |
|                 output_mux_i                                                                                                                                                                                 |    <0.001 |
|                 sideband_output_i                                                                                                                                                                            |    <0.001 |
|                 stage_1_rx_ll_deframer_i                                                                                                                                                                     |    <0.001 |
|                 stage_2_left_align_control_i                                                                                                                                                                 |    <0.001 |
|                 stage_2_valid_data_counter_i                                                                                                                                                                 |    <0.001 |
|                 stage_3_left_align_datapath_mux_i                                                                                                                                                            |     0.002 |
|                 stage_3_output_switch_control_i                                                                                                                                                              |    <0.001 |
|                 stage_3_storage_ce_control_i                                                                                                                                                                 |    <0.001 |
|                 stage_3_storage_count_control_i                                                                                                                                                              |    <0.001 |
|                 stage_3_storage_switch_control_i                                                                                                                                                             |    <0.001 |
|                 stage_4_storage_mux_i                                                                                                                                                                        |    <0.001 |
|             video_mgt_tx_ll_i                                                                                                                                                                                |    <0.001 |
|               tx_ll_control_i                                                                                                                                                                                |    <0.001 |
|               tx_ll_datapath_i                                                                                                                                                                               |    <0.001 |
|       gen_mgt_2ch.MGT_DATAOUT_64_FIFO                                                                                                                                                                        |     0.003 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst                                                                                                                                                            |     0.003 |
|           U0                                                                                                                                                                                                 |     0.003 |
|             inst_fifo_gen                                                                                                                                                                                    |     0.003 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.003 |
|                 grf.rf                                                                                                                                                                                       |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                 |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     gras.rsts                                                                                                                                                                                |    <0.001 |
|                       c0                                                                                                                                                                                     |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwas.wsts                                                                                                                                                                                |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                       c2                                                                                                                                                                                     |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |     0.002 |
|                       inst_blk_mem_gen                                                                                                                                                                       |     0.002 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |     0.002 |
|                           valid.cstr                                                                                                                                                                         |     0.002 |
|                             ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                 |     0.001 |
|                               prim_noinit.ram                                                                                                                                                                |     0.001 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|       gen_mgt_2ch.MGT_VIDEOOUT_64_FIFO                                                                                                                                                                       |     0.003 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst                                                                                                                                                            |     0.003 |
|           U0                                                                                                                                                                                                 |     0.003 |
|             inst_fifo_gen                                                                                                                                                                                    |     0.003 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.003 |
|                 grf.rf                                                                                                                                                                                       |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                 |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     gras.rsts                                                                                                                                                                                |    <0.001 |
|                       c0                                                                                                                                                                                     |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwas.wsts                                                                                                                                                                                |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                       c2                                                                                                                                                                                     |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |     0.002 |
|                       inst_blk_mem_gen                                                                                                                                                                       |     0.002 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |     0.002 |
|                           valid.cstr                                                                                                                                                                         |     0.002 |
|                             ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                 |     0.002 |
|                               prim_noinit.ram                                                                                                                                                                |     0.002 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|     PLEORA                                                                                                                                                                                                   |     0.002 |
|       CTRL                                                                                                                                                                                                   |    <0.001 |
|       PHY                                                                                                                                                                                                    |    <0.001 |
|         U0                                                                                                                                                                                                   |    <0.001 |
|       SYNC                                                                                                                                                                                                   |     0.001 |
|     SDI                                                                                                                                                                                                      |     0.267 |
|       AGC_inst                                                                                                                                                                                               |     0.004 |
|         U1                                                                                                                                                                                                   |    <0.001 |
|           U0                                                                                                                                                                                                 |    <0.001 |
|           stretch_freset                                                                                                                                                                                     |    <0.001 |
|         U2                                                                                                                                                                                                   |     0.001 |
|           sync_clearmem                                                                                                                                                                                      |    <0.001 |
|           sync_new_config_flag                                                                                                                                                                               |    <0.001 |
|         U3                                                                                                                                                                                                   |     0.003 |
|           histogram_axis_tmi_struct                                                                                                                                                                          |     0.003 |
|             axis16_histogram                                                                                                                                                                                 |     0.003 |
|               addsub1                                                                                                                                                                                        |    <0.001 |
|                 comp0.core_instance0                                                                                                                                                                         |    <0.001 |
|                   U0                                                                                                                                                                                         |    <0.001 |
|                     xst_addsub                                                                                                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                           |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                               |    <0.001 |
|               d1                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d10                                                                                                                                                                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d11                                                                                                                                                                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d12                                                                                                                                                                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d13                                                                                                                                                                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d2                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d3                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d4                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d5                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d6                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d8                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               d9                                                                                                                                                                                             |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                                                                                                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                                                                                                                    |    <0.001 |
|               data_to_addr                                                                                                                                                                                   |    <0.001 |
|                 mux4                                                                                                                                                                                         |    <0.001 |
|               dp_ram                                                                                                                                                                                         |     0.002 |
|                 comp0.core_instance0                                                                                                                                                                         |     0.002 |
|                   U0                                                                                                                                                                                         |     0.002 |
|                     inst_blk_mem_gen                                                                                                                                                                         |     0.002 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                                                          |     0.002 |
|                         valid.cstr                                                                                                                                                                           |     0.002 |
|                           ramloop[0].ram.r                                                                                                                                                                   |     0.002 |
|                             prim_init.ram                                                                                                                                                                    |     0.002 |
|               histogramstate                                                                                                                                                                                 |    <0.001 |
|                 clrmem_cntr                                                                                                                                                                                  |    <0.001 |
|                   comp0.core_instance0                                                                                                                                                                       |    <0.001 |
|                     U0                                                                                                                                                                                       |    <0.001 |
|                       i_synth                                                                                                                                                                                |    <0.001 |
|                 d1                                                                                                                                                                                           |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                     partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|                 d2                                                                                                                                                                                           |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                     partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|                 logical1                                                                                                                                                                                     |    <0.001 |
|                 mux                                                                                                                                                                                          |    <0.001 |
|                 reg1                                                                                                                                                                                         |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                     partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|                 sof_gen_x1                                                                                                                                                                                   |    <0.001 |
|                   register1                                                                                                                                                                                  |    <0.001 |
|                     synth_reg_inst                                                                                                                                                                           |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp                                                                                                                                                      |    <0.001 |
|                 timestamp_cntr                                                                                                                                                                               |    <0.001 |
|               relational                                                                                                                                                                                     |    <0.001 |
|               tmi                                                                                                                                                                                            |    <0.001 |
|                 d1                                                                                                                                                                                           |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                                                                                                                               |    <0.001 |
|                     partial_one.last_srl17e                                                                                                                                                                  |    <0.001 |
|       BF_SYNC                                                                                                                                                                                                |    <0.001 |
|         reset                                                                                                                                                                                                |    <0.001 |
|       CMAP                                                                                                                                                                                                   |     0.031 |
|         U1                                                                                                                                                                                                   |    <0.001 |
|           U2                                                                                                                                                                                                 |    <0.001 |
|             U1                                                                                                                                                                                               |    <0.001 |
|           U5                                                                                                                                                                                                 |    <0.001 |
|             U1A                                                                                                                                                                                              |    <0.001 |
|             colormap                                                                                                                                                                                         |    <0.001 |
|               U0                                                                                                                                                                                             |    <0.001 |
|                 inst_blk_mem_gen                                                                                                                                                                             |    <0.001 |
|                   gnativebmg.native_blk_mem_gen                                                                                                                                                              |    <0.001 |
|                     valid.cstr                                                                                                                                                                               |    <0.001 |
|                       bindec_a.bindec_inst_a                                                                                                                                                                 |    <0.001 |
|                       has_mux_a.A                                                                                                                                                                            |    <0.001 |
|                       ramloop[0].ram.r                                                                                                                                                                       |    <0.001 |
|                         prim_init.ram                                                                                                                                                                        |    <0.001 |
|                       ramloop[1].ram.r                                                                                                                                                                       |    <0.001 |
|                         prim_init.ram                                                                                                                                                                        |    <0.001 |
|                       ramloop[2].ram.r                                                                                                                                                                       |    <0.001 |
|                         prim_init.ram                                                                                                                                                                        |    <0.001 |
|                       ramloop[3].ram.r                                                                                                                                                                       |    <0.001 |
|                         prim_init.ram                                                                                                                                                                        |    <0.001 |
|                       ramloop[4].ram.r                                                                                                                                                                       |    <0.001 |
|                         prim_init.ram                                                                                                                                                                        |    <0.001 |
|         U2                                                                                                                                                                                                   |     0.030 |
|           U1                                                                                                                                                                                                 |    <0.001 |
|             U1                                                                                                                                                                                               |    <0.001 |
|               U0                                                                                                                                                                                             |    <0.001 |
|                 i_synth                                                                                                                                                                                      |    <0.001 |
|           U2                                                                                                                                                                                                 |     0.004 |
|             U1                                                                                                                                                                                               |     0.004 |
|               U0                                                                                                                                                                                             |     0.004 |
|                 i_synth                                                                                                                                                                                      |     0.004 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|                   MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT                                                                                                                                                |     0.001 |
|           U3                                                                                                                                                                                                 |    <0.001 |
|             U1                                                                                                                                                                                               |    <0.001 |
|               U0                                                                                                                                                                                             |    <0.001 |
|                 i_synth                                                                                                                                                                                      |    <0.001 |
|           U4                                                                                                                                                                                                 |     0.001 |
|             U1                                                                                                                                                                                               |     0.001 |
|               U0                                                                                                                                                                                             |     0.001 |
|                 i_synth                                                                                                                                                                                      |     0.001 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|           U5                                                                                                                                                                                                 |     0.022 |
|             U1                                                                                                                                                                                               |     0.022 |
|               U0                                                                                                                                                                                             |     0.022 |
|                 i_synth                                                                                                                                                                                      |     0.022 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|           U6                                                                                                                                                                                                 |    <0.001 |
|           U8                                                                                                                                                                                                 |     0.001 |
|             U1                                                                                                                                                                                               |     0.001 |
|               U0                                                                                                                                                                                             |     0.001 |
|                 i_synth                                                                                                                                                                                      |     0.001 |
|                   HAS_OUTPUT_FIFO.i_output_fifo                                                                                                                                                              |    <0.001 |
|       CTRL                                                                                                                                                                                                   |     0.005 |
|         inst_sync_reset                                                                                                                                                                                      |    <0.001 |
|         sync_mb_cfg                                                                                                                                                                                          |    <0.001 |
|       DM                                                                                                                                                                                                     |     0.017 |
|         fb_datamover                                                                                                                                                                                         |     0.017 |
|           U0                                                                                                                                                                                                 |     0.017 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                |     0.005 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                               |    <0.001 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                    |     0.003 |
|                 I_DATA_FIFO                                                                                                                                                                                  |     0.003 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.003 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.003 |
|                       inst_fifo_gen                                                                                                                                                                          |     0.003 |
|                         gconvfifo.rf                                                                                                                                                                         |     0.003 |
|                           grf.rf                                                                                                                                                                             |     0.003 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                               grss.gdc.dc                                                                                                                                                                    |    <0.001 |
|                                 dc                                                                                                                                                                           |    <0.001 |
|                               grss.rsts                                                                                                                                                                      |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                                 c2                                                                                                                                                                           |    <0.001 |
|                               rpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                               gwss.wsts                                                                                                                                                                      |    <0.001 |
|                                 c0                                                                                                                                                                           |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                               wpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                            |     0.003 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.003 |
|                                 inst_blk_mem_gen                                                                                                                                                             |     0.003 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.003 |
|                                     valid.cstr                                                                                                                                                               |     0.003 |
|                                       ramloop[0].ram.r                                                                                                                                                       |     0.003 |
|                                         prim_noinit.ram                                                                                                                                                      |     0.003 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                   |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_MSTR_PCC                                                                                                                                                                                     |    <0.001 |
|               I_RD_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|               I_RESET                                                                                                                                                                                        |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                |     0.011 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                          |    <0.001 |
|               GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                                                                                                                 |     0.006 |
|                 I_DATA_FIFO                                                                                                                                                                                  |     0.006 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                |     0.006 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                        |     0.006 |
|                       inst_fifo_gen                                                                                                                                                                          |     0.006 |
|                         gconvfifo.rf                                                                                                                                                                         |     0.006 |
|                           grf.rf                                                                                                                                                                             |     0.006 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                         |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                      |    <0.001 |
|                               grss.rsts                                                                                                                                                                      |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                                 c2                                                                                                                                                                           |    <0.001 |
|                               rpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                         |    <0.001 |
|                               gwss.wsts                                                                                                                                                                      |    <0.001 |
|                                 c0                                                                                                                                                                           |    <0.001 |
|                                 c1                                                                                                                                                                           |    <0.001 |
|                               wpntr                                                                                                                                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                            |     0.005 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                       |     0.005 |
|                                 inst_blk_mem_gen                                                                                                                                                             |     0.005 |
|                                   gnativebmg.native_blk_mem_gen                                                                                                                                              |     0.005 |
|                                     valid.cstr                                                                                                                                                               |     0.005 |
|                                       ramloop[0].ram.r                                                                                                                                                       |     0.003 |
|                                         prim_noinit.ram                                                                                                                                                      |     0.003 |
|                                       ramloop[1].ram.r                                                                                                                                                       |     0.003 |
|                                         prim_noinit.ram                                                                                                                                                      |     0.003 |
|                 I_WR_LEN_FIFO                                                                                                                                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                             |    <0.001 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                                                                                                     |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                         |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                           |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                                                                                                                           |    <0.001 |
|                   LOWER_DATAWIDTH.I_TSTRB_FIFO                                                                                                                                                               |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                 |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                                                                                                                       |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                              |    <0.001 |
|                         DYNSHREG_F_I                                                                                                                                                                         |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                                                                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                    |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                   |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_RESET                                                                                                                                                                                        |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                                                                                                           |     0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                                 |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                              |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                           |    <0.001 |
|       DM_IN_FIFO                                                                                                                                                                                             |     0.001 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                                                                                                                                                            |     0.001 |
|           U0                                                                                                                                                                                                 |     0.001 |
|             inst_fifo_gen                                                                                                                                                                                    |     0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.001 |
|                 grf.rf                                                                                                                                                                                       |     0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     grss.rsts                                                                                                                                                                                |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwss.wsts                                                                                                                                                                                |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |    <0.001 |
|                       inst_blk_mem_gen                                                                                                                                                                       |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |    <0.001 |
|                           valid.cstr                                                                                                                                                                         |    <0.001 |
|                             ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                             ramloop[1].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|       DM_OUT_FIFO                                                                                                                                                                                            |    <0.001 |
|         sgen_d512.t_axi4_stream16_sfifo_d512_inst                                                                                                                                                            |    <0.001 |
|           U0                                                                                                                                                                                                 |    <0.001 |
|             inst_fifo_gen                                                                                                                                                                                    |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |    <0.001 |
|                 grf.rf                                                                                                                                                                                       |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     grss.rsts                                                                                                                                                                                |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                       c2                                                                                                                                                                                     |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwss.wsts                                                                                                                                                                                |    <0.001 |
|                       c0                                                                                                                                                                                     |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |    <0.001 |
|                       inst_blk_mem_gen                                                                                                                                                                       |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |    <0.001 |
|                           valid.cstr                                                                                                                                                                         |    <0.001 |
|                             ramloop[0].ram.r                                                                                                                                                                 |    <0.001 |
|                               prim_noinit.ram                                                                                                                                                                |    <0.001 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|       FSM                                                                                                                                                                                                    |     0.001 |
|         fb_configvalid_sync                                                                                                                                                                                  |    <0.001 |
|         fb_read_pause_sync                                                                                                                                                                                   |    <0.001 |
|         fb_y_flip_sync                                                                                                                                                                                       |    <0.001 |
|       GTX_FIFO                                                                                                                                                                                               |     0.006 |
|         agen_d4096.t_axi4_stream32_afifo_d4096_inst                                                                                                                                                          |     0.006 |
|           U0                                                                                                                                                                                                 |     0.006 |
|             inst_fifo_gen                                                                                                                                                                                    |     0.006 |
|               gaxis_fifo.gaxisf.axisf                                                                                                                                                                        |     0.006 |
|                 grf.rf                                                                                                                                                                                       |     0.006 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                 |    <0.001 |
|                     gsync_stage[1].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                                                                                                                               |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                                                                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                   |    <0.001 |
|                     gr1.rfwft                                                                                                                                                                                |    <0.001 |
|                     gras.rsts                                                                                                                                                                                |    <0.001 |
|                       c0                                                                                                                                                                                     |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                     rpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                   |    <0.001 |
|                     gwas.wsts                                                                                                                                                                                |    <0.001 |
|                       c1                                                                                                                                                                                     |    <0.001 |
|                       c2                                                                                                                                                                                     |    <0.001 |
|                     wpntr                                                                                                                                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                                                                                                                      |     0.004 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                 |     0.004 |
|                       inst_blk_mem_gen                                                                                                                                                                       |     0.004 |
|                         gnativebmg.native_blk_mem_gen                                                                                                                                                        |     0.004 |
|                           valid.cstr                                                                                                                                                                         |     0.004 |
|                             ramloop[0].ram.r                                                                                                                                                                 |     0.001 |
|                               prim_noinit.ram                                                                                                                                                                |     0.001 |
|                             ramloop[2].ram.r                                                                                                                                                                 |     0.001 |
|                               prim_noinit.ram                                                                                                                                                                |     0.001 |
|                             ramloop[3].ram.r                                                                                                                                                                 |     0.001 |
|                               prim_noinit.ram                                                                                                                                                                |     0.001 |
|                             ramloop[4].ram.r                                                                                                                                                                 |     0.001 |
|                               prim_noinit.ram                                                                                                                                                                |     0.001 |
|                   rstblk                                                                                                                                                                                     |    <0.001 |
|       OUTPUT_GEN                                                                                                                                                                                             |     0.028 |
|         SDI                                                                                                                                                                                                  |     0.022 |
|           GTX_CTRL                                                                                                                                                                                           |     0.012 |
|             DRUBSHIFT                                                                                                                                                                                        |     0.001 |
|               I_Maskdec                                                                                                                                                                                      |    <0.001 |
|               I_control                                                                                                                                                                                      |    <0.001 |
|               Inst_data_bs                                                                                                                                                                                   |    <0.001 |
|             NIDRU                                                                                                                                                                                            |     0.009 |
|               Inst_cg                                                                                                                                                                                        |     0.000 |
|               Inst_lp_filter                                                                                                                                                                                 |     0.002 |
|               Inst_pd                                                                                                                                                                                        |     0.002 |
|               Inst_ss                                                                                                                                                                                        |     0.003 |
|               Inst_td                                                                                                                                                                                        |    <0.001 |
|               Inst_vco                                                                                                                                                                                       |     0.001 |
|             RX_RESET                                                                                                                                                                                         |    <0.001 |
|             SDIDRPCTRL                                                                                                                                                                                       |    <0.001 |
|             TX_RESET                                                                                                                                                                                         |    <0.001 |
|           SDIRXTX                                                                                                                                                                                            |     0.010 |
|             inst                                                                                                                                                                                             |     0.010 |
|               RSTMOD0                                                                                                                                                                                        |    <0.001 |
|               RSTMOD1                                                                                                                                                                                        |    <0.001 |
|               SDIRXTOP                                                                                                                                                                                       |     0.005 |
|                 AUTORATE                                                                                                                                                                                     |    <0.001 |
|                 BDMUX                                                                                                                                                                                        |    <0.001 |
|                 DEC                                                                                                                                                                                          |    <0.001 |
|                 FRM                                                                                                                                                                                          |     0.003 |
|               TRSG                                                                                                                                                                                           |     0.000 |
|               TXOUT                                                                                                                                                                                          |     0.003 |
|                 BITREP                                                                                                                                                                                       |     0.000 |
|                 CRC1A                                                                                                                                                                                        |    <0.001 |
|                 CRC1B                                                                                                                                                                                        |     0.000 |
|                 CRC2A                                                                                                                                                                                        |    <0.001 |
|                 CRC2B                                                                                                                                                                                        |     0.000 |
|                 EDH                                                                                                                                                                                          |     0.000 |
|                 SCRAM                                                                                                                                                                                        |     0.002 |
|                   C_scram                                                                                                                                                                                    |    <0.001 |
|                   Y_scram                                                                                                                                                                                    |    <0.001 |
|               VPIDINS                                                                                                                                                                                        |     0.001 |
|                 VPIDINS1                                                                                                                                                                                     |     0.001 |
|         VIDGEN                                                                                                                                                                                               |     0.006 |
|           HORZ                                                                                                                                                                                               |    <0.001 |
|           OUTGEN                                                                                                                                                                                             |     0.004 |
|             MYXFLIPDPRAM                                                                                                                                                                                     |     0.001 |
|               U0                                                                                                                                                                                             |     0.001 |
|                 inst_blk_mem_gen                                                                                                                                                                             |     0.001 |
|                   gnativebmg.native_blk_mem_gen                                                                                                                                                              |     0.001 |
|                     valid.cstr                                                                                                                                                                               |     0.001 |
|                       ramloop[0].ram.r                                                                                                                                                                       |    <0.001 |
|                         prim_init.ram                                                                                                                                                                        |    <0.001 |
|                       ramloop[1].ram.r                                                                                                                                                                       |    <0.001 |
|                         prim_init.ram                                                                                                                                                                        |    <0.001 |
|           VERT                                                                                                                                                                                               |     0.001 |
|       SCALER                                                                                                                                                                                                 |     0.035 |
|         U1                                                                                                                                                                                                   |     0.035 |
|           U0                                                                                                                                                                                                 |     0.035 |
|             obsf1aqaweiwd                                                                                                                                                                                    |     0.029 |
|               obsf1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g1521rptrl                                                                    |    <0.001 |
|               obsf1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g153a5g1d                                                                     |    <0.001 |
|               obsi1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g15205hd                                                                      |    <0.001 |
|               obsn1aqawei5wxpm5cbvet5rb1mcacyrd4leia405cbvet5rb0pske3gzjzpyq2mcddp4ehkqq0eiqcmjhhfcpkeaa3eqrje2t4egtaqz4ira1205g1521optob                                                                    |    <0.001 |
|             obsi2pxgzhumx0nx01d                                                                                                                                                                              |     0.005 |
|               obsaso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1na                                                                                                                                                     |    <0.001 |
|               obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la                                                                                                                                              |    <0.001 |
|                 obsnwpw05e20h0jx1ze0xqumoh                                                                                                                                                                   |    <0.001 |
|                   obsiwpu4rgzj3df                                                                                                                                                                            |    <0.001 |
|               obsaso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m                                                                                                                                                 |    <0.001 |
|               obsiso3r34x1g4r4wmo4rvuze0r5cdnkrr05wdr1na                                                                                                                                                     |    <0.001 |
|               obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa                                                                                                                                               |    <0.001 |
|         reset                                                                                                                                                                                                |    <0.001 |
|       SDI_GTX                                                                                                                                                                                                |     0.137 |
|         gt0_k7gtx_sdi_wrapper_i                                                                                                                                                                              |     0.136 |
|       SOF                                                                                                                                                                                                    |    <0.001 |
|       U1                                                                                                                                                                                                     |    <0.001 |
|         REG                                                                                                                                                                                                  |    <0.001 |
|       U2                                                                                                                                                                                                     |    <0.001 |
|         U2                                                                                                                                                                                                   |    <0.001 |
|           U1                                                                                                                                                                                                 |    <0.001 |
|         U3                                                                                                                                                                                                   |    <0.001 |
|           U1                                                                                                                                                                                                 |    <0.001 |
|         U4                                                                                                                                                                                                   |    <0.001 |
|           U1                                                                                                                                                                                                 |    <0.001 |
|       U3                                                                                                                                                                                                     |    <0.001 |
|         r0                                                                                                                                                                                                   |    <0.001 |
|       U3__0                                                                                                                                                                                                  |    <0.001 |
|       U5                                                                                                                                                                                                     |    <0.001 |
|     U1                                                                                                                                                                                                       |    <0.001 |
|       U1                                                                                                                                                                                                     |    <0.001 |
|         inst                                                                                                                                                                                                 |    <0.001 |
|           broadcaster_core                                                                                                                                                                                   |    <0.001 |
|     g0.U2                                                                                                                                                                                                    |     0.008 |
|       U1                                                                                                                                                                                                     |    <0.001 |
|       sgen_d16384.t_axi4_stream64_sfifo_d16384_inst                                                                                                                                                          |     0.007 |
|         U0                                                                                                                                                                                                   |     0.007 |
|           inst_fifo_gen                                                                                                                                                                                      |     0.007 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                                                          |     0.007 |
|               grf.rf                                                                                                                                                                                         |     0.007 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                     |    <0.001 |
|                   gr1.gdcf.dc                                                                                                                                                                                |    <0.001 |
|                     dc                                                                                                                                                                                       |    <0.001 |
|                   gr1.rfwft                                                                                                                                                                                  |    <0.001 |
|                   grss.rsts                                                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                                                       |    <0.001 |
|                     c2                                                                                                                                                                                       |    <0.001 |
|                   rpntr                                                                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                     |    <0.001 |
|                   gwss.wsts                                                                                                                                                                                  |    <0.001 |
|                     c0                                                                                                                                                                                       |    <0.001 |
|                     c1                                                                                                                                                                                       |    <0.001 |
|                   wpntr                                                                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                                                        |     0.006 |
|                   gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                   |     0.006 |
|                     inst_blk_mem_gen                                                                                                                                                                         |     0.006 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                                                          |     0.006 |
|                         valid.cstr                                                                                                                                                                           |     0.006 |
|                           has_mux_b.B                                                                                                                                                                        |     0.001 |
|                           ramloop[0].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[10].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[11].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[12].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[13].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[14].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[15].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[16].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[17].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[18].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[19].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[1].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[20].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[21].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[22].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[23].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[24].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[25].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[26].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[27].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[28].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[29].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[2].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[30].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[31].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[32].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[33].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[34].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[35].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[36].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[37].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[38].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[39].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[3].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[40].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[41].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[42].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[43].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[44].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[4].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[5].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[6].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[7].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[8].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[9].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                 rstblk                                                                                                                                                                                       |    <0.001 |
|     g0.U5                                                                                                                                                                                                    |     0.007 |
|       sgen_d16384.t_axi4_stream64_sfifo_d16384_inst                                                                                                                                                          |     0.007 |
|         U0                                                                                                                                                                                                   |     0.007 |
|           inst_fifo_gen                                                                                                                                                                                      |     0.007 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                                                          |     0.007 |
|               grf.rf                                                                                                                                                                                         |     0.007 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                     |    <0.001 |
|                   gr1.gdcf.dc                                                                                                                                                                                |    <0.001 |
|                     dc                                                                                                                                                                                       |    <0.001 |
|                   gr1.rfwft                                                                                                                                                                                  |    <0.001 |
|                   grss.rsts                                                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                                                       |    <0.001 |
|                     c2                                                                                                                                                                                       |    <0.001 |
|                   rpntr                                                                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                     |    <0.001 |
|                   gwss.wsts                                                                                                                                                                                  |    <0.001 |
|                     c0                                                                                                                                                                                       |    <0.001 |
|                     c1                                                                                                                                                                                       |    <0.001 |
|                   wpntr                                                                                                                                                                                      |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                                                        |     0.006 |
|                   gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                   |     0.006 |
|                     inst_blk_mem_gen                                                                                                                                                                         |     0.006 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                                                          |     0.006 |
|                         valid.cstr                                                                                                                                                                           |     0.006 |
|                           has_mux_b.B                                                                                                                                                                        |     0.001 |
|                           ramloop[0].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[10].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[11].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[12].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[13].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[14].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[15].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[16].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[17].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[18].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[19].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[1].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[20].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[21].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[22].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[23].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[24].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[25].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[26].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[27].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[28].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[29].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[2].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[30].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[31].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[32].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[33].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[34].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[35].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[36].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[37].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[38].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[39].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[3].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[40].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[41].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[42].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[43].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[44].ram.r                                                                                                                                                                  |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[4].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[5].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[6].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[7].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[8].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                           ramloop[9].ram.r                                                                                                                                                                   |    <0.001 |
|                             prim_noinit.ram                                                                                                                                                                  |    <0.001 |
|                 rstblk                                                                                                                                                                                       |    <0.001 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


