#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2875280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2884950 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x2879070 .functor NOT 1, L_0x28d7c80, C4<0>, C4<0>, C4<0>;
L_0x28d7a10 .functor XOR 1, L_0x28d7840, L_0x28d7970, C4<0>, C4<0>;
L_0x28d7b70 .functor XOR 1, L_0x28d7a10, L_0x28d7ad0, C4<0>, C4<0>;
v0x28c5210_0 .net *"_ivl_10", 0 0, L_0x28d7ad0;  1 drivers
v0x28c5310_0 .net *"_ivl_12", 0 0, L_0x28d7b70;  1 drivers
v0x28c53f0_0 .net *"_ivl_2", 0 0, L_0x28d77a0;  1 drivers
v0x28c54b0_0 .net *"_ivl_4", 0 0, L_0x28d7840;  1 drivers
v0x28c5590_0 .net *"_ivl_6", 0 0, L_0x28d7970;  1 drivers
v0x28c56c0_0 .net *"_ivl_8", 0 0, L_0x28d7a10;  1 drivers
v0x28c57a0_0 .net "areset", 0 0, L_0x2873160;  1 drivers
v0x28c5840_0 .var "clk", 0 0;
v0x28c58e0_0 .var/2u "stats1", 159 0;
v0x28c59c0_0 .var/2u "strobe", 0 0;
v0x28c5a80_0 .net "tb_match", 0 0, L_0x28d7c80;  1 drivers
v0x28c5b20_0 .net "tb_mismatch", 0 0, L_0x2879070;  1 drivers
v0x28c5bc0_0 .net "wavedrom_enable", 0 0, v0x28c35b0_0;  1 drivers
v0x28c5c60_0 .net "wavedrom_title", 511 0, v0x28c36a0_0;  1 drivers
v0x28c5d00_0 .net "x", 0 0, v0x28c3780_0;  1 drivers
v0x28c5da0_0 .net "z_dut", 0 0, L_0x28d7640;  1 drivers
v0x28c5e40_0 .net "z_ref", 0 0, L_0x2873de0;  1 drivers
L_0x28d77a0 .concat [ 1 0 0 0], L_0x2873de0;
L_0x28d7840 .concat [ 1 0 0 0], L_0x2873de0;
L_0x28d7970 .concat [ 1 0 0 0], L_0x28d7640;
L_0x28d7ad0 .concat [ 1 0 0 0], L_0x2873de0;
L_0x28d7c80 .cmp/eeq 1, L_0x28d77a0, L_0x28d7b70;
S_0x288eab0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x2884950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x289f0c0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x289f100 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x28733a0 .functor AND 1, L_0x28d61c0, L_0x28d6490, C4<1>, C4<1>;
L_0x2873660 .functor AND 1, L_0x28d6860, L_0x28d6ad0, C4<1>, C4<1>;
L_0x2873de0 .functor OR 1, L_0x28733a0, L_0x2873660, C4<0>, C4<0>;
v0x2878c40_0 .net *"_ivl_0", 31 0, L_0x28c6050;  1 drivers
L_0x7f68ac26e0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2878f80_0 .net *"_ivl_11", 30 0, L_0x7f68ac26e0a8;  1 drivers
L_0x7f68ac26e0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2879180_0 .net/2u *"_ivl_12", 31 0, L_0x7f68ac26e0f0;  1 drivers
v0x28731d0_0 .net *"_ivl_14", 0 0, L_0x28d6490;  1 drivers
v0x2873470_0 .net *"_ivl_17", 0 0, L_0x28733a0;  1 drivers
v0x2873730_0 .net *"_ivl_18", 31 0, L_0x28d66d0;  1 drivers
L_0x7f68ac26e138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2873f30_0 .net *"_ivl_21", 30 0, L_0x7f68ac26e138;  1 drivers
L_0x7f68ac26e180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x28c17f0_0 .net/2u *"_ivl_22", 31 0, L_0x7f68ac26e180;  1 drivers
v0x28c18d0_0 .net *"_ivl_24", 0 0, L_0x28d6860;  1 drivers
v0x28c1a20_0 .net *"_ivl_26", 31 0, L_0x28d69e0;  1 drivers
L_0x7f68ac26e1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28c1b00_0 .net *"_ivl_29", 30 0, L_0x7f68ac26e1c8;  1 drivers
L_0x7f68ac26e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28c1be0_0 .net *"_ivl_3", 30 0, L_0x7f68ac26e018;  1 drivers
L_0x7f68ac26e210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28c1cc0_0 .net/2u *"_ivl_30", 31 0, L_0x7f68ac26e210;  1 drivers
v0x28c1da0_0 .net *"_ivl_32", 0 0, L_0x28d6ad0;  1 drivers
v0x28c1e60_0 .net *"_ivl_35", 0 0, L_0x2873660;  1 drivers
L_0x7f68ac26e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28c1f20_0 .net/2u *"_ivl_4", 31 0, L_0x7f68ac26e060;  1 drivers
v0x28c2000_0 .net *"_ivl_6", 0 0, L_0x28d61c0;  1 drivers
v0x28c20c0_0 .net *"_ivl_8", 31 0, L_0x28d6330;  1 drivers
v0x28c21a0_0 .net "areset", 0 0, L_0x2873160;  alias, 1 drivers
v0x28c2260_0 .net "clk", 0 0, v0x28c5840_0;  1 drivers
v0x28c2320_0 .var "state", 0 0;
v0x28c23e0_0 .net "x", 0 0, v0x28c3780_0;  alias, 1 drivers
v0x28c24a0_0 .net "z", 0 0, L_0x2873de0;  alias, 1 drivers
E_0x2882aa0 .event posedge, v0x28c21a0_0, v0x28c2260_0;
L_0x28c6050 .concat [ 1 31 0 0], v0x28c2320_0, L_0x7f68ac26e018;
L_0x28d61c0 .cmp/eq 32, L_0x28c6050, L_0x7f68ac26e060;
L_0x28d6330 .concat [ 1 31 0 0], v0x28c3780_0, L_0x7f68ac26e0a8;
L_0x28d6490 .cmp/eq 32, L_0x28d6330, L_0x7f68ac26e0f0;
L_0x28d66d0 .concat [ 1 31 0 0], v0x28c2320_0, L_0x7f68ac26e138;
L_0x28d6860 .cmp/eq 32, L_0x28d66d0, L_0x7f68ac26e180;
L_0x28d69e0 .concat [ 1 31 0 0], v0x28c3780_0, L_0x7f68ac26e1c8;
L_0x28d6ad0 .cmp/eq 32, L_0x28d69e0, L_0x7f68ac26e210;
S_0x28c25e0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x2884950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x2873160 .functor BUFZ 1, v0x28c3440_0, C4<0>, C4<0>, C4<0>;
v0x28c32a0_0 .net "areset", 0 0, L_0x2873160;  alias, 1 drivers
v0x28c3370_0 .net "clk", 0 0, v0x28c5840_0;  alias, 1 drivers
v0x28c3440_0 .var "reset", 0 0;
v0x28c3510_0 .net "tb_match", 0 0, L_0x28d7c80;  alias, 1 drivers
v0x28c35b0_0 .var "wavedrom_enable", 0 0;
v0x28c36a0_0 .var "wavedrom_title", 511 0;
v0x28c3780_0 .var "x", 0 0;
E_0x2882580/0 .event negedge, v0x28c2260_0;
E_0x2882580/1 .event posedge, v0x28c2260_0;
E_0x2882580 .event/or E_0x2882580/0, E_0x2882580/1;
S_0x28c2880 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x28c25e0;
 .timescale -12 -12;
v0x28c2ae0_0 .var/2u "arfail", 0 0;
v0x28c2bc0_0 .var "async", 0 0;
v0x28c2c80_0 .var/2u "datafail", 0 0;
v0x28c2d20_0 .var/2u "srfail", 0 0;
E_0x286b9f0 .event posedge, v0x28c2260_0;
E_0x28a4270 .event negedge, v0x28c2260_0;
TD_tb.stim1.reset_test ;
    %wait E_0x286b9f0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c3440_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x286b9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x28a4270;
    %load/vec4 v0x28c3510_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28c2c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %load/vec4 v0x28c3510_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28c2ae0_0, 0, 1;
    %wait E_0x286b9f0;
    %load/vec4 v0x28c3510_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x28c2d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c3440_0, 0;
    %load/vec4 v0x28c2d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x28c2ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x28c2bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x28c2c80_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x28c2bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x28c2de0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x28c25e0;
 .timescale -12 -12;
v0x28c2fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28c30c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x28c25e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28c38c0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x2884950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x28c1970 .param/l "A" 1 4 11, C4<01>;
P_0x28c19b0 .param/l "B" 1 4 12, C4<10>;
L_0x288f540 .functor AND 1, L_0x28d6e80, L_0x28d7010, C4<1>, C4<1>;
L_0x289fff0 .functor AND 1, L_0x28d71f0, L_0x28d7420, C4<1>, C4<1>;
L_0x28d7640 .functor OR 1, L_0x288f540, L_0x289fff0, C4<0>, C4<0>;
L_0x7f68ac26e258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x28c3c90_0 .net/2u *"_ivl_0", 1 0, L_0x7f68ac26e258;  1 drivers
v0x28c3d90_0 .net *"_ivl_10", 0 0, L_0x28d7010;  1 drivers
v0x28c3e50_0 .net *"_ivl_13", 0 0, L_0x288f540;  1 drivers
L_0x7f68ac26e330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x28c3f20_0 .net/2u *"_ivl_14", 1 0, L_0x7f68ac26e330;  1 drivers
v0x28c4000_0 .net *"_ivl_16", 0 0, L_0x28d71f0;  1 drivers
v0x28c4110_0 .net *"_ivl_18", 31 0, L_0x28d7330;  1 drivers
v0x28c41f0_0 .net *"_ivl_2", 0 0, L_0x28d6e80;  1 drivers
L_0x7f68ac26e378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28c42b0_0 .net *"_ivl_21", 30 0, L_0x7f68ac26e378;  1 drivers
L_0x7f68ac26e3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28c4390_0 .net/2u *"_ivl_22", 31 0, L_0x7f68ac26e3c0;  1 drivers
v0x28c4500_0 .net *"_ivl_24", 0 0, L_0x28d7420;  1 drivers
v0x28c45c0_0 .net *"_ivl_27", 0 0, L_0x289fff0;  1 drivers
v0x28c4680_0 .net *"_ivl_4", 31 0, L_0x28d6f20;  1 drivers
L_0x7f68ac26e2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28c4760_0 .net *"_ivl_7", 30 0, L_0x7f68ac26e2a0;  1 drivers
L_0x7f68ac26e2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x28c4840_0 .net/2u *"_ivl_8", 31 0, L_0x7f68ac26e2e8;  1 drivers
v0x28c4920_0 .net "areset", 0 0, L_0x2873160;  alias, 1 drivers
v0x28c49c0_0 .net "clk", 0 0, v0x28c5840_0;  alias, 1 drivers
v0x28c4ab0_0 .var "next_state", 1 0;
v0x28c4ca0_0 .var "state", 1 0;
v0x28c4d80_0 .net "x", 0 0, v0x28c3780_0;  alias, 1 drivers
v0x28c4e70_0 .net "z", 0 0, L_0x28d7640;  alias, 1 drivers
E_0x2882320 .event anyedge, v0x28c4ca0_0, v0x28c23e0_0;
L_0x28d6e80 .cmp/eq 2, v0x28c4ca0_0, L_0x7f68ac26e258;
L_0x28d6f20 .concat [ 1 31 0 0], v0x28c3780_0, L_0x7f68ac26e2a0;
L_0x28d7010 .cmp/eq 32, L_0x28d6f20, L_0x7f68ac26e2e8;
L_0x28d71f0 .cmp/eq 2, v0x28c4ca0_0, L_0x7f68ac26e330;
L_0x28d7330 .concat [ 1 31 0 0], v0x28c3780_0, L_0x7f68ac26e378;
L_0x28d7420 .cmp/eq 32, L_0x28d7330, L_0x7f68ac26e3c0;
S_0x28c4fb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x2884950;
 .timescale -12 -12;
E_0x28c5190 .event anyedge, v0x28c59c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28c59c0_0;
    %nor/r;
    %assign/vec4 v0x28c59c0_0, 0;
    %wait E_0x28c5190;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28c25e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c3780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28c3780_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c3780_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28c2bc0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x28c2880;
    %join;
    %wait E_0x28a4270;
    %wait E_0x286b9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x286b9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %wait E_0x28a4270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28c30c0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2882580;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x28c3780_0, 0;
    %assign/vec4 v0x28c3440_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x288eab0;
T_5 ;
    %wait E_0x2882aa0;
    %load/vec4 v0x28c21a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c2320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x28c2320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x28c23e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x28c2320_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28c2320_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x28c38c0;
T_6 ;
    %wait E_0x2882aa0;
    %load/vec4 v0x28c4920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x28c4ca0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x28c4ab0_0;
    %assign/vec4 v0x28c4ca0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28c38c0;
T_7 ;
    %wait E_0x2882320;
    %load/vec4 v0x28c4ca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x28c4ab0_0, 0, 2;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x28c4d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x28c4ab0_0, 0, 2;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x28c4d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x28c4ab0_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2884950;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c5840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c59c0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2884950;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x28c5840_0;
    %inv;
    %store/vec4 v0x28c5840_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2884950;
T_10 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28c3370_0, v0x28c5b20_0, v0x28c5840_0, v0x28c57a0_0, v0x28c5d00_0, v0x28c5e40_0, v0x28c5da0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2884950;
T_11 ;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2884950;
T_12 ;
    %wait E_0x2882580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c58e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c58e0_0, 4, 32;
    %load/vec4 v0x28c5a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c58e0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c58e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c58e0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x28c5e40_0;
    %load/vec4 v0x28c5e40_0;
    %load/vec4 v0x28c5da0_0;
    %xor;
    %load/vec4 v0x28c5e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c58e0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x28c58e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c58e0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2014_q5b/iter0/response0/top_module.sv";
