{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692839640693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692839640693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 19:14:00 2023 " "Processing started: Wed Aug 23 19:14:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692839640693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692839640693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692839640693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692839641061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692839641062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdermodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladdermodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderModule-bhv " "Found design unit 1: fullAdderModule-bhv" {  } { { "fullAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/fullAdderModule.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692839647963 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdderModule " "Found entity 1: fullAdderModule" {  } { { "fullAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/fullAdderModule.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692839647963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692839647963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitAdder-struct " "Found design unit 1: fourBitAdder-struct" {  } { { "fourBitAdder.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/fourBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692839647969 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "fourBitAdder.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/fourBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692839647969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692839647969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitAdder_tb-sim " "Found design unit 1: fourBitAdder_tb-sim" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/fourBitAdder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692839647975 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder_tb " "Found entity 1: fourBitAdder_tb" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/fourBitAdder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692839647975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692839647975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourBitAdder " "Elaborating entity \"fourBitAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692839648009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderModule fullAdderModule:fA0 " "Elaborating entity \"fullAdderModule\" for hierarchy \"fullAdderModule:fA0\"" {  } { { "fourBitAdder.vhd" "fA0" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/fourBitAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1692839648030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692839648128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 19:14:08 2023 " "Processing ended: Wed Aug 23 19:14:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692839648128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692839648128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692839648128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692839648128 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692839648874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692839649315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692839649315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 19:14:09 2023 " "Processing started: Wed Aug 23 19:14:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692839649315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1692839649315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Sumador Sumador " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Sumador Sumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1692839649315 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Sumador Sumador " "Quartus(args): --rtl_sim Sumador Sumador" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1692839649315 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1692839650437 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1692839650555 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1692839650557 ""}
{ "Warning" "0" "" "Warning: File Sumador_run_msim_rtl_vhdl.do already exists - backing up current file as Sumador_run_msim_rtl_vhdl.do.bak5" {  } {  } 0 0 "Warning: File Sumador_run_msim_rtl_vhdl.do already exists - backing up current file as Sumador_run_msim_rtl_vhdl.do.bak5" 0 0 "Shell" 0 0 1692839651088 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/simulation/modelsim/Sumador_run_msim_rtl_vhdl.do" {  } { { "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/simulation/modelsim/Sumador_run_msim_rtl_vhdl.do" "0" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/simulation/modelsim/Sumador_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/simulation/modelsim/Sumador_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1692839651103 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1692839651109 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1692839651113 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1692839651114 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/Sumador_nativelink_simulation.rpt" {  } { { "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/Sumador_nativelink_simulation.rpt" "0" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/Sumador_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Problema2/Sumador_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1692839651114 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1692839651114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692839651114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 19:14:11 2023 " "Processing ended: Wed Aug 23 19:14:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692839651114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692839651114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692839651114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1692839651114 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1692840820127 ""}
