Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May 19 13:02:57 2025
| Host         : DESKTOP-5S7E7B2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             123 |           63 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           20 |
| Yes          | No                    | Yes                    |              65 |           22 |
| Yes          | Yes                   | No                     |              22 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+--------------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal          |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------+--------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG |                                  |                          |                1 |              2 |         2.00 |
|  clk_100MHz_IBUF_BUFG | vga/w_p_tick                     | vga/r_25MHz_reg[0]_0     |                4 |              4 |         1.00 |
|  clk_100MHz_IBUF_BUFG | pg/red_score_ones[3]_i_1_n_0     | dbR/w_reset              |                1 |              4 |         4.00 |
|  clk_100MHz_IBUF_BUFG | pg/red_score_tens[3]_i_1_n_0     | dbR/w_reset              |                1 |              4 |         4.00 |
|  clk_100MHz_IBUF_BUFG | pg/blue_score_tens[3]_i_1_n_0    | dbR/w_reset              |                2 |              4 |         2.00 |
|  clk_100MHz_IBUF_BUFG | pg/blue_score_ones[3]_i_1_n_0    | dbR/w_reset              |                3 |              4 |         1.33 |
|  clk_100MHz_IBUF_BUFG | pg/seconds                       | dbR/w_reset              |                3 |              7 |         2.33 |
|  clk_100MHz_IBUF_BUFG | vga/w_p_tick                     |                          |                6 |              8 |         1.33 |
|  clk_100MHz_IBUF_BUFG | infra_left/E[0]                  |                          |                5 |              8 |         1.60 |
|  vga/w_p_tick         |                                  | dbR/w_reset              |                7 |             10 |         1.43 |
|  vga/w_p_tick         | vga/v_count_next_1               | dbR/w_reset              |                5 |             10 |         2.00 |
|  clk_100MHz_IBUF_BUFG | pg/x_ball_reg                    | pg/x_ball_reg[9]_i_1_n_0 |                8 |             18 |         2.25 |
|  clk_100MHz_IBUF_BUFG | vga/E[0]                         |                          |                9 |             20 |         2.22 |
|  clk_100MHz_IBUF_BUFG | pg/reset_delay_count[31]_i_1_n_0 | dbR/w_reset              |                7 |             32 |         4.57 |
|  clk_100MHz_IBUF_BUFG |                                  | dbR/w_reset              |               56 |            113 |         2.02 |
+-----------------------+----------------------------------+--------------------------+------------------+----------------+--------------+


