Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 92658d2be12d4bdda3854160f00e5b81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot multiple_bcd_tb_behav xil_defaultlib.multiple_bcd_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_bcd
Compiling module xil_defaultlib.multiple_bcd
Compiling module xil_defaultlib.multiple_bcd_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiple_bcd_tb_behav
