$date
	Tue Nov 19 19:57:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s1 $end
$var reg 1 ' s2 $end
$scope module m1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
1"
1!
$end
#10
0!
1#
0"
#20
0#
1'
#30
1!
1#
#40
0!
0#
0'
1&
#50
1!
1$
#60
0!
0$
1'
#70
1!
1%
#80
