Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: fullcont.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fullcont.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fullcont"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : fullcont
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/pablo/contador/cont.vhd" in Library work.
Architecture behavioral of Entity cont is up to date.
Compiling vhdl file "/home/pablo/sumador/slow_clock.vhd" in Library work.
Architecture behavioral of Entity slow_clock is up to date.
Compiling vhdl file "/home/pablo/contador/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "/home/pablo/sumador/cod_display.vhd" in Library work.
Architecture behavioral of Entity cod_display is up to date.
Compiling vhdl file "/home/pablo/sumador/display.vhd" in Library work.
Architecture behavioral of Entity display is up to date.
Compiling vhdl file "/home/pablo/contador/fullcont.vhd" in Library work.
Architecture behavioral of Entity fullcont is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fullcont> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cont> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <slow_clock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cod_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fullcont> in library <work> (Architecture <behavioral>).
WARNING:Xst:752 - "/home/pablo/contador/fullcont.vhd" line 115: Unconnected input port 'reset' of component 'mux' is tied to default value.
Entity <fullcont> analyzed. Unit <fullcont> generated.

Analyzing Entity <cont> in library <work> (Architecture <behavioral>).
Entity <cont> analyzed. Unit <cont> generated.

Analyzing Entity <slow_clock> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/pablo/sumador/slow_clock.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_out>
Entity <slow_clock> analyzed. Unit <slow_clock> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/pablo/contador/mux.vhd" line 62: Mux is complete : default of case is discarded
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <cod_display> in library <work> (Architecture <behavioral>).
Entity <cod_display> analyzed. Unit <cod_display> generated.

Analyzing Entity <display> in library <work> (Architecture <behavioral>).
Entity <display> analyzed. Unit <display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cont>.
    Related source file is "/home/pablo/contador/cont.vhd".
    Found 4-bit register for signal <dec_segundos>.
    Found 4-bit register for signal <segundos>.
    Found 4-bit register for signal <decimas>.
    Found 4-bit register for signal <minutos>.
    Found 23-bit up counter for signal <cuenta>.
    Found 4-bit up counter for signal <ndecimas>.
    Found 4-bit up counter for signal <ndecsegundos>.
    Found 4-bit up counter for signal <nminutos>.
    Found 4-bit up counter for signal <nsegundos>.
    Found 1-bit register for signal <s10seg>.
    Found 1-bit register for signal <s1decima>.
    Found 1-bit register for signal <s1seg>.
    Found 1-bit register for signal <s60seg>.
    Summary:
	inferred   5 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <cont> synthesized.


Synthesizing Unit <slow_clock>.
    Related source file is "/home/pablo/sumador/slow_clock.vhd".
    Found finite state machine <FSM_0> for signal <clk_out>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | clk_out$cmp_eq0000        (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <slow_clock> synthesized.


Synthesizing Unit <mux>.
    Related source file is "/home/pablo/contador/mux.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x4-bit ROM for signal <disp$mux0001> created at line 50.
    Found 4-bit register for signal <disp>.
    Found 4-bit register for signal <seg>.
    Found 4-bit 4-to-1 multiplexer for signal <seg$mux0001> created at line 50.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <cod_display>.
    Related source file is "/home/pablo/sumador/cod_display.vhd".
    Found 16x7-bit ROM for signal <segout>.
    Summary:
	inferred   1 ROM(s).
Unit <cod_display> synthesized.


Synthesizing Unit <display>.
    Related source file is "/home/pablo/sumador/display.vhd".
    Found 4-bit register for signal <dispend>.
    Found 7-bit register for signal <segend>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <display> synthesized.


Synthesizing Unit <fullcont>.
    Related source file is "/home/pablo/contador/fullcont.vhd".
WARNING:Xst:1780 - Signal <cod> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <fullcont> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Counters                                             : 6
 16-bit up counter                                     : 1
 23-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 12
 1-bit register                                        : 4
 4-bit register                                        : 7
 7-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SB2/clk_out/FSM> on signal <clk_out[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

Synthesizing (advanced) Unit <mux>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_disp_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <mux> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Counters                                             : 6
 16-bit up counter                                     : 1
 23-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 39
 Flip-Flops                                            : 39
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fullcont> ...

Optimizing unit <mux> ...

Optimizing unit <display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fullcont, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fullcont.ngr
Top Level Output File Name         : fullcont
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 220
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 37
#      LUT2                        : 43
#      LUT3                        : 7
#      LUT4                        : 34
#      LUT4_L                      : 1
#      MUXCY                       : 43
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 98
#      FD                          : 14
#      FDC                         : 43
#      FDCE                        : 19
#      FDE                         : 16
#      FDPE                        : 1
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       83  out of    960     8%  
 Number of Slice Flip Flops:             98  out of   1920     5%  
 Number of 4 input LUTs:                129  out of   1920     6%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     83    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 98    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 63    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.876ns (Maximum Frequency: 170.184MHz)
   Minimum input arrival time before clock: 4.783ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.876ns (frequency: 170.184MHz)
  Total number of paths / destination ports: 1474 / 123
-------------------------------------------------------------------------
Delay:               5.876ns (Levels of Logic = 24)
  Source:            SB1/cuenta_1 (FF)
  Destination:       SB1/cuenta_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SB1/cuenta_1 to SB1/cuenta_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  SB1/cuenta_1 (SB1/cuenta_1)
     LUT1:I0->O            1   0.704   0.000  SB1/Mcount_cuenta_cy<1>_rt (SB1/Mcount_cuenta_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  SB1/Mcount_cuenta_cy<1> (SB1/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<2> (SB1/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<3> (SB1/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<4> (SB1/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<5> (SB1/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<6> (SB1/Mcount_cuenta_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<7> (SB1/Mcount_cuenta_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<8> (SB1/Mcount_cuenta_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<9> (SB1/Mcount_cuenta_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<10> (SB1/Mcount_cuenta_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<11> (SB1/Mcount_cuenta_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<12> (SB1/Mcount_cuenta_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<13> (SB1/Mcount_cuenta_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<14> (SB1/Mcount_cuenta_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<15> (SB1/Mcount_cuenta_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<16> (SB1/Mcount_cuenta_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<17> (SB1/Mcount_cuenta_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<18> (SB1/Mcount_cuenta_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<19> (SB1/Mcount_cuenta_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  SB1/Mcount_cuenta_cy<20> (SB1/Mcount_cuenta_cy<20>)
     MUXCY:CI->O           0   0.059   0.000  SB1/Mcount_cuenta_cy<21> (SB1/Mcount_cuenta_cy<21>)
     XORCY:CI->O           1   0.804   0.499  SB1/Mcount_cuenta_xor<22> (Result<22>)
     LUT2:I1->O            1   0.704   0.000  SB1/Mcount_cuenta_eqn_221 (SB1/Mcount_cuenta_eqn_22)
     FDC:D                     0.308          SB1/cuenta_22
    ----------------------------------------
    Total                      5.876ns (4.755ns logic, 1.121ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.783ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       SB1/dec_segundos_3 (FF)
  Destination Clock: clk rising

  Data Path: reset to SB1/dec_segundos_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.272  reset_IBUF (reset_IBUF)
     INV:I->O             16   0.704   1.034  SB1/reset_inv1_INV_0 (SB1/reset_inv)
     FDE:CE                    0.555          SB1/decimas_0
    ----------------------------------------
    Total                      4.783ns (2.477ns logic, 2.306ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            SB5/dispend_3 (FF)
  Destination:       dispend<3> (PAD)
  Source Clock:      clk rising

  Data Path: SB5/dispend_3 to dispend<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  SB5/dispend_3 (SB5/dispend_3)
     OBUF:I->O                 3.272          dispend_3_OBUF (dispend<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.69 secs
 
--> 


Total memory usage is 533104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

